Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec 10 21:01:48 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (9)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: com_sprite_b/imageBROM/BRAM_reg_1/DOADO[0] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: com_sprite_b/imageBROM/BRAM_reg_1/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.420     -391.999                    197                13923       -0.587      -25.665                    121                13923        0.538        0.000                       0                  4426  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
gclk                      {0.000 4.000}        10.000          100.000         
  clk_out_audio_clk_wiz   {0.000 5.087}        10.173          98.298          
  clk_pixel_clk_wiz_0     {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0      {0.000 1.347}        2.694           371.250         
  clkfbout_audio_clk_wiz  {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                        2.000        0.000                       0                     3  
  clk_out_audio_clk_wiz         4.196        0.000                      0                  910        0.121        0.000                      0                  910        4.587        0.000                       0                   174  
  clk_pixel_clk_wiz_0          -1.685      -40.056                     89                13012       -0.106       -0.756                     13                13012        5.484        0.000                       0                  4235  
  clk_tmds_clk_wiz_0                                                                                                                                                        0.538        0.000                       0                     8  
  clkfbout_audio_clk_wiz                                                                                                                                                   47.845        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pixel_clk_wiz_0    clk_out_audio_clk_wiz       -3.420     -351.943                    108                  108       -0.587      -24.909                    108                  108  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    mbf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_audio_clk_wiz
  To Clock:  clk_out_audio_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 my_playback/bram_ball_bounce/my_playback/bram_ball_bounce/BRAM_reg_0_0_cooolgate_en_gate_2_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            my_playback/bram_ball_hole/BRAM_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 0.606ns (11.385%)  route 4.717ns (88.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 15.152 - 10.173 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  mbf/O
                         net (fo=2, estimated)        1.633     5.141    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.397     1.744 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666     3.410    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.506 r  macw/clkout1_buf/O
                         net (fo=172, estimated)      1.555     5.061    my_playback/bram_ball_bounce/clk_m
    SLICE_X11Y54         FDCE                                         r  my_playback/bram_ball_bounce/my_playback/bram_ball_bounce/BRAM_reg_0_0_cooolgate_en_gate_2_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDCE (Prop_fdce_C_Q)         0.456     5.517 r  my_playback/bram_ball_bounce/my_playback/bram_ball_bounce/BRAM_reg_0_0_cooolgate_en_gate_2_cooolDelFlop/Q
                         net (fo=32, estimated)       3.583     9.100    my_playback/bram_ball_hole/pwropt_1
    SLICE_X48Y126        LUT2 (Prop_lut2_I0_O)        0.150     9.250 r  my_playback/bram_ball_hole/BRAM_reg_0_7_ENARDEN_cooolgate_en_gate_49/O
                         net (fo=1, estimated)        1.134    10.384    my_playback/bram_ball_hole/BRAM_reg_0_7_ENARDEN_cooolgate_en_sig_26
    RAMB36_X1Y28         RAMB36E1                                     r  my_playback/bram_ball_hole/BRAM_reg_0_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.417    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.508 r  mbf/O
                         net (fo=2, estimated)        1.516    15.024    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.191    11.833 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    13.416    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.507 r  macw/clkout1_buf/O
                         net (fo=172, estimated)      1.645    15.152    my_playback/bram_ball_hole/clk_m
    RAMB36_X1Y28         RAMB36E1                                     r  my_playback/bram_ball_hole/BRAM_reg_0_7/CLKARDCLK
                         clock pessimism              0.181    15.333    
                         clock uncertainty           -0.107    15.225    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    14.580    my_playback/bram_ball_hole/BRAM_reg_0_7
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  4.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_playback/playing_back_bounce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            my_playback/audio_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_audio_clk_wiz rise@0.000ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.463%)  route 0.295ns (58.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.066 r  mbf/O
                         net (fo=2, estimated)        0.594     1.660    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.322     0.338 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.702     1.040    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.066 r  macw/clkout1_buf/O
                         net (fo=172, estimated)      0.568     1.634    my_playback/clk_m
    SLICE_X14Y48         FDRE                                         r  my_playback/playing_back_bounce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  my_playback/playing_back_bounce_reg/Q
                         net (fo=19, estimated)       0.295     2.093    my_playback/bram_ball_bounce/audio_out_reg[7]_0
    SLICE_X14Y57         LUT4 (Prop_lut4_I3_O)        0.045     2.138 r  my_playback/bram_ball_bounce/audio_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.138    my_playback/bram_ball_bounce_n_3
    SLICE_X14Y57         FDRE                                         r  my_playback/audio_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.300 r  mbf/O
                         net (fo=2, estimated)        0.863     2.163    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.632     0.531 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.739     1.270    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.299 r  macw/clkout1_buf/O
                         net (fo=172, estimated)      0.830     2.129    my_playback/clk_m
    SLICE_X14Y57         FDRE                                         r  my_playback/audio_out_reg[4]/C
                         clock pessimism             -0.233     1.896    
    SLICE_X14Y57         FDRE (Hold_fdre_C_D)         0.121     2.017    my_playback/audio_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_audio_clk_wiz
Waveform(ns):       { 0.000 5.087 }
Period(ns):         10.173
Sources:            { macw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.173      7.281      RAMB36_X2Y12     my_playback/bram_ball_bounce/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.173      203.187    MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.087       4.587      SLICE_X6Y66      audio_sample_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.087       4.587      SLICE_X6Y66      audio_sample_valid_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :           89  Failing Endpoints,  Worst Slack       -1.685ns,  Total Violation      -40.056ns
Hold  :           13  Failing Endpoints,  Worst Slack       -0.106ns,  Total Violation       -0.756ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.685ns  (required time - arrival time)
  Source:                 com_sprite_m/m1x/pdt_int_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/imageBRO/BRAM_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.513ns  (logic 7.363ns (50.734%)  route 7.150ns (49.266%))
  Logic Levels:           19  (CARRY4=13 LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 18.436 - 13.468 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  mbf/O
                         net (fo=2, estimated)        1.634     5.142    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393     1.749 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661     3.410    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.506 r  mhdmicw/clkout1_buf/O
                         net (fo=4234, estimated)     1.548     5.054    com_sprite_m/m1x/clk_pixel
    SLICE_X38Y61         FDRE                                         r  com_sprite_m/m1x/pdt_int_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478     5.532 r  com_sprite_m/m1x/pdt_int_reg[5][7]/Q
                         net (fo=7, estimated)        0.811     6.343    com_sprite_m/m1x/pdt_int_reg_n_0_[5][7]
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.298     6.641 r  com_sprite_m/m1x/BRAM_reg_0_i_578/O
                         net (fo=1, routed)           0.000     6.641    com_sprite_m/m1x/BRAM_reg_0_i_578_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.191 r  com_sprite_m/m1x/BRAM_reg_0_i_453/CO[3]
                         net (fo=1, estimated)        0.000     7.191    com_sprite_m/m1x/BRAM_reg_0_i_453_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  com_sprite_m/m1x/BRAM_reg_0_i_375/CO[3]
                         net (fo=1, estimated)        0.000     7.305    com_sprite_m/m1x/BRAM_reg_0_i_375_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.544 r  com_sprite_m/m1x/BRAM_reg_0_i_374/O[2]
                         net (fo=2, estimated)        0.887     8.431    com_sprite_m/m1x/BRAM_reg_0_i_374_n_5
    SLICE_X44Y63         LUT3 (Prop_lut3_I1_O)        0.331     8.762 r  com_sprite_m/m1x/BRAM_reg_0_i_222/O
                         net (fo=2, estimated)        0.621     9.383    com_sprite_m/m1x/BRAM_reg_0_i_222_n_0
    SLICE_X44Y63         LUT4 (Prop_lut4_I3_O)        0.327     9.710 r  com_sprite_m/m1x/BRAM_reg_0_i_226/O
                         net (fo=1, routed)           0.000     9.710    com_sprite_m/m1x/BRAM_reg_0_i_226_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.111 r  com_sprite_m/m1x/BRAM_reg_0_i_121/CO[3]
                         net (fo=1, estimated)        0.000    10.111    com_sprite_m/m1x/BRAM_reg_0_i_121_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.445 r  com_sprite_m/m1x/BRAM_reg_0_i_181/O[1]
                         net (fo=2, estimated)        0.476    10.921    com_sprite_m/m1x/pos_x_3201_in[21]
    SLICE_X45Y65         LUT2 (Prop_lut2_I0_O)        0.303    11.224 r  com_sprite_m/m1x/BRAM_reg_0_i_184/O
                         net (fo=1, routed)           0.000    11.224    com_sprite_m/m1x/BRAM_reg_0_i_184_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.774 r  com_sprite_m/m1x/BRAM_reg_0_i_93/CO[3]
                         net (fo=1, estimated)        0.000    11.774    com_sprite_m/m1x/BRAM_reg_0_i_93_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.996 r  com_sprite_m/m1x/BRAM_reg_0_i_38/O[0]
                         net (fo=2, estimated)        0.863    12.859    com_sprite_m/m1x/pos_x_32[24]
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    13.736 r  com_sprite_m/m1x/BRAM_reg_0_i_53/O[2]
                         net (fo=1, estimated)        0.847    14.583    com_sprite_m/m1x/p_0_in[13]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.677    15.260 r  com_sprite_m/m1x/BRAM_reg_0_i_23/CO[3]
                         net (fo=1, estimated)        0.000    15.260    com_sprite_m/m1x/BRAM_reg_0_i_23_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.583 r  com_sprite_m/m1x/BRAM_reg_0_i_118/O[1]
                         net (fo=1, estimated)        1.174    16.757    com_sprite_m/m1y/BRAM_reg_0_i_22_0[2]
    SLICE_X48Y106        LUT2 (Prop_lut2_I1_O)        0.306    17.063 r  com_sprite_m/m1y/BRAM_reg_0_i_50/O
                         net (fo=1, routed)           0.000    17.063    com_sprite_m/m1y/BRAM_reg_0_i_50_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.461 r  com_sprite_m/m1y/BRAM_reg_0_i_22/CO[3]
                         net (fo=1, estimated)        0.000    17.461    com_sprite_m/m1y/BRAM_reg_0_i_22_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  com_sprite_m/m1y/BRAM_reg_0_i_21/CO[3]
                         net (fo=1, estimated)        0.000    17.575    com_sprite_m/m1y/BRAM_reg_0_i_21_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.797 r  com_sprite_m/m1y/BRAM_reg_0_i_15/O[0]
                         net (fo=1, estimated)        0.350    18.147    com_sprite_m/m1y/image_addr0[13]
    SLICE_X49Y108        LUT6 (Prop_lut6_I0_O)        0.299    18.446 r  com_sprite_m/m1y/BRAM_reg_0_i_1/O
                         net (fo=1, estimated)        1.121    19.567    com_sprite_m/imageBRO/ADDRARDADDR[13]
    RAMB36_X1Y25         RAMB36E1                                     r  com_sprite_m/imageBRO/BRAM_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    16.712    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.803 r  mbf/O
                         net (fo=2, estimated)        1.517    18.320    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187    15.133 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578    16.711    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.802 r  mhdmicw/clkout1_buf/O
                         net (fo=4234, estimated)     1.634    18.436    com_sprite_m/imageBRO/clk_pixel
    RAMB36_X1Y25         RAMB36E1                                     r  com_sprite_m/imageBRO/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.181    18.617    
                         clock uncertainty           -0.168    18.448    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    17.882    com_sprite_m/imageBRO/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         17.882    
                         arrival time                         -19.567    
  -------------------------------------------------------------------
                         slack                                 -1.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 com_sprite_m/tnearr_x_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/tnearr_x_reg[32][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.891%)  route 0.196ns (58.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.066 r  mbf/O
                         net (fo=2, estimated)        0.595     1.661    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.321     0.340 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700     1.040    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  mhdmicw/clkout1_buf/O
                         net (fo=4234, estimated)     0.554     1.620    com_sprite_m/clk_pixel
    SLICE_X37Y22         FDRE                                         r  com_sprite_m/tnearr_x_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  com_sprite_m/tnearr_x_reg[0][10]/Q
                         net (fo=1, estimated)        0.196     1.956    com_sprite_m/tnearr_x_reg_n_0_[0][10]
    SLICE_X34Y22         SRLC32E                                      r  com_sprite_m/tnearr_x_reg[32][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.300 r  mbf/O
                         net (fo=2, estimated)        0.864     2.164    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.631     0.533 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737     1.270    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.299 r  mhdmicw/clkout1_buf/O
                         net (fo=4234, estimated)     0.819     2.118    com_sprite_m/clk_pixel
    SLICE_X34Y22         SRLC32E                                      r  com_sprite_m/tnearr_x_reg[32][10]_srl32/CLK
                         clock pessimism             -0.238     1.880    
    SLICE_X34Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.063    com_sprite_m/tnearr_x_reg[32][10]_srl32
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                 -0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X0Y2      gameplay_module/bram_ball/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X38Y9      com_sprite_b/angle_lookup/cos_lookup/BRAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X38Y9      com_sprite_b/angle_lookup/cos_lookup/BRAM_reg_0_15_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_audio_clk_wiz
  To Clock:  clkfbout_audio_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_audio_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { macw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    macw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_out_audio_clk_wiz

Setup :          108  Failing Endpoints,  Worst Slack       -3.420ns,  Total Violation     -351.943ns
Hold  :          108  Failing Endpoints,  Worst Slack       -0.587ns,  Total Violation      -24.909ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.420ns  (required time - arrival time)
  Source:                 gameplay_module/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_playback/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.024ns  (clk_out_audio_clk_wiz rise@3326.623ns - clk_pixel_clk_wiz_0 rise@3326.599ns)
  Data Path Delay:        2.095ns  (logic 0.580ns (27.685%)  route 1.515ns (72.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 3331.394 - 3326.623 ) 
    Source Clock Delay      (SCD):    5.062ns = ( 3331.661 - 3326.599 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.707ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   3326.599  3326.599 r  
    N15                                               0.000  3326.599 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  3326.599    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  3328.040 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972  3330.011    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  3330.107 r  mbf/O
                         net (fo=2, estimated)        1.634  3331.741    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393  3328.348 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661  3330.009    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3330.105 r  mhdmicw/clkout1_buf/O
                         net (fo=4234, estimated)     1.556  3331.661    gameplay_module/clk_pixel
    SLICE_X15Y52         FDRE                                         r  gameplay_module/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456  3332.117 r  gameplay_module/state_reg[2]/Q
                         net (fo=65, estimated)       0.803  3332.920    gameplay_module/state_out[2]
    SLICE_X15Y48         LUT6 (Prop_lut6_I3_O)        0.124  3333.044 r  gameplay_module/counter[15]_i_1_comp_replica/O
                         net (fo=93, estimated)       0.712  3333.756    my_playback/p_0_in_repN_alias
    SLICE_X12Y51         FDRE                                         r  my_playback/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                   3326.623  3326.623 r  
    N15                                               0.000  3326.623 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  3326.623    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  3327.993 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873  3329.867    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  3329.958 r  mbf/O
                         net (fo=2, estimated)        1.516  3331.474    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.191  3328.283 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583  3329.866    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3329.957 r  macw/clkout1_buf/O
                         net (fo=172, estimated)      1.437  3331.394    my_playback/clk_m
    SLICE_X12Y51         FDRE                                         r  my_playback/counter_reg[9]/C
                         clock pessimism              0.174  3331.568    
                         clock uncertainty           -0.707  3330.861    
    SLICE_X12Y51         FDRE (Setup_fdre_C_R)       -0.524  3330.337    my_playback/counter_reg[9]
  -------------------------------------------------------------------
                         required time                       3330.336    
                         arrival time                       -3333.756    
  -------------------------------------------------------------------
                         slack                                 -3.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.587ns  (arrival time - required time)
  Source:                 gameplay_module/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            prev_start_playback_hole_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_audio_clk_wiz rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.187%)  route 0.298ns (58.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.707ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.066 r  mbf/O
                         net (fo=2, estimated)        0.595     1.661    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.321     0.340 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700     1.040    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  mhdmicw/clkout1_buf/O
                         net (fo=4234, estimated)     0.562     1.628    gameplay_module/clk_pixel
    SLICE_X14Y50         FDRE                                         r  gameplay_module/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164     1.792 f  gameplay_module/state_reg[0]/Q
                         net (fo=21, estimated)       0.298     2.090    gameplay_module/state_out[0]
    SLICE_X14Y58         LUT3 (Prop_lut3_I2_O)        0.045     2.135 r  gameplay_module/prev_start_playback_hole_i_1/O
                         net (fo=1, routed)           0.000     2.135    prev_start_playback_hole0
    SLICE_X14Y58         FDRE                                         r  prev_start_playback_hole_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.300 r  mbf/O
                         net (fo=2, estimated)        0.863     2.163    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.632     0.531 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.739     1.270    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.299 r  macw/clkout1_buf/O
                         net (fo=172, estimated)      0.830     2.129    clk_m
    SLICE_X14Y58         FDRE                                         r  prev_start_playback_hole_reg/C
                         clock pessimism             -0.234     1.895    
                         clock uncertainty            0.707     2.602    
    SLICE_X14Y58         FDRE (Hold_fdre_C_D)         0.120     2.722    prev_start_playback_hole_reg
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                 -0.587    





