/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:57 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_PWR_MGT_L2_H__
#define BCHP_PWR_MGT_L2_H__

/***************************************************************************
 *PWR_MGT_L2 - Power Management Interrupts L-2 (MAC_L2_0) registers
 ***************************************************************************/
#define BCHP_PWR_MGT_L2_CPU_STATUS               0x014e0600 /* [RO] CPU interrupt Status Register */
#define BCHP_PWR_MGT_L2_CPU_SET                  0x014e0604 /* [WO] CPU interrupt Set Register */
#define BCHP_PWR_MGT_L2_CPU_CLEAR                0x014e0608 /* [WO] CPU interrupt Clear Register */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS          0x014e060c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET             0x014e0610 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR           0x014e0614 /* [WO] CPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* PWR_MGT_L2 :: CPU_STATUS :: RSVD [31:14] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_RSVD_MASK                       0xffffc000
#define BCHP_PWR_MGT_L2_CPU_STATUS_RSVD_SHIFT                      14
#define BCHP_PWR_MGT_L2_CPU_STATUS_RSVD_DEFAULT                    0x00000000

/* PWR_MGT_L2 :: CPU_STATUS :: ASYNC_SPARE_INTR_0 [13:13] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_ASYNC_SPARE_INTR_0_MASK         0x00002000
#define BCHP_PWR_MGT_L2_CPU_STATUS_ASYNC_SPARE_INTR_0_SHIFT        13
#define BCHP_PWR_MGT_L2_CPU_STATUS_ASYNC_SPARE_INTR_0_DEFAULT      0x00000000

/* PWR_MGT_L2 :: CPU_STATUS :: ASYNC_SPARE_INTR_1 [12:12] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_ASYNC_SPARE_INTR_1_MASK         0x00001000
#define BCHP_PWR_MGT_L2_CPU_STATUS_ASYNC_SPARE_INTR_1_SHIFT        12
#define BCHP_PWR_MGT_L2_CPU_STATUS_ASYNC_SPARE_INTR_1_DEFAULT      0x00000000

/* PWR_MGT_L2 :: CPU_STATUS :: S2_MODE_INTR [11:11] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_S2_MODE_INTR_MASK               0x00000800
#define BCHP_PWR_MGT_L2_CPU_STATUS_S2_MODE_INTR_SHIFT              11
#define BCHP_PWR_MGT_L2_CPU_STATUS_S2_MODE_INTR_DEFAULT            0x00000000

/* PWR_MGT_L2 :: CPU_STATUS :: S3_MODE_INTR [10:10] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_S3_MODE_INTR_MASK               0x00000400
#define BCHP_PWR_MGT_L2_CPU_STATUS_S3_MODE_INTR_SHIFT              10
#define BCHP_PWR_MGT_L2_CPU_STATUS_S3_MODE_INTR_DEFAULT            0x00000000

/* PWR_MGT_L2 :: CPU_STATUS :: BMU_AP_LOST_INTR [09:09] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_BMU_AP_LOST_INTR_MASK           0x00000200
#define BCHP_PWR_MGT_L2_CPU_STATUS_BMU_AP_LOST_INTR_SHIFT          9
#define BCHP_PWR_MGT_L2_CPU_STATUS_BMU_AP_LOST_INTR_DEFAULT        0x00000000

/* PWR_MGT_L2 :: CPU_STATUS :: BMU_AP_RESTORED_INTR [08:08] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_BMU_AP_RESTORED_INTR_MASK       0x00000100
#define BCHP_PWR_MGT_L2_CPU_STATUS_BMU_AP_RESTORED_INTR_SHIFT      8
#define BCHP_PWR_MGT_L2_CPU_STATUS_BMU_AP_RESTORED_INTR_DEFAULT    0x00000000

/* PWR_MGT_L2 :: CPU_STATUS :: BMU_BATT_LOW_INTR [07:07] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_BMU_BATT_LOW_INTR_MASK          0x00000080
#define BCHP_PWR_MGT_L2_CPU_STATUS_BMU_BATT_LOW_INTR_SHIFT         7
#define BCHP_PWR_MGT_L2_CPU_STATUS_BMU_BATT_LOW_INTR_DEFAULT       0x00000000

/* PWR_MGT_L2 :: CPU_STATUS :: UBUS_SOFTWARE_INTR [06:06] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_UBUS_SOFTWARE_INTR_MASK         0x00000040
#define BCHP_PWR_MGT_L2_CPU_STATUS_UBUS_SOFTWARE_INTR_SHIFT        6
#define BCHP_PWR_MGT_L2_CPU_STATUS_UBUS_SOFTWARE_INTR_DEFAULT      0x00000000

/* PWR_MGT_L2 :: CPU_STATUS :: PM_CPU_OUT_INTR [05:05] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_PM_CPU_OUT_INTR_MASK            0x00000020
#define BCHP_PWR_MGT_L2_CPU_STATUS_PM_CPU_OUT_INTR_SHIFT           5
#define BCHP_PWR_MGT_L2_CPU_STATUS_PM_CPU_OUT_INTR_DEFAULT         0x00000000

/* PWR_MGT_L2 :: CPU_STATUS :: PM_BBM_CPU_OUT_INTR [04:04] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_PM_BBM_CPU_OUT_INTR_MASK        0x00000010
#define BCHP_PWR_MGT_L2_CPU_STATUS_PM_BBM_CPU_OUT_INTR_SHIFT       4
#define BCHP_PWR_MGT_L2_CPU_STATUS_PM_BBM_CPU_OUT_INTR_DEFAULT     0x00000000

/* PWR_MGT_L2 :: CPU_STATUS :: BBM_INTR [03:03] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_BBM_INTR_MASK                   0x00000008
#define BCHP_PWR_MGT_L2_CPU_STATUS_BBM_INTR_SHIFT                  3
#define BCHP_PWR_MGT_L2_CPU_STATUS_BBM_INTR_DEFAULT                0x00000000

/* PWR_MGT_L2 :: CPU_STATUS :: S2_EXIT_INTR [02:02] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_S2_EXIT_INTR_MASK               0x00000004
#define BCHP_PWR_MGT_L2_CPU_STATUS_S2_EXIT_INTR_SHIFT              2
#define BCHP_PWR_MGT_L2_CPU_STATUS_S2_EXIT_INTR_DEFAULT            0x00000000

/* PWR_MGT_L2 :: CPU_STATUS :: S3_EXIT_INTR [01:01] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_S3_EXIT_INTR_MASK               0x00000002
#define BCHP_PWR_MGT_L2_CPU_STATUS_S3_EXIT_INTR_SHIFT              1
#define BCHP_PWR_MGT_L2_CPU_STATUS_S3_EXIT_INTR_DEFAULT            0x00000000

/* PWR_MGT_L2 :: CPU_STATUS :: BBM_EXIT_INTR [00:00] */
#define BCHP_PWR_MGT_L2_CPU_STATUS_BBM_EXIT_INTR_MASK              0x00000001
#define BCHP_PWR_MGT_L2_CPU_STATUS_BBM_EXIT_INTR_SHIFT             0
#define BCHP_PWR_MGT_L2_CPU_STATUS_BBM_EXIT_INTR_DEFAULT           0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* PWR_MGT_L2 :: CPU_SET :: RSVD [31:14] */
#define BCHP_PWR_MGT_L2_CPU_SET_RSVD_MASK                          0xffffc000
#define BCHP_PWR_MGT_L2_CPU_SET_RSVD_SHIFT                         14
#define BCHP_PWR_MGT_L2_CPU_SET_RSVD_DEFAULT                       0x00000000

/* PWR_MGT_L2 :: CPU_SET :: ASYNC_SPARE_INTR_0 [13:13] */
#define BCHP_PWR_MGT_L2_CPU_SET_ASYNC_SPARE_INTR_0_MASK            0x00002000
#define BCHP_PWR_MGT_L2_CPU_SET_ASYNC_SPARE_INTR_0_SHIFT           13
#define BCHP_PWR_MGT_L2_CPU_SET_ASYNC_SPARE_INTR_0_DEFAULT         0x00000000

/* PWR_MGT_L2 :: CPU_SET :: ASYNC_SPARE_INTR_1 [12:12] */
#define BCHP_PWR_MGT_L2_CPU_SET_ASYNC_SPARE_INTR_1_MASK            0x00001000
#define BCHP_PWR_MGT_L2_CPU_SET_ASYNC_SPARE_INTR_1_SHIFT           12
#define BCHP_PWR_MGT_L2_CPU_SET_ASYNC_SPARE_INTR_1_DEFAULT         0x00000000

/* PWR_MGT_L2 :: CPU_SET :: S2_MODE_INTR [11:11] */
#define BCHP_PWR_MGT_L2_CPU_SET_S2_MODE_INTR_MASK                  0x00000800
#define BCHP_PWR_MGT_L2_CPU_SET_S2_MODE_INTR_SHIFT                 11
#define BCHP_PWR_MGT_L2_CPU_SET_S2_MODE_INTR_DEFAULT               0x00000000

/* PWR_MGT_L2 :: CPU_SET :: S3_MODE_INTR [10:10] */
#define BCHP_PWR_MGT_L2_CPU_SET_S3_MODE_INTR_MASK                  0x00000400
#define BCHP_PWR_MGT_L2_CPU_SET_S3_MODE_INTR_SHIFT                 10
#define BCHP_PWR_MGT_L2_CPU_SET_S3_MODE_INTR_DEFAULT               0x00000000

/* PWR_MGT_L2 :: CPU_SET :: BMU_AP_LOST_INTR [09:09] */
#define BCHP_PWR_MGT_L2_CPU_SET_BMU_AP_LOST_INTR_MASK              0x00000200
#define BCHP_PWR_MGT_L2_CPU_SET_BMU_AP_LOST_INTR_SHIFT             9
#define BCHP_PWR_MGT_L2_CPU_SET_BMU_AP_LOST_INTR_DEFAULT           0x00000000

/* PWR_MGT_L2 :: CPU_SET :: BMU_AP_RESTORED_INTR [08:08] */
#define BCHP_PWR_MGT_L2_CPU_SET_BMU_AP_RESTORED_INTR_MASK          0x00000100
#define BCHP_PWR_MGT_L2_CPU_SET_BMU_AP_RESTORED_INTR_SHIFT         8
#define BCHP_PWR_MGT_L2_CPU_SET_BMU_AP_RESTORED_INTR_DEFAULT       0x00000000

/* PWR_MGT_L2 :: CPU_SET :: BMU_BATT_LOW_INTR [07:07] */
#define BCHP_PWR_MGT_L2_CPU_SET_BMU_BATT_LOW_INTR_MASK             0x00000080
#define BCHP_PWR_MGT_L2_CPU_SET_BMU_BATT_LOW_INTR_SHIFT            7
#define BCHP_PWR_MGT_L2_CPU_SET_BMU_BATT_LOW_INTR_DEFAULT          0x00000000

/* PWR_MGT_L2 :: CPU_SET :: UBUS_SOFTWARE_INTR [06:06] */
#define BCHP_PWR_MGT_L2_CPU_SET_UBUS_SOFTWARE_INTR_MASK            0x00000040
#define BCHP_PWR_MGT_L2_CPU_SET_UBUS_SOFTWARE_INTR_SHIFT           6
#define BCHP_PWR_MGT_L2_CPU_SET_UBUS_SOFTWARE_INTR_DEFAULT         0x00000000

/* PWR_MGT_L2 :: CPU_SET :: PM_CPU_OUT_INTR [05:05] */
#define BCHP_PWR_MGT_L2_CPU_SET_PM_CPU_OUT_INTR_MASK               0x00000020
#define BCHP_PWR_MGT_L2_CPU_SET_PM_CPU_OUT_INTR_SHIFT              5
#define BCHP_PWR_MGT_L2_CPU_SET_PM_CPU_OUT_INTR_DEFAULT            0x00000000

/* PWR_MGT_L2 :: CPU_SET :: PM_BBM_CPU_OUT_INTR [04:04] */
#define BCHP_PWR_MGT_L2_CPU_SET_PM_BBM_CPU_OUT_INTR_MASK           0x00000010
#define BCHP_PWR_MGT_L2_CPU_SET_PM_BBM_CPU_OUT_INTR_SHIFT          4
#define BCHP_PWR_MGT_L2_CPU_SET_PM_BBM_CPU_OUT_INTR_DEFAULT        0x00000000

/* PWR_MGT_L2 :: CPU_SET :: BBM_INTR [03:03] */
#define BCHP_PWR_MGT_L2_CPU_SET_BBM_INTR_MASK                      0x00000008
#define BCHP_PWR_MGT_L2_CPU_SET_BBM_INTR_SHIFT                     3
#define BCHP_PWR_MGT_L2_CPU_SET_BBM_INTR_DEFAULT                   0x00000000

/* PWR_MGT_L2 :: CPU_SET :: S2_EXIT_INTR [02:02] */
#define BCHP_PWR_MGT_L2_CPU_SET_S2_EXIT_INTR_MASK                  0x00000004
#define BCHP_PWR_MGT_L2_CPU_SET_S2_EXIT_INTR_SHIFT                 2
#define BCHP_PWR_MGT_L2_CPU_SET_S2_EXIT_INTR_DEFAULT               0x00000000

/* PWR_MGT_L2 :: CPU_SET :: S3_EXIT_INTR [01:01] */
#define BCHP_PWR_MGT_L2_CPU_SET_S3_EXIT_INTR_MASK                  0x00000002
#define BCHP_PWR_MGT_L2_CPU_SET_S3_EXIT_INTR_SHIFT                 1
#define BCHP_PWR_MGT_L2_CPU_SET_S3_EXIT_INTR_DEFAULT               0x00000000

/* PWR_MGT_L2 :: CPU_SET :: BBM_EXIT_INTR [00:00] */
#define BCHP_PWR_MGT_L2_CPU_SET_BBM_EXIT_INTR_MASK                 0x00000001
#define BCHP_PWR_MGT_L2_CPU_SET_BBM_EXIT_INTR_SHIFT                0
#define BCHP_PWR_MGT_L2_CPU_SET_BBM_EXIT_INTR_DEFAULT              0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* PWR_MGT_L2 :: CPU_CLEAR :: RSVD [31:14] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_RSVD_MASK                        0xffffc000
#define BCHP_PWR_MGT_L2_CPU_CLEAR_RSVD_SHIFT                       14
#define BCHP_PWR_MGT_L2_CPU_CLEAR_RSVD_DEFAULT                     0x00000000

/* PWR_MGT_L2 :: CPU_CLEAR :: ASYNC_SPARE_INTR_0 [13:13] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_ASYNC_SPARE_INTR_0_MASK          0x00002000
#define BCHP_PWR_MGT_L2_CPU_CLEAR_ASYNC_SPARE_INTR_0_SHIFT         13
#define BCHP_PWR_MGT_L2_CPU_CLEAR_ASYNC_SPARE_INTR_0_DEFAULT       0x00000000

/* PWR_MGT_L2 :: CPU_CLEAR :: ASYNC_SPARE_INTR_1 [12:12] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_ASYNC_SPARE_INTR_1_MASK          0x00001000
#define BCHP_PWR_MGT_L2_CPU_CLEAR_ASYNC_SPARE_INTR_1_SHIFT         12
#define BCHP_PWR_MGT_L2_CPU_CLEAR_ASYNC_SPARE_INTR_1_DEFAULT       0x00000000

/* PWR_MGT_L2 :: CPU_CLEAR :: S2_MODE_INTR [11:11] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_S2_MODE_INTR_MASK                0x00000800
#define BCHP_PWR_MGT_L2_CPU_CLEAR_S2_MODE_INTR_SHIFT               11
#define BCHP_PWR_MGT_L2_CPU_CLEAR_S2_MODE_INTR_DEFAULT             0x00000000

/* PWR_MGT_L2 :: CPU_CLEAR :: S3_MODE_INTR [10:10] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_S3_MODE_INTR_MASK                0x00000400
#define BCHP_PWR_MGT_L2_CPU_CLEAR_S3_MODE_INTR_SHIFT               10
#define BCHP_PWR_MGT_L2_CPU_CLEAR_S3_MODE_INTR_DEFAULT             0x00000000

/* PWR_MGT_L2 :: CPU_CLEAR :: BMU_AP_LOST_INTR [09:09] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BMU_AP_LOST_INTR_MASK            0x00000200
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BMU_AP_LOST_INTR_SHIFT           9
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BMU_AP_LOST_INTR_DEFAULT         0x00000000

/* PWR_MGT_L2 :: CPU_CLEAR :: BMU_AP_RESTORED_INTR [08:08] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BMU_AP_RESTORED_INTR_MASK        0x00000100
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BMU_AP_RESTORED_INTR_SHIFT       8
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BMU_AP_RESTORED_INTR_DEFAULT     0x00000000

/* PWR_MGT_L2 :: CPU_CLEAR :: BMU_BATT_LOW_INTR [07:07] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BMU_BATT_LOW_INTR_MASK           0x00000080
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BMU_BATT_LOW_INTR_SHIFT          7
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BMU_BATT_LOW_INTR_DEFAULT        0x00000000

/* PWR_MGT_L2 :: CPU_CLEAR :: UBUS_SOFTWARE_INTR [06:06] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_UBUS_SOFTWARE_INTR_MASK          0x00000040
#define BCHP_PWR_MGT_L2_CPU_CLEAR_UBUS_SOFTWARE_INTR_SHIFT         6
#define BCHP_PWR_MGT_L2_CPU_CLEAR_UBUS_SOFTWARE_INTR_DEFAULT       0x00000000

/* PWR_MGT_L2 :: CPU_CLEAR :: PM_CPU_OUT_INTR [05:05] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_PM_CPU_OUT_INTR_MASK             0x00000020
#define BCHP_PWR_MGT_L2_CPU_CLEAR_PM_CPU_OUT_INTR_SHIFT            5
#define BCHP_PWR_MGT_L2_CPU_CLEAR_PM_CPU_OUT_INTR_DEFAULT          0x00000000

/* PWR_MGT_L2 :: CPU_CLEAR :: PM_BBM_CPU_OUT_INTR [04:04] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_PM_BBM_CPU_OUT_INTR_MASK         0x00000010
#define BCHP_PWR_MGT_L2_CPU_CLEAR_PM_BBM_CPU_OUT_INTR_SHIFT        4
#define BCHP_PWR_MGT_L2_CPU_CLEAR_PM_BBM_CPU_OUT_INTR_DEFAULT      0x00000000

/* PWR_MGT_L2 :: CPU_CLEAR :: BBM_INTR [03:03] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BBM_INTR_MASK                    0x00000008
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BBM_INTR_SHIFT                   3
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BBM_INTR_DEFAULT                 0x00000000

/* PWR_MGT_L2 :: CPU_CLEAR :: S2_EXIT_INTR [02:02] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_S2_EXIT_INTR_MASK                0x00000004
#define BCHP_PWR_MGT_L2_CPU_CLEAR_S2_EXIT_INTR_SHIFT               2
#define BCHP_PWR_MGT_L2_CPU_CLEAR_S2_EXIT_INTR_DEFAULT             0x00000000

/* PWR_MGT_L2 :: CPU_CLEAR :: S3_EXIT_INTR [01:01] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_S3_EXIT_INTR_MASK                0x00000002
#define BCHP_PWR_MGT_L2_CPU_CLEAR_S3_EXIT_INTR_SHIFT               1
#define BCHP_PWR_MGT_L2_CPU_CLEAR_S3_EXIT_INTR_DEFAULT             0x00000000

/* PWR_MGT_L2 :: CPU_CLEAR :: BBM_EXIT_INTR [00:00] */
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BBM_EXIT_INTR_MASK               0x00000001
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BBM_EXIT_INTR_SHIFT              0
#define BCHP_PWR_MGT_L2_CPU_CLEAR_BBM_EXIT_INTR_DEFAULT            0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* PWR_MGT_L2 :: CPU_MASK_STATUS :: RSVD [31:14] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_RSVD_MASK                  0xffffc000
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_RSVD_SHIFT                 14
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_RSVD_DEFAULT               0x000000ff

/* PWR_MGT_L2 :: CPU_MASK_STATUS :: ASYNC_SPARE_INTR_0 [13:13] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_ASYNC_SPARE_INTR_0_MASK    0x00002000
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_ASYNC_SPARE_INTR_0_SHIFT   13
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_ASYNC_SPARE_INTR_0_DEFAULT 0x00000000

/* PWR_MGT_L2 :: CPU_MASK_STATUS :: ASYNC_SPARE_INTR_1 [12:12] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_ASYNC_SPARE_INTR_1_MASK    0x00001000
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_ASYNC_SPARE_INTR_1_SHIFT   12
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_ASYNC_SPARE_INTR_1_DEFAULT 0x00000000

/* PWR_MGT_L2 :: CPU_MASK_STATUS :: S2_MODE_INTR [11:11] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_S2_MODE_INTR_MASK          0x00000800
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_S2_MODE_INTR_SHIFT         11
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_S2_MODE_INTR_DEFAULT       0x00000001

/* PWR_MGT_L2 :: CPU_MASK_STATUS :: S3_MODE_INTR [10:10] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_S3_MODE_INTR_MASK          0x00000400
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_S3_MODE_INTR_SHIFT         10
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_S3_MODE_INTR_DEFAULT       0x00000001

/* PWR_MGT_L2 :: CPU_MASK_STATUS :: BMU_AP_LOST_INTR [09:09] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BMU_AP_LOST_INTR_MASK      0x00000200
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BMU_AP_LOST_INTR_SHIFT     9
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BMU_AP_LOST_INTR_DEFAULT   0x00000001

/* PWR_MGT_L2 :: CPU_MASK_STATUS :: BMU_AP_RESTORED_INTR [08:08] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BMU_AP_RESTORED_INTR_MASK  0x00000100
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BMU_AP_RESTORED_INTR_SHIFT 8
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BMU_AP_RESTORED_INTR_DEFAULT 0x00000001

/* PWR_MGT_L2 :: CPU_MASK_STATUS :: BMU_BATT_LOW_INTR [07:07] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BMU_BATT_LOW_INTR_MASK     0x00000080
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BMU_BATT_LOW_INTR_SHIFT    7
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BMU_BATT_LOW_INTR_DEFAULT  0x00000001

/* PWR_MGT_L2 :: CPU_MASK_STATUS :: UBUS_SOFTWARE_INTR [06:06] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_UBUS_SOFTWARE_INTR_MASK    0x00000040
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_UBUS_SOFTWARE_INTR_SHIFT   6
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_UBUS_SOFTWARE_INTR_DEFAULT 0x00000001

/* PWR_MGT_L2 :: CPU_MASK_STATUS :: PM_CPU_OUT_INTR [05:05] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_PM_CPU_OUT_INTR_MASK       0x00000020
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_PM_CPU_OUT_INTR_SHIFT      5
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_PM_CPU_OUT_INTR_DEFAULT    0x00000001

/* PWR_MGT_L2 :: CPU_MASK_STATUS :: PM_BBM_CPU_OUT_INTR [04:04] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_PM_BBM_CPU_OUT_INTR_MASK   0x00000010
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_PM_BBM_CPU_OUT_INTR_SHIFT  4
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_PM_BBM_CPU_OUT_INTR_DEFAULT 0x00000001

/* PWR_MGT_L2 :: CPU_MASK_STATUS :: BBM_INTR [03:03] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BBM_INTR_MASK              0x00000008
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BBM_INTR_SHIFT             3
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BBM_INTR_DEFAULT           0x00000000

/* PWR_MGT_L2 :: CPU_MASK_STATUS :: S2_EXIT_INTR [02:02] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_S2_EXIT_INTR_MASK          0x00000004
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_S2_EXIT_INTR_SHIFT         2
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_S2_EXIT_INTR_DEFAULT       0x00000000

/* PWR_MGT_L2 :: CPU_MASK_STATUS :: S3_EXIT_INTR [01:01] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_S3_EXIT_INTR_MASK          0x00000002
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_S3_EXIT_INTR_SHIFT         1
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_S3_EXIT_INTR_DEFAULT       0x00000000

/* PWR_MGT_L2 :: CPU_MASK_STATUS :: BBM_EXIT_INTR [00:00] */
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BBM_EXIT_INTR_MASK         0x00000001
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BBM_EXIT_INTR_SHIFT        0
#define BCHP_PWR_MGT_L2_CPU_MASK_STATUS_BBM_EXIT_INTR_DEFAULT      0x00000000

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* PWR_MGT_L2 :: CPU_MASK_SET :: RSVD [31:14] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_RSVD_MASK                     0xffffc000
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_RSVD_SHIFT                    14
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_RSVD_DEFAULT                  0x000000ff

/* PWR_MGT_L2 :: CPU_MASK_SET :: ASYNC_SPARE_INTR_0 [13:13] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_ASYNC_SPARE_INTR_0_MASK       0x00002000
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_ASYNC_SPARE_INTR_0_SHIFT      13
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_ASYNC_SPARE_INTR_0_DEFAULT    0x00000000

/* PWR_MGT_L2 :: CPU_MASK_SET :: ASYNC_SPARE_INTR_1 [12:12] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_ASYNC_SPARE_INTR_1_MASK       0x00001000
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_ASYNC_SPARE_INTR_1_SHIFT      12
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_ASYNC_SPARE_INTR_1_DEFAULT    0x00000000

/* PWR_MGT_L2 :: CPU_MASK_SET :: S2_MODE_INTR [11:11] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_S2_MODE_INTR_MASK             0x00000800
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_S2_MODE_INTR_SHIFT            11
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_S2_MODE_INTR_DEFAULT          0x00000001

/* PWR_MGT_L2 :: CPU_MASK_SET :: S3_MODE_INTR [10:10] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_S3_MODE_INTR_MASK             0x00000400
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_S3_MODE_INTR_SHIFT            10
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_S3_MODE_INTR_DEFAULT          0x00000001

/* PWR_MGT_L2 :: CPU_MASK_SET :: BMU_AP_LOST_INTR [09:09] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BMU_AP_LOST_INTR_MASK         0x00000200
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BMU_AP_LOST_INTR_SHIFT        9
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BMU_AP_LOST_INTR_DEFAULT      0x00000001

/* PWR_MGT_L2 :: CPU_MASK_SET :: BMU_AP_RESTORED_INTR [08:08] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BMU_AP_RESTORED_INTR_MASK     0x00000100
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BMU_AP_RESTORED_INTR_SHIFT    8
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BMU_AP_RESTORED_INTR_DEFAULT  0x00000001

/* PWR_MGT_L2 :: CPU_MASK_SET :: BMU_BATT_LOW_INTR [07:07] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BMU_BATT_LOW_INTR_MASK        0x00000080
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BMU_BATT_LOW_INTR_SHIFT       7
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BMU_BATT_LOW_INTR_DEFAULT     0x00000001

/* PWR_MGT_L2 :: CPU_MASK_SET :: UBUS_SOFTWARE_INTR [06:06] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_UBUS_SOFTWARE_INTR_MASK       0x00000040
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_UBUS_SOFTWARE_INTR_SHIFT      6
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_UBUS_SOFTWARE_INTR_DEFAULT    0x00000001

/* PWR_MGT_L2 :: CPU_MASK_SET :: PM_CPU_OUT_INTR [05:05] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_PM_CPU_OUT_INTR_MASK          0x00000020
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_PM_CPU_OUT_INTR_SHIFT         5
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_PM_CPU_OUT_INTR_DEFAULT       0x00000001

/* PWR_MGT_L2 :: CPU_MASK_SET :: PM_BBM_CPU_OUT_INTR [04:04] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_PM_BBM_CPU_OUT_INTR_MASK      0x00000010
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_PM_BBM_CPU_OUT_INTR_SHIFT     4
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_PM_BBM_CPU_OUT_INTR_DEFAULT   0x00000001

/* PWR_MGT_L2 :: CPU_MASK_SET :: BBM_INTR [03:03] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BBM_INTR_MASK                 0x00000008
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BBM_INTR_SHIFT                3
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BBM_INTR_DEFAULT              0x00000000

/* PWR_MGT_L2 :: CPU_MASK_SET :: S2_EXIT_INTR [02:02] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_S2_EXIT_INTR_MASK             0x00000004
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_S2_EXIT_INTR_SHIFT            2
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_S2_EXIT_INTR_DEFAULT          0x00000000

/* PWR_MGT_L2 :: CPU_MASK_SET :: S3_EXIT_INTR [01:01] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_S3_EXIT_INTR_MASK             0x00000002
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_S3_EXIT_INTR_SHIFT            1
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_S3_EXIT_INTR_DEFAULT          0x00000000

/* PWR_MGT_L2 :: CPU_MASK_SET :: BBM_EXIT_INTR [00:00] */
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BBM_EXIT_INTR_MASK            0x00000001
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BBM_EXIT_INTR_SHIFT           0
#define BCHP_PWR_MGT_L2_CPU_MASK_SET_BBM_EXIT_INTR_DEFAULT         0x00000000

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: RSVD [31:14] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_RSVD_MASK                   0xffffc000
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_RSVD_SHIFT                  14
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_RSVD_DEFAULT                0x000000ff

/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: ASYNC_SPARE_INTR_0 [13:13] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_ASYNC_SPARE_INTR_0_MASK     0x00002000
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_ASYNC_SPARE_INTR_0_SHIFT    13
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_ASYNC_SPARE_INTR_0_DEFAULT  0x00000000

/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: ASYNC_SPARE_INTR_1 [12:12] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_ASYNC_SPARE_INTR_1_MASK     0x00001000
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_ASYNC_SPARE_INTR_1_SHIFT    12
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_ASYNC_SPARE_INTR_1_DEFAULT  0x00000000

/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: S2_MODE_INTR [11:11] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_S2_MODE_INTR_MASK           0x00000800
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_S2_MODE_INTR_SHIFT          11
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_S2_MODE_INTR_DEFAULT        0x00000001

/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: S3_MODE_INTR [10:10] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_S3_MODE_INTR_MASK           0x00000400
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_S3_MODE_INTR_SHIFT          10
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_S3_MODE_INTR_DEFAULT        0x00000001

/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: BMU_AP_LOST_INTR [09:09] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BMU_AP_LOST_INTR_MASK       0x00000200
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BMU_AP_LOST_INTR_SHIFT      9
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BMU_AP_LOST_INTR_DEFAULT    0x00000001

/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: BMU_AP_RESTORED_INTR [08:08] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BMU_AP_RESTORED_INTR_MASK   0x00000100
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BMU_AP_RESTORED_INTR_SHIFT  8
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BMU_AP_RESTORED_INTR_DEFAULT 0x00000001

/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: BMU_BATT_LOW_INTR [07:07] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BMU_BATT_LOW_INTR_MASK      0x00000080
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BMU_BATT_LOW_INTR_SHIFT     7
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BMU_BATT_LOW_INTR_DEFAULT   0x00000001

/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: UBUS_SOFTWARE_INTR [06:06] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_UBUS_SOFTWARE_INTR_MASK     0x00000040
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_UBUS_SOFTWARE_INTR_SHIFT    6
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_UBUS_SOFTWARE_INTR_DEFAULT  0x00000001

/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: PM_CPU_OUT_INTR [05:05] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_PM_CPU_OUT_INTR_MASK        0x00000020
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_PM_CPU_OUT_INTR_SHIFT       5
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_PM_CPU_OUT_INTR_DEFAULT     0x00000001

/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: PM_BBM_CPU_OUT_INTR [04:04] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_PM_BBM_CPU_OUT_INTR_MASK    0x00000010
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_PM_BBM_CPU_OUT_INTR_SHIFT   4
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_PM_BBM_CPU_OUT_INTR_DEFAULT 0x00000001

/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: BBM_INTR [03:03] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BBM_INTR_MASK               0x00000008
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BBM_INTR_SHIFT              3
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BBM_INTR_DEFAULT            0x00000000

/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: S2_EXIT_INTR [02:02] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_S2_EXIT_INTR_MASK           0x00000004
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_S2_EXIT_INTR_SHIFT          2
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_S2_EXIT_INTR_DEFAULT        0x00000000

/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: S3_EXIT_INTR [01:01] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_S3_EXIT_INTR_MASK           0x00000002
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_S3_EXIT_INTR_SHIFT          1
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_S3_EXIT_INTR_DEFAULT        0x00000000

/* PWR_MGT_L2 :: CPU_MASK_CLEAR :: BBM_EXIT_INTR [00:00] */
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BBM_EXIT_INTR_MASK          0x00000001
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BBM_EXIT_INTR_SHIFT         0
#define BCHP_PWR_MGT_L2_CPU_MASK_CLEAR_BBM_EXIT_INTR_DEFAULT       0x00000000

#endif /* #ifndef BCHP_PWR_MGT_L2_H__ */

/* End of File */
