

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Fri Nov 11 20:36:59 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        DFT
    * Solution:       baseline (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+----------+-----------+----------+----------+------+----------+--------+--------+------------+-----------+-----+
    |              Modules             | Issue|      | Latency  |  Latency  | Iteration|          | Trip |          |        |        |            |           |     |
    |              & Loops             | Type | Slack| (cycles) |    (ns)   |  Latency | Interval | Count| Pipelined|  BRAM  |   DSP  |     FF     |    LUT    | URAM|
    +----------------------------------+------+------+----------+-----------+----------+----------+------+----------+--------+--------+------------+-----------+-----+
    |+ dft                             |     -|  0.13|  10503169|  5.252e+07|         -|  10503170|     -|        no|  4 (1%)|  5 (2%)|   1204 (1%)|  1230 (2%)|    -|
    | o VITIS_LOOP_17_1                |     -|  3.65|  10503168|  5.252e+07|     10257|         -|  1024|        no|       -|       -|           -|          -|    -|
    |  + dft_Pipeline_VITIS_LOOP_19_2  |     -|  0.13|     10253|  5.126e+04|         -|     10253|     -|        no|  4 (1%)|  5 (2%)|  1049 (~0%)|  1092 (2%)|    -|
    |   o VITIS_LOOP_19_2              |    II|  3.65|     10251|  5.126e+04|        22|        10|  1024|       yes|       -|       -|           -|          -|    -|
    +----------------------------------+------+------+----------+-----------+----------+----------+------+----------+--------+--------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| imag_op_address0     | 10       |
| imag_op_d0           | 32       |
| imag_op_q0           | 32       |
| imag_sample_address0 | 10       |
| imag_sample_address1 | 10       |
| imag_sample_d0       | 32       |
| imag_sample_d1       | 32       |
| imag_sample_q0       | 32       |
| imag_sample_q1       | 32       |
| real_op_address0     | 10       |
| real_op_d0           | 32       |
| real_op_q0           | 32       |
| real_sample_address0 | 10       |
| real_sample_q0       | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | in        | float*   |
| imag_sample | unused    | float*   |
| real_op     | inout     | float*   |
| imag_op     | inout     | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| real_sample | real_sample_address0 | port    | offset   |
| real_sample | real_sample_ce0      | port    |          |
| real_sample | real_sample_q0       | port    |          |
| imag_sample | imag_sample_address0 | port    | offset   |
| imag_sample | imag_sample_ce0      | port    |          |
| imag_sample | imag_sample_we0      | port    |          |
| imag_sample | imag_sample_d0       | port    |          |
| imag_sample | imag_sample_q0       | port    |          |
| imag_sample | imag_sample_address1 | port    | offset   |
| imag_sample | imag_sample_ce1      | port    |          |
| imag_sample | imag_sample_we1      | port    |          |
| imag_sample | imag_sample_d1       | port    |          |
| imag_sample | imag_sample_q1       | port    |          |
| real_op     | real_op_address0     | port    | offset   |
| real_op     | real_op_ce0          | port    |          |
| real_op     | real_op_we0          | port    |          |
| real_op     | real_op_d0           | port    |          |
| real_op     | real_op_q0           | port    |          |
| imag_op     | imag_op_address0     | port    | offset   |
| imag_op     | imag_op_ce0          | port    |          |
| imag_op     | imag_op_we0          | port    |          |
| imag_op     | imag_op_d0           | port    |          |
| imag_op     | imag_op_q0           | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+----------+------+---------+---------+
| + dft                                 | 5   |        |          |      |         |         |
|   add_ln17_fu_110_p2                  | -   |        | add_ln17 | add  | fabric  | 0       |
|  + dft_Pipeline_VITIS_LOOP_19_2       | 5   |        |          |      |         |         |
|    add_ln19_fu_206_p2                 | -   |        | add_ln19 | add  | fabric  | 0       |
|    add_ln20_fu_220_p2                 | -   |        | add_ln20 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_8_max_dsp_1_U2   | 3   |        | mul6     | fmul | maxdsp  | 7       |
|    fadd_32ns_32ns_32_10_full_dsp_1_U1 | 2   |        | add      | fadd | fulldsp | 9       |
|    fmul_32ns_32ns_32_8_max_dsp_1_U2   | 3   |        | mul      | fmul | maxdsp  | 7       |
|    fadd_32ns_32ns_32_10_full_dsp_1_U1 | 2   |        | add1     | fadd | fulldsp | 9       |
+---------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                            | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+---------------------------------+------+------+--------+------------------------+---------+------+---------+
| + dft                           | 4    | 0    |        |                        |         |      |         |
|  + dft_Pipeline_VITIS_LOOP_19_2 | 4    | 0    |        |                        |         |      |         |
|    cos_coefficients_table_U     | 2    | -    |        | cos_coefficients_table | rom_1p  | auto | 1       |
|    sin_coefficients_table_U     | 2    | -    |        | sin_coefficients_table | rom_1p  | auto | 1       |
+---------------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

