// AND GATE

// DATAFLOW LEVEL
module and_gate(y,a,b);
output wire y;
input wire a,b;
assign y=a&b;
endmodule

//GATE LEVEL
module and_gate(y,a,b);
output wire y;
input wire a,b;
and a1(y,a,b);
endmodule

