<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Daily Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-06-29T02:00:27Z</updated>
  <subtitle>Daily Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>sifive/block-nvdla-sifive</title>
    <updated>2022-06-29T02:00:27Z</updated>
    <id>tag:github.com,2022-06-29:/sifive/block-nvdla-sifive</id>
    <link href="https://github.com/sifive/block-nvdla-sifive" rel="alternate"></link>
    <summary type="html">&lt;p&gt;&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>IObundle/iob-soc</title>
    <updated>2022-06-29T02:00:27Z</updated>
    <id>tag:github.com,2022-06-29:/IObundle/iob-soc</id>
    <link href="https://github.com/IObundle/iob-soc" rel="alternate"></link>
    <summary type="html">&lt;p&gt;RISC-V System on Chip Template&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>