===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 31.8663 seconds

  ----Wall Time----  ----Name----
    3.5652 ( 11.2%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    2.9466 (  9.2%)    Parse modules
    0.5856 (  1.8%)    Verify circuit
   16.7460 ( 52.6%)  'firrtl.circuit' Pipeline
    1.2887 (  4.0%)    'firrtl.module' Pipeline
    1.2083 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0805 (  0.3%)      LowerCHIRRTLPass
    0.1065 (  0.3%)    InferWidths
    0.7451 (  2.3%)    InferResets
    0.0483 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0739 (  0.2%)    WireDFT
    0.0765 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.6535 (  2.1%)    LowerFIRRTLTypes
    6.9307 ( 21.7%)    'firrtl.module' Pipeline
    0.7327 (  2.3%)      ExpandWhens
    0.0201 (  0.1%)      RemoveInvalid
    5.7805 ( 18.1%)      Canonicalizer
    0.3974 (  1.2%)      InferReadWrite
    0.5215 (  1.6%)    Inliner
    1.0575 (  3.3%)    IMConstProp
    0.0648 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0605 (  0.2%)    BlackBoxReader
    0.0605 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.2998 ( 13.5%)    'firrtl.module' Pipeline
    4.2998 ( 13.5%)      Canonicalizer
    0.4183 (  1.3%)    RemoveUnusedPorts
    0.0617 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3803 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.2976 ( 10.3%)  LowerFIRRTLToHW
    0.0609 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.7592 ( 11.8%)  'hw.module' Pipeline
    0.8290 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.3286 (  7.3%)    Canonicalizer
    0.6016 (  1.9%)    HWCleanup
    0.7516 (  2.4%)  'hw.module' Pipeline
    0.0735 (  0.2%)    HWLegalizeModules
    0.6781 (  2.1%)    PrettifyVerilog
    3.5571 ( 11.2%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   31.8663 (100.0%)  Total

{
  totalTime: 31.889,
  maxMemory: 746328064
}
