{"sourceFile": [{
      "name": "",
      "directive": [
        {
          "functionName": "userdma",
          "label": "",
          "functionLabel": "",
          "id": "1",
          "sourceFile": "\/home\/ubuntu\/SoC_Design\/homework\/ASoC_lab4_FSIC_FPGA\/vivado\/vitis_prj\/userdma_fir\/solution1\/directives.tcl",
          "sourceLine": "6",
          "pragma": {
            "name": "TOP",
            "option": [{
                "name": "name",
                "value": "userdma"
              }]
          }
        },
        {
          "functionName": "userdma",
          "label": "",
          "functionLabel": "",
          "id": "2",
          "sourceFile": "\/home\/ubuntu\/SoC_Design\/homework\/ASoC_lab4_FSIC_FPGA\/vivado\/vitis_prj\/userdma_fir\/solution1\/csynth.tcl",
          "sourceLine": "16",
          "pragma": {
            "name": "TOP",
            "option": [{
                "name": "name",
                "value": "userdma"
              }]
          }
        }
      ]
    }]}
