0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/imports/new/tb_gpio.v,1757561386,verilog,,,,tinyriscv_soc_tb,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v,1758015754,verilog,,,,tb_fpga_sipo_test,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,clint,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,csr_reg,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,1755938724,verilog,,,,,,,,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/divider.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,divider,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,exu,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,exu_alu_datapath,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_commit.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,exu_commit,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_dispatch.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,exu_dispatch,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_mem.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,exu_mem,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/exu_muldiv.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,exu_muldiv,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,gpr_reg,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,idu,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu_exu.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,idu_exu,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,ifu,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/ifu_idu.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,ifu_idu,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v,1756975945,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,pipe_ctrl,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v,,rst_ctrl,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v,1756975945,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,tinyriscv_core,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_dm.v,1757483190,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v,,jtag_dm,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_driver.v,1757483190,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v,,jtag_driver,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/debug/jtag_top.v,1757483190,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/pipe_ctrl.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,jtag_top,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/ADC_UDP_Top.v,1758010953,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v,,ADC_UDP_top,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/Baseline_Volt_Cal.v,1758007040,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v,,Baseline_Volt_Cal,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_fifo_async.v,1757653563,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v,,prim_fifo_async,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop.v,1757483190,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v,,prim_flop_v,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/FIFO/prim_flop_2sync.v,1757483190,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v,,prim_flop_2sync_v,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v,1758015918,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/cdc_sync_level.v,,adc_core,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/crc32_d8.v,1757483190,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/csr_reg.v,,crc32_d8,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/reset_generator.v,1757483190,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v,,reset_generator,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v,1757910722,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v,,rgmii_tx,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v,1757906942,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v,,rib_wr,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v,1757903562,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v,,top_ctrl,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v,1757483190,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v,,udp,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_core.v,1758006450,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v,,udp_core,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp_tx.v,1757907626,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v,,udp_tx,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v,1756975945,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v,,i2c_controller,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_master.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v,,SPI_Master,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/SPI_warpper.v,1756975945,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/adc_core.v,,spi_wrapper,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/gpr_reg.v,,gpio,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/i2c_master.v,1757483190,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/idu.v,,i2c_master,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ram.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rgmii_tx.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,ram,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/rom.v,1757242313,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/rst_ctrl.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,rom,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/tinyriscv_core.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,timer,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/uart.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/udp.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,uart,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/sys_bus/rib.v,1757212711,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/rib_wr.v,,rib,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v,1757580592,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/ADC_UDP_TOP/top_ctrl.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,tinyriscv_soc_top,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/cdc_sync_level.v,1757471504,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/clint.v,,cdc_sync_level,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v,,full_handshake_rx,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v,,full_handshake_tx,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_buf.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v,,gen_ticks_sync,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_dff.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v,,gen_en_dff;gen_en_dffnr;gen_pipe_dff;gen_rst_0_dff;gen_rst_1_dff;gen_rst_def_dff,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/gen_ram.v,1756975945,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/gpio.v,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,gen_ram,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/sipo_converter.v,1757491319,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/timer.v,,sipo_converter,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/utils/vld_rdy.v,1755938724,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v,,vld_rdy,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v,1757602936,verilog,,C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/perips/I2C_ctrl.v,,fpga_sipo_test,,,../../../../Tiny_FPGA.srcs/sources_1/imports/rtl/core,,,,,
D:/RISCV_Project/fpga/project/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/imports/rtl/core/defines.v,1755938724,verilog,,,,,,,,,,,,
