// Seed: 3064012261
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1 = id_3;
  logic id_4;
endmodule
module module_0 #(
    parameter id_4 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  output wor id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_5 = 1;
  bit [-1 : id_4] id_6;
  always begin : LABEL_0
    for (id_3 = 1'b0; id_4 == id_4; id_6 = 1'b0) module_1 <= $unsigned(25);
    ;
  end
endmodule
