// Copyright (c) Alexandre Mutel. All rights reserved.
// Licensed under the BSD-Clause 2 license.
// See license.txt file in the project root for full license information.
// ------------------------------------------------------------------------------
// This code was generated by AsmArm64.CodeGen.
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// ------------------------------------------------------------------------------
// ReSharper disable All
// ------------------------------------------------------------------------------

using System.Runtime.CompilerServices;
using static AsmArm64.Arm64InstructionFactory;
using static AsmArm64.Arm64Factory;
namespace AsmArm64.Tests.General;

[TestClass]
public class Arm64InstructionFactoryTests_LSR_General : Arm64InstructionFactoryTests
{
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.LSR"/>.
    /// </summary>
    [TestMethod]
    public void Test_LSR_ubfm_32m_bitfield_0()
    {
        TestInst(LSR(W0, W1, 5), Arm64InstructionId.LSR_ubfm_32m_bitfield, Arm64Mnemonic.LSR, "LSR W0, W1, #5");
        TestInst(LSR(W15, W1, 5), Arm64InstructionId.LSR_ubfm_32m_bitfield, Arm64Mnemonic.LSR, "LSR W15, W1, #5");
        TestInst(LSR(WZR, W1, 5), Arm64InstructionId.LSR_ubfm_32m_bitfield, Arm64Mnemonic.LSR, "LSR WZR, W1, #5");
        TestInst(LSR(W0, W16, 5), Arm64InstructionId.LSR_ubfm_32m_bitfield, Arm64Mnemonic.LSR, "LSR W0, W16, #5");
        TestInst(LSR(W15, W16, 5), Arm64InstructionId.LSR_ubfm_32m_bitfield, Arm64Mnemonic.LSR, "LSR W15, W16, #5");
        TestInst(LSR(WZR, W16, 5), Arm64InstructionId.LSR_ubfm_32m_bitfield, Arm64Mnemonic.LSR, "LSR WZR, W16, #5");
        TestInst(LSR(W0, WZR, 5), Arm64InstructionId.LSR_ubfm_32m_bitfield, Arm64Mnemonic.LSR, "LSR W0, WZR, #5");
        TestInst(LSR(W15, WZR, 5), Arm64InstructionId.LSR_ubfm_32m_bitfield, Arm64Mnemonic.LSR, "LSR W15, WZR, #5");
        TestInst(LSR(WZR, WZR, 5), Arm64InstructionId.LSR_ubfm_32m_bitfield, Arm64Mnemonic.LSR, "LSR WZR, WZR, #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.LSR"/>.
    /// </summary>
    [TestMethod]
    public void Test_LSR_ubfm_64m_bitfield_1()
    {
        TestInst(LSR(X0, X1, 5), Arm64InstructionId.LSR_ubfm_64m_bitfield, Arm64Mnemonic.LSR, "LSR X0, X1, #5");
        TestInst(LSR(X15, X1, 5), Arm64InstructionId.LSR_ubfm_64m_bitfield, Arm64Mnemonic.LSR, "LSR X15, X1, #5");
        TestInst(LSR(XZR, X1, 5), Arm64InstructionId.LSR_ubfm_64m_bitfield, Arm64Mnemonic.LSR, "LSR XZR, X1, #5");
        TestInst(LSR(X0, X16, 5), Arm64InstructionId.LSR_ubfm_64m_bitfield, Arm64Mnemonic.LSR, "LSR X0, X16, #5");
        TestInst(LSR(X15, X16, 5), Arm64InstructionId.LSR_ubfm_64m_bitfield, Arm64Mnemonic.LSR, "LSR X15, X16, #5");
        TestInst(LSR(XZR, X16, 5), Arm64InstructionId.LSR_ubfm_64m_bitfield, Arm64Mnemonic.LSR, "LSR XZR, X16, #5");
        TestInst(LSR(X0, XZR, 5), Arm64InstructionId.LSR_ubfm_64m_bitfield, Arm64Mnemonic.LSR, "LSR X0, XZR, #5");
        TestInst(LSR(X15, XZR, 5), Arm64InstructionId.LSR_ubfm_64m_bitfield, Arm64Mnemonic.LSR, "LSR X15, XZR, #5");
        TestInst(LSR(XZR, XZR, 5), Arm64InstructionId.LSR_ubfm_64m_bitfield, Arm64Mnemonic.LSR, "LSR XZR, XZR, #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.LSR"/>.
    /// </summary>
    [TestMethod]
    public void Test_LSR_lsrv_32_dp_2src_2()
    {
        TestInst(LSR(W0, W1, W2), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W0, W1, W2");
        TestInst(LSR(W15, W1, W2), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W15, W1, W2");
        TestInst(LSR(WZR, W1, W2), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR WZR, W1, W2");
        TestInst(LSR(W0, W16, W2), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W0, W16, W2");
        TestInst(LSR(W15, W16, W2), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W15, W16, W2");
        TestInst(LSR(WZR, W16, W2), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR WZR, W16, W2");
        TestInst(LSR(W0, WZR, W2), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W0, WZR, W2");
        TestInst(LSR(W15, WZR, W2), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W15, WZR, W2");
        TestInst(LSR(WZR, WZR, W2), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR WZR, WZR, W2");
        TestInst(LSR(W0, W1, W17), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W0, W1, W17");
        TestInst(LSR(W15, W1, W17), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W15, W1, W17");
        TestInst(LSR(WZR, W1, W17), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR WZR, W1, W17");
        TestInst(LSR(W0, W16, W17), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W0, W16, W17");
        TestInst(LSR(W15, W16, W17), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W15, W16, W17");
        TestInst(LSR(WZR, W16, W17), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR WZR, W16, W17");
        TestInst(LSR(W0, WZR, W17), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W0, WZR, W17");
        TestInst(LSR(W15, WZR, W17), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W15, WZR, W17");
        TestInst(LSR(WZR, WZR, W17), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR WZR, WZR, W17");
        TestInst(LSR(W0, W1, WZR), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W0, W1, WZR");
        TestInst(LSR(W15, W1, WZR), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W15, W1, WZR");
        TestInst(LSR(WZR, W1, WZR), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR WZR, W1, WZR");
        TestInst(LSR(W0, W16, WZR), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W0, W16, WZR");
        TestInst(LSR(W15, W16, WZR), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W15, W16, WZR");
        TestInst(LSR(WZR, W16, WZR), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR WZR, W16, WZR");
        TestInst(LSR(W0, WZR, WZR), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W0, WZR, WZR");
        TestInst(LSR(W15, WZR, WZR), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR W15, WZR, WZR");
        TestInst(LSR(WZR, WZR, WZR), Arm64InstructionId.LSR_lsrv_32_dp_2src, Arm64Mnemonic.LSR, "LSR WZR, WZR, WZR");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.LSR"/>.
    /// </summary>
    [TestMethod]
    public void Test_LSR_lsrv_64_dp_2src_3()
    {
        TestInst(LSR(X0, X1, X2), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X0, X1, X2");
        TestInst(LSR(X15, X1, X2), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X15, X1, X2");
        TestInst(LSR(XZR, X1, X2), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR XZR, X1, X2");
        TestInst(LSR(X0, X16, X2), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X0, X16, X2");
        TestInst(LSR(X15, X16, X2), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X15, X16, X2");
        TestInst(LSR(XZR, X16, X2), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR XZR, X16, X2");
        TestInst(LSR(X0, XZR, X2), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X0, XZR, X2");
        TestInst(LSR(X15, XZR, X2), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X15, XZR, X2");
        TestInst(LSR(XZR, XZR, X2), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR XZR, XZR, X2");
        TestInst(LSR(X0, X1, X17), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X0, X1, X17");
        TestInst(LSR(X15, X1, X17), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X15, X1, X17");
        TestInst(LSR(XZR, X1, X17), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR XZR, X1, X17");
        TestInst(LSR(X0, X16, X17), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X0, X16, X17");
        TestInst(LSR(X15, X16, X17), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X15, X16, X17");
        TestInst(LSR(XZR, X16, X17), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR XZR, X16, X17");
        TestInst(LSR(X0, XZR, X17), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X0, XZR, X17");
        TestInst(LSR(X15, XZR, X17), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X15, XZR, X17");
        TestInst(LSR(XZR, XZR, X17), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR XZR, XZR, X17");
        TestInst(LSR(X0, X1, XZR), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X0, X1, XZR");
        TestInst(LSR(X15, X1, XZR), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X15, X1, XZR");
        TestInst(LSR(XZR, X1, XZR), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR XZR, X1, XZR");
        TestInst(LSR(X0, X16, XZR), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X0, X16, XZR");
        TestInst(LSR(X15, X16, XZR), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X15, X16, XZR");
        TestInst(LSR(XZR, X16, XZR), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR XZR, X16, XZR");
        TestInst(LSR(X0, XZR, XZR), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X0, XZR, XZR");
        TestInst(LSR(X15, XZR, XZR), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR X15, XZR, XZR");
        TestInst(LSR(XZR, XZR, XZR), Arm64InstructionId.LSR_lsrv_64_dp_2src, Arm64Mnemonic.LSR, "LSR XZR, XZR, XZR");
    }
}
