cipher = 29
Test Passed !!!
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_rsa_toplevel_top -prj rsa_toplevel.prj --initfile /opt/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s rsa_toplevel 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsa_toplevel_urem_11s_7ns_11_15_seq.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_toplevel_urem_11s_7ns_11_15_seq_div_u
INFO: [VRFC 10-307] analyzing entity rsa_toplevel_urem_11s_7ns_11_15_seq_div
INFO: [VRFC 10-307] analyzing entity rsa_toplevel_urem_11s_7ns_11_15_seq
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsa_toplevel_Block_codeRepl5_proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_toplevel_Block_codeRepl5_proc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsa_toplevel_mul_mul_7s_7s_11_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_toplevel_mul_mul_7s_7s_11_1_DSP48_1
INFO: [VRFC 10-307] analyzing entity rsa_toplevel_mul_mul_7s_7s_11_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsa_toplevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_toplevel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/AESL_axi_slave_AXILiteS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_AXILiteS
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsa_toplevel_mul_mul_7s_6ns_11_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_toplevel_mul_mul_7s_6ns_11_1_DSP48_2
INFO: [VRFC 10-307] analyzing entity rsa_toplevel_mul_mul_7s_6ns_11_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsa_toplevel.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_rsa_toplevel_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsa_toplevel_urem_1024ns_7ns_11_1028_seq.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_toplevel_urem_1024ns_7ns_11_1028_seq_div_u
INFO: [VRFC 10-307] analyzing entity rsa_toplevel_urem_1024ns_7ns_11_1028_seq_div
INFO: [VRFC 10-307] analyzing entity rsa_toplevel_urem_1024ns_7ns_11_1028_seq
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsa_toplevel_AXILiteS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_toplevel_AXILiteS_s_axi
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsa_toplevel_mul_mul_11s_11s_11_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_toplevel_mul_mul_11s_11s_11_1_DSP48_0
INFO: [VRFC 10-307] analyzing entity rsa_toplevel_mul_mul_11s_11s_11_1
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xhdhdstaff2/tapodyu/XsimWork/data/vhdl/src/ieee/distributable/numeric_std.vhd:3462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behave of entity xil_defaultlib.rsa_toplevel_AXILiteS_s_axi [rsa_toplevel_axilites_s_axi_defa...]
Compiling architecture rtl of entity xil_defaultlib.rsa_toplevel_urem_1024ns_7ns_11_1028_seq_div_u [\rsa_toplevel_urem_1024ns_7ns_11...]
Compiling architecture rtl of entity xil_defaultlib.rsa_toplevel_urem_1024ns_7ns_11_1028_seq_div [\rsa_toplevel_urem_1024ns_7ns_11...]
Compiling architecture arch of entity xil_defaultlib.rsa_toplevel_urem_1024ns_7ns_11_1028_seq [\rsa_toplevel_urem_1024ns_7ns_11...]
Compiling architecture rtl of entity xil_defaultlib.rsa_toplevel_urem_11s_7ns_11_15_seq_div_u [\rsa_toplevel_urem_11s_7ns_11_15...]
Compiling architecture rtl of entity xil_defaultlib.rsa_toplevel_urem_11s_7ns_11_15_seq_div [\rsa_toplevel_urem_11s_7ns_11_15...]
Compiling architecture arch of entity xil_defaultlib.rsa_toplevel_urem_11s_7ns_11_15_seq [\rsa_toplevel_urem_11s_7ns_11_15...]
Compiling architecture behav of entity xil_defaultlib.rsa_toplevel_mul_mul_11s_11s_11_1_DSP48_0 [rsa_toplevel_mul_mul_11s_11s_11_...]
Compiling architecture arch of entity xil_defaultlib.rsa_toplevel_mul_mul_11s_11s_11_1 [\rsa_toplevel_mul_mul_11s_11s_11...]
Compiling architecture behav of entity xil_defaultlib.rsa_toplevel_mul_mul_7s_7s_11_1_DSP48_1 [rsa_toplevel_mul_mul_7s_7s_11_1_...]
Compiling architecture arch of entity xil_defaultlib.rsa_toplevel_mul_mul_7s_7s_11_1 [\rsa_toplevel_mul_mul_7s_7s_11_1...]
Compiling architecture behav of entity xil_defaultlib.rsa_toplevel_mul_mul_7s_6ns_11_1_DSP48_2 [rsa_toplevel_mul_mul_7s_6ns_11_1...]
Compiling architecture arch of entity xil_defaultlib.rsa_toplevel_mul_mul_7s_6ns_11_1 [\rsa_toplevel_mul_mul_7s_6ns_11_...]
Compiling architecture behav of entity xil_defaultlib.rsa_toplevel_Block_codeRepl5_proc [rsa_toplevel_block_coderepl5_pro...]
Compiling architecture behav of entity xil_defaultlib.rsa_toplevel [rsa_toplevel_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_AXILiteS [aesl_axi_slave_axilites_default]
Compiling architecture behav of entity xil_defaultlib.apatb_rsa_toplevel_top
Built simulation snapshot rsa_toplevel

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/xsim.dir/rsa_toplevel/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  7 09:12:47 2016...

****** xsim v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/rsa_toplevel/xsim_script.tcl
# xsim {rsa_toplevel} -autoloadwcfg -tclbatch {rsa_toplevel.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source rsa_toplevel.tcl
## run all
Note: simulation done!
Time: 143750 ns  Iteration: 1  Process: /apatb_rsa_toplevel_top/generate_sim_done_proc  File: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsa_toplevel.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 143750 ns  Iteration: 1  Process: /apatb_rsa_toplevel_top/generate_sim_done_proc  File: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsa_toplevel.autotb.vhd
$finish called at time : 143750 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec  7 09:12:49 2016...
cipher = 29
Test Passed !!!
