[
    {
        "record_id": 3905240491,
        "domain": "Engineering",
        "input_text": "Job Title: Field-Programmable Gate Arrays Engineer\n\nLocation: Maryland, United States\n\nEmployment Type: full-time\n\nListed Skills: Engineering, Information Technology\n\nDescription:\nFPGA Engineer (Mid to Senior Level) Position Overview: Fairwinds Technologies is seeking a skilled FPGA (Field-Programmable Gate Array) Engineer with expertise in Vivado, Xilinx MPSoC (Multiprocessor System-on-Chip), Xilinx RFSoC (Radio Frequency System-on-Chip), Verilog, and VHDL (VHSIC Hardware Description Language) to join our team. The ideal candidate will play a critical role in the design, development, and testing of FPGA-based solutions. This position offers an exciting opportunity to work on cutting-edge projects, collaborate with cross-functional teams, and contribute to the advancement of FPGA technology. Key Responsibilities:- Design and implement FPGA-based solutions using Vivado and Xilinx MPSoC/RFSoC platforms.- Develop and optimize Verilog and VHDL code to meet project requirements and performance targets.- Conduct thorough testing of FPGA designs, including functional testing, performance testing, and verification/validation activities.- Collaborate with hardware and software teams to integrate FPGA solutions into larger systems.- Document design specifications, test procedures, and results for internal and external stakeholders.- Provide technical guidance and mentorship to junior engineers. Required Skills:- Proficiency in Vivado software and extensive experience with Xilinx MPSoC and RFSoC platforms.- Strong capabilities in FPGA design, specifically for synthesis and place & route (PAR) processes.- Robust programming skills in Verilog and VHDL.- Familiarity with FPGA design methodologies and tools.- Expertise in using hardware description languages (HDL) for FPGA synthesis and verification.- Experience with HDL verification and simulation tools in Vivado, and third-party tools such as Modelsim.- Proficient in solving timing closure challenges for high-speed programmable logic designs.- Skilled in defining FPGA placement and routing constraints to optimize timing closure and routing efficiency.- Ability to handle FPGA designs involving multiple clock domains.- Proficiency with scripting languages such as TCL to streamline Vivado environments.- Experience integrating Vivado block designs with HDL-based designs.- Expertise in designing, simulating, implementing, and testing industry-standard communication buses such as PCIe and AXI.- Excellent problem-solving and analytical skills.- Effective communication skills and a collaborative mindset. Desired Skills:- Knowledge of network protocols (e.g., Ethernet), communication interfaces (e.g., SPI, UART), and signal processing algorithms.- Experience with hardware-in-the-loop (HIL) testing and simulation tools.- Familiarity with version control systems such as Git or SVN and issue tracking tools.- Understanding of software-defined radio (SDR) and basic Digital Signal Processing (DSP) principles.- Experience with implementing lab debug support tools in programmable logic, such as integrated logic analyzers (ILAs).- Experience with System Verilog. Education & Experience:- Bachelor’s Degree in Electrical Engineering, Computer Engineering, or a related field.- A minimum of 7 years of experience in FPGA design and development. Company Offer: Fairwinds Technologies offers a stimulating work environment, competitive compensation, and opportunities for professional growth. If you are passionate about FPGA technology and eager to contribute to innovative projects, we encourage you to apply and join our team. Position Type/Expected Hours of WorkThis is a full time, exempt position. Work Authorization/Security ClearanceMust be a U.S citizen with the ability to obtain a valid US DoD security clearance.AAP/EEO StatementFairwinds Technologies, LLC is an Equal Opportunity Employer – M/F/Veteran/Disability/Sexual Orientation/Gender IdentityLocationMust be located within the Delaware, Maryland, Virginia area. TravelThis position will require Travel to various CONUS locations up to 25%.\n\nExperience Level (if available): None",
        "output_json": {
            "jd_id": 3905240491,
            "inferred_domain": "Engineering",
            "title": "Field-Programmable Gate Arrays Engineer",
            "summary": "FPGA Engineer (Mid to Senior Level) Position",
            "required_experience_years": "7",
            "preferred_degrees": [
                "Bachelor’s Degree in Electrical Engineering",
                "Computer Engineering"
            ],
            "required_skills": [
                "Engineering",
                "Information Technology",
                "FPGA (Field-Programmable Gate Array)",
                "Vivado",
                "Xilinx MPSoC",
                "Xilinx RFSoC",
                "Verilog",
                "VHDL",
                "Synthesis",
                "Place & Route (PAR)",
                "HDL verification",
                "HDL simulation",
                "Timing closure",
                "FPGA design",
                "Scripting languages (TCL)",
                "PCIe",
                "AXI",
                "Lab debug support tools",
                "System Verilog"
            ],
            "optional_skills": [],
            "tools_and_technologies": [
                "Vivado",
                "Xilinx MPSoC",
                "Xilinx RFSoC",
                "Verilog",
                "VHDL",
                "TCL",
                "PCIe",
                "AXI"
            ],
            "certifications": [],
            "soft_skills": [
                "Problem-solving",
                "Analytical skills",
                "Effective communication",
                "Collaborative mindset"
            ],
            "job_responsibilities": [
                "Design and implement FPGA-based solutions using Vivado and Xilinx MPSoC/RFSoC platforms.",
                "Develop and optimize Verilog and VHDL code.",
                "Conduct thorough testing of FPGA designs.",
                "Collaborate with hardware and software teams.",
                "Document design specifications and results.",
                "Provide technical guidance and mentorship."
            ],
            "job_location": "Maryland, United States",
            "remote_option": "no",
            "employment_type": "full-time",
            "travel_requirements": "Travel to various CONUS locations up to 25%",
            "physical_requirements": "",
            "benefits": [],
            "company_information": "Fairwinds Technologies offers a stimulating work environment, competitive compensation, and opportunities for professional growth.",
            "equal_opportunity_policy": "Fairwinds Technologies, LLC is an Equal Opportunity Employer – M/F/Veteran/Disability/Sexual Orientation/Gender Identity",
            "other": [
                {
                    "section_name": "Location",
                    "content": "Must be located within the Delaware, Maryland, Virginia area."
                },
                {
                    "section_name": "Work Authorization/Security Clearance",
                    "content": "Must be a U.S citizen with the ability to obtain a valid US DoD security clearance."
                }
            ]
        }
    }
]