<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>led_axi</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>LED_IO_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="LED_IO_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.LED_IO_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.LED_IO_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.LED_IO_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>LED_IO_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.LED_IO_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>LED_IO_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>led_io_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.LED_IO_AXI_CLK.ASSOCIATED_BUSIF">LED_IO_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.LED_IO_AXI_CLK.ASSOCIATED_RESET">led_io_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>LED_IO_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>LED_IO_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.LED_IO_AXI.LED_IO_AXI_REG.OFFSET_BASE_PARAM">C_LED_IO_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.LED_IO_AXI.LED_IO_AXI_REG.OFFSET_HIGH_PARAM">C_LED_IO_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
        <spirit:register>
          <spirit:name>LEDS</spirit:name>
          <spirit:displayName>LEDS</spirit:displayName>
          <spirit:description>Turns ON/OFF the 16 LEDS.</spirit:description>
          <spirit:addressOffset>0</spirit:addressOffset>
          <spirit:size spirit:format="long">16</spirit:size>
        </spirit:register>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>led_axi_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>43df6c92</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>led_axi_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>43df6c92</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e1f51979</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>30898e94</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>led_io</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_LED_IO_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_LED_IO_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_LED_IO_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_LED_IO_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_LED_IO_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_io_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_LED_IO_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C LED IO AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_LED_IO_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_LED_IO_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C LED IO AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_LED_IO_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/led_axi_v1_0_LED_IO_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/led_axi_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ead21c02</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/led_axi_v1_0_LED_IO_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/led_axi_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/led_axi_v1_0/data/led_axi.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/led_axi_v1_0/data/led_axi.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/led_axi_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/led_axi_v1_0/src/led_axi.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/led_axi_v1_0/src/led_axi.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/led_axi_v1_0/src/led_axi_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/led_axi_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_30898e94</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI interface to the 16 LEDs on the Basys 3 development board.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">led_axi_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_LED_IO_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C Led Io Axi Baseaddr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_LED_IO_AXI_BASEADDR" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_LED_IO_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_LED_IO_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C Led Io Axi Highaddr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_LED_IO_AXI_HIGHADDR" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_LED_IO_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>led_axi_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-04-29T23:37:20Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c50a2a4_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fe0dd_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41060f5f_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54aaaba9_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47aeb5a5_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9fc203_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1521159d_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42355d8d_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8c4e49_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c03a12_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d53e33a_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52124f37_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c3532_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0c1429_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ea11b1_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9896bb_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44937fa0_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708fb6a8_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a191b9_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3841eb0c_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aba2228_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a00360b_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b6ab99_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76832278_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b42de53_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d4fa52_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74be9c4a_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bfdf5f8_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c332fa7_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1c0a7_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc09561_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d9b7fb_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653e29b3_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac902a_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1a75e8_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1823441_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b895c24_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ced66cc_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215e448c_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164269c6_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f61124a_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a715d6_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bba41c_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69270a1d_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d377cc_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a2b1b_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b24b36b_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba0d939_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac2c311_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215a9509_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f0d3eb_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8a2f79_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a146156_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f843452_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d99105_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a63e61_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3b2866_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc78414_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e3569c_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf5cbe0_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18474e11_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3cd8cf_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a99787_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580b4964_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b0be47_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11760eaa_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8e7bce_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c11df9_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660aa9bc_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab20be8_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573a3319_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81241bf_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a3151_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79784fb8_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2949b55a_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ebf23a7_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730ca672_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ddec346_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1396a0f0_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63790727_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26879569_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25dc507_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4530324_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423d3429_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448fc490_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8369dd_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac86e7c_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75330e74_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df015f_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae4d1d0_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b27841a_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656c91b4_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2018f1aa_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f62de_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7882e8fd_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f20beb0_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731d2c75_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553861da_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c644cf4_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478ca430_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d9b17f_ARCHIVE_LOCATION">c:/Users/904pa/Documents/Git/sha256/ip_repo/led_axi_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e41de1df"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="82886666"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d6efaddf"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ccf3a2e5"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="40405796"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ae2eb7ab"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
