{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657729526846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657729526862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 13:25:26 2022 " "Processing started: Wed Jul 13 13:25:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657729526862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729526862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off smart_cart -c smart_cart " "Command: quartus_map --read_settings_files=on --write_settings_files=off smart_cart -c smart_cart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729526862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657729527206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657729527206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-somador " "Found design unit 1: somador-somador" {  } { { "somador.vhd" "" { Text "C:/projeto/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537749 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/projeto/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_somador-teste " "Found design unit 1: tb_somador-teste" {  } { { "tb_somador.vhd" "" { Text "C:/projeto/tb_somador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537749 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_somador " "Found entity 1: tb_somador" {  } { { "tb_somador.vhd" "" { Text "C:/projeto/tb_somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-subtrator " "Found design unit 1: subtrator-subtrator" {  } { { "subtrator.vhd" "" { Text "C:/projeto/subtrator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537749 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/projeto/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_subtrator-teste " "Found design unit 1: tb_subtrator-teste" {  } { { "tb_subtrator.vhd" "" { Text "C:/projeto/tb_subtrator.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537749 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_subtrator " "Found entity 1: tb_subtrator" {  } { { "tb_subtrator.vhd" "" { Text "C:/projeto/tb_subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1-mux_4_1 " "Found design unit 1: mux_4_1-mux_4_1" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537749 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_mux_4_1-teste " "Found design unit 1: tb_mux_4_1-teste" {  } { { "tb_mux_4_1.vhd" "" { Text "C:/projeto/tb_mux_4_1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537749 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_mux_4_1 " "Found entity 1: tb_mux_4_1" {  } { { "tb_mux_4_1.vhd" "" { Text "C:/projeto/tb_mux_4_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "total_itens_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file total_itens_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 total_itens_reg-total_itens_reg " "Found design unit 1: total_itens_reg-total_itens_reg" {  } { { "total_itens_reg.vhd" "" { Text "C:/projeto/total_itens_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537749 ""} { "Info" "ISGN_ENTITY_NAME" "1 total_itens_reg " "Found entity 1: total_itens_reg" {  } { { "total_itens_reg.vhd" "" { Text "C:/projeto/total_itens_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_total_itens_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_total_itens_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_total_itens_reg-teste " "Found design unit 1: tb_total_itens_reg-teste" {  } { { "tb_total_itens_reg.vhd" "" { Text "C:/projeto/tb_total_itens_reg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_total_itens_reg " "Found entity 1: tb_total_itens_reg" {  } { { "tb_total_itens_reg.vhd" "" { Text "C:/projeto/tb_total_itens_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "total_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file total_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 total_reg-total_reg " "Found design unit 1: total_reg-total_reg" {  } { { "total_reg.vhd" "" { Text "C:/projeto/total_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""} { "Info" "ISGN_ENTITY_NAME" "1 total_reg " "Found entity 1: total_reg" {  } { { "total_reg.vhd" "" { Text "C:/projeto/total_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-incrementador " "Found design unit 1: incrementador-incrementador" {  } { { "incrementador.vhd" "" { Text "C:/projeto/incrementador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/projeto/incrementador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_incrementador-teste " "Found design unit 1: tb_incrementador-teste" {  } { { "tb_incrementador.vhd" "" { Text "C:/projeto/tb_incrementador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_incrementador " "Found entity 1: tb_incrementador" {  } { { "tb_incrementador.vhd" "" { Text "C:/projeto/tb_incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decrementador-decrementador " "Found design unit 1: decrementador-decrementador" {  } { { "decrementador.vhd" "" { Text "C:/projeto/decrementador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""} { "Info" "ISGN_ENTITY_NAME" "1 decrementador " "Found entity 1: decrementador" {  } { { "decrementador.vhd" "" { Text "C:/projeto/decrementador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_itens.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_itens.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_itens-comparador_itens " "Found design unit 1: comparador_itens-comparador_itens" {  } { { "comparador_itens.vhd" "" { Text "C:/projeto/comparador_itens.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_itens " "Found entity 1: comparador_itens" {  } { { "comparador_itens.vhd" "" { Text "C:/projeto/comparador_itens.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_comparador_itens.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_comparador_itens.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_comparador_itens-teste " "Found design unit 1: tb_comparador_itens-teste" {  } { { "tb_comparador_itens.vhd" "" { Text "C:/projeto/tb_comparador_itens.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_comparador_itens " "Found entity 1: tb_comparador_itens" {  } { { "tb_comparador_itens.vhd" "" { Text "C:/projeto/tb_comparador_itens.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_saldo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_saldo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_saldo-comparador_saldo " "Found design unit 1: comparador_saldo-comparador_saldo" {  } { { "comparador_saldo.vhd" "" { Text "C:/projeto/comparador_saldo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_saldo " "Found entity 1: comparador_saldo" {  } { { "comparador_saldo.vhd" "" { Text "C:/projeto/comparador_saldo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_comparador_saldo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_comparador_saldo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_comparador_saldo-teste " "Found design unit 1: tb_comparador_saldo-teste" {  } { { "tb_comparador_saldo.vhd" "" { Text "C:/projeto/tb_comparador_saldo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_comparador_saldo " "Found entity 1: tb_comparador_saldo" {  } { { "tb_comparador_saldo.vhd" "" { Text "C:/projeto/tb_comparador_saldo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-RTLDataPath " "Found design unit 1: DataPath-RTLDataPath" {  } { { "DataPath.vhd" "" { Text "C:/projeto/DataPath.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/projeto/DataPath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657729537764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729537764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657729537811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:A_Somador " "Elaborating entity \"somador\" for hierarchy \"somador:A_Somador\"" {  } { { "DataPath.vhd" "A_Somador" { Text "C:/projeto/DataPath.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657729537811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator subtrator:B_Subtrator_1 " "Elaborating entity \"subtrator\" for hierarchy \"subtrator:B_Subtrator_1\"" {  } { { "DataPath.vhd" "B_Subtrator_1" { Text "C:/projeto/DataPath.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657729537811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 mux_4_1:C_Mux_4_1_32_bits " "Elaborating entity \"mux_4_1\" for hierarchy \"mux_4_1:C_Mux_4_1_32_bits\"" {  } { { "DataPath.vhd" "C_Mux_4_1_32_bits" { Text "C:/projeto/DataPath.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657729537811 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in0 mux_4_1.vhd(19) " "VHDL Process Statement warning at mux_4_1.vhd(19): signal \"in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657729537811 "|DataPath|mux_4_1:C_Mux_4_1_32_bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in1 mux_4_1.vhd(21) " "VHDL Process Statement warning at mux_4_1.vhd(21): signal \"in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657729537811 "|DataPath|mux_4_1:C_Mux_4_1_32_bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 mux_4_1.vhd(23) " "VHDL Process Statement warning at mux_4_1.vhd(23): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657729537811 "|DataPath|mux_4_1:C_Mux_4_1_32_bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in3 mux_4_1.vhd(25) " "VHDL Process Statement warning at mux_4_1.vhd(25): signal \"in3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657729537811 "|DataPath|mux_4_1:C_Mux_4_1_32_bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in0 mux_4_1.vhd(27) " "VHDL Process Statement warning at mux_4_1.vhd(27): signal \"in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657729537811 "|DataPath|mux_4_1:C_Mux_4_1_32_bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "total_reg total_reg:D_Total_Reg " "Elaborating entity \"total_reg\" for hierarchy \"total_reg:D_Total_Reg\"" {  } { { "DataPath.vhd" "D_Total_Reg" { Text "C:/projeto/DataPath.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657729537811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_saldo comparador_saldo:F_Comparador_Saldo " "Elaborating entity \"comparador_saldo\" for hierarchy \"comparador_saldo:F_Comparador_Saldo\"" {  } { { "DataPath.vhd" "F_Comparador_Saldo" { Text "C:/projeto/DataPath.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657729537827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador incrementador:G_Incrementador " "Elaborating entity \"incrementador\" for hierarchy \"incrementador:G_Incrementador\"" {  } { { "DataPath.vhd" "G_Incrementador" { Text "C:/projeto/DataPath.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657729537827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrementador decrementador:H_Decrementador " "Elaborating entity \"decrementador\" for hierarchy \"decrementador:H_Decrementador\"" {  } { { "DataPath.vhd" "H_Decrementador" { Text "C:/projeto/DataPath.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657729537827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 mux_4_1:I_Mux_4_1_7_bits " "Elaborating entity \"mux_4_1\" for hierarchy \"mux_4_1:I_Mux_4_1_7_bits\"" {  } { { "DataPath.vhd" "I_Mux_4_1_7_bits" { Text "C:/projeto/DataPath.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657729537827 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in0 mux_4_1.vhd(19) " "VHDL Process Statement warning at mux_4_1.vhd(19): signal \"in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657729537827 "|mux_4_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in1 mux_4_1.vhd(21) " "VHDL Process Statement warning at mux_4_1.vhd(21): signal \"in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657729537827 "|mux_4_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 mux_4_1.vhd(23) " "VHDL Process Statement warning at mux_4_1.vhd(23): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657729537827 "|mux_4_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in3 mux_4_1.vhd(25) " "VHDL Process Statement warning at mux_4_1.vhd(25): signal \"in3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657729537827 "|mux_4_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in0 mux_4_1.vhd(27) " "VHDL Process Statement warning at mux_4_1.vhd(27): signal \"in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "C:/projeto/mux_4_1.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657729537827 "|mux_4_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "total_itens_reg total_itens_reg:J_Total_Itens_Reg " "Elaborating entity \"total_itens_reg\" for hierarchy \"total_itens_reg:J_Total_Itens_Reg\"" {  } { { "DataPath.vhd" "J_Total_Itens_Reg" { Text "C:/projeto/DataPath.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657729537827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_itens comparador_itens:K_Comparador_Itens " "Elaborating entity \"comparador_itens\" for hierarchy \"comparador_itens:K_Comparador_Itens\"" {  } { { "DataPath.vhd" "K_Comparador_Itens" { Text "C:/projeto/DataPath.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657729537827 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657729538311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657729538668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657729538668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657729538715 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657729538715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657729538715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657729538715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657729538731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 13:25:38 2022 " "Processing ended: Wed Jul 13 13:25:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657729538731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657729538731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657729538731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657729538731 ""}
