.version 8.0
.target sm_80
.visible .entry vector_add_kernel(
	.param .u64 param9,
	.param .u64 param10,
	.param .u64 param11,
	.param .u64 param12
) {
	.reg .u32 %r19, %r3, %r7, %r1, %r0, %r14, %r2, %r4, %r22, %r23, %r13;
	.reg .u64 %rd12, %rd11, %rd9, %rd5, %rd15, %rd10, %rd16, %rd17, %rd18, %rd20, %rd21;
	.reg .pred %p6, %p8;
vector_add_kernel_start:
	ld.param.u64 %rd9, [param9];
	ld.param.u64 %rd10, [param10];
	ld.param.u64 %rd11, [param11];
	ld.param.u64 %rd12, [param12];
block_1_start:
block_2_start:
	mov.u32 %r0, %ctaid.x;
	mov.u32 %r1, %ntid.x;
	mul.lo.s32 %r2, %r0, %r1;
	mov.u32 %r3, %tid.x;
	add.u32 %r4, %r2, %r3;
	mov.u32 %r0, %r4;
	cvt.u64.u32 %rd5, %r4;
	setp.gt.u64 %p6, %rd12, %rd5;
	@!%p6 bra if_1_end;
if_1_start:
	mov.u32 %r7, 1073741823;
	setp.gt.u32 %p8, %r0, %r7;
	@%p8 bra block_2_end;
	mov.u32 %r13, 2;
	shl.b32 %r14, %r0, %r13;
	mov.u32 %r0, %r14;
	cvt.u64.u32 %rd15, %r14;
	add.u64 %rd16, %rd11, %rd15;
	cvt.u64.u32 %rd17, %r0;
	add.u64 %rd18, %rd17, %rd10;
	ld.global.u32 %r19, [%rd18];
	cvt.u64.u32 %rd20, %r0;
	add.u64 %rd21, %rd20, %rd9;
	ld.global.u32 %r22, [%rd21];
	add.u32 %r23, %r19, %r22;
	st.global.u32 [%rd16], %r23;
if_1_end:
	bra block_1_end;
block_2_end:
	trap;
block_1_end:
vector_add_kernel_end:
}

.visible .entry vector_add_loop_kernel(
	.param .u64 param9,
	.param .u64 param10,
	.param .u64 param11,
	.param .u64 param12
) {
	.reg .u32 %r8, %r31, %r2, %r16, %r1, %r19, %r21, %r4, %r34, %r22, %r14, %r17, %r7, %r28, %r33, %r13, %r3, %r0, %r18, %r15, %r20, %r32;
	.reg .u64 %rd25, %rd9, %rd12, %rd24, %rd10, %rd35, %rd26, %rd30, %rd29, %rd5, %rd11, %rd27;
	.reg .pred %p23, %p36, %p6;
vector_add_loop_kernel_start:
	ld.param.u64 %rd9, [param9];
	ld.param.u64 %rd10, [param10];
	ld.param.u64 %rd11, [param11];
	ld.param.u64 %rd12, [param12];
block_3_start:
block_4_start:
	mov.u32 %r0, %ctaid.x;
	mov.u32 %r1, %ntid.x;
	mul.lo.s32 %r2, %r0, %r1;
	mov.u32 %r3, %tid.x;
	add.u32 %r4, %r2, %r3;
	mov.u32 %r3, %r4;
	cvt.u64.u32 %rd5, %r4;
	setp.gt.u64 %p6, %rd12, %rd5;
	@!%p6 bra if_2_end;
if_2_start:
	mov.u32 %r7, %ntid.y;
	mul.lo.s32 %r8, %r1, %r7;
	mov.u32 %r13, %ntid.z;
	mul.lo.s32 %r14, %r8, %r13;
	mov.u32 %r15, %r14;
	mov.u32 %r16, 2;
	shl.b32 %r17, %r3, %r16;
	mov.u32 %r0, %r17;
	mul.lo.s32 %r18, %r7, %r13;
	mul.lo.s32 %r19, %r18, %r1;
	mov.u32 %r20, 2;
	shl.b32 %r21, %r19, %r20;
	mov.u32 %r1, %r21;
loop_0_start:
	mov.u32 %r22, 1073741823;
	setp.gt.u32 %p23, %r3, %r22;
	@%p23 bra block_4_end;
	cvt.u64.u32 %rd24, %r0;
	add.u64 %rd25, %rd24, %rd11;
	cvt.u64.u32 %rd26, %r0;
	add.u64 %rd27, %rd26, %rd10;
	ld.global.u32 %r28, [%rd27];
	cvt.u64.u32 %rd29, %r0;
	add.u64 %rd30, %rd29, %rd9;
	ld.global.u32 %r31, [%rd30];
	add.u32 %r32, %r28, %r31;
	st.global.u32 [%rd25], %r32;
	add.u32 %r33, %r0, %r1;
	mov.u32 %r0, %r33;
	add.u32 %r34, %r3, %r15;
	mov.u32 %r3, %r34;
	cvt.u64.u32 %rd35, %r34;
	setp.lt.u64 %p36, %rd35, %rd12;
	@%p36 bra loop_0_start;
loop_0_end:
if_2_end:
	bra block_3_end;
block_4_end:
	trap;
block_3_end:
vector_add_loop_kernel_end:
}

.visible .entry matrix_mul_kernel(
	.param .u64 param9,
	.param .u64 param10,
	.param .u64 param11,
	.param .u64 param12,
	.param .u64 param13,
	.param .u64 param14
) {
	.reg .u32 %r0, %r43, %r21, %r17, %r78, %r39, %r23, %r32, %r52, %r5, %r64, %r72, %r3, %r8, %r4, %r1, %r16, %r25, %r18, %r57, %r2, %r45, %r60, %r49, %r55, %r56, %r75, %r15, %r31;
	.reg .u64 %rd42, %rd14, %rd61, %rd59, %rd24, %rd19, %rd37, %rd76, %rd77, %rd28, %rd41, %rd53, %rd63, %rd68, %rd10, %rd71, %rd29, %rd40, %rd48, %rd70, %rd62, %rd12, %rd58, %rd27, %rd44, %rd38, %rd26, %rd36, %rd73, %rd69, %rd65, %rd35, %rd11, %rd46, %rd6, %rd34, %rd33, %rd50, %rd66, %rd9, %rd13, %rd54, %rd30;
	.reg .pred %p74, %p51, %p67, %p20, %p47, %p7, %p22;
matrix_mul_kernel_start:
	ld.param.u64 %rd9, [param9];
	ld.param.u64 %rd10, [param10];
	ld.param.u64 %rd11, [param11];
	ld.param.u64 %rd12, [param12];
	ld.param.u64 %rd13, [param13];
	ld.param.u64 %rd14, [param14];
block_5_start:
	mov.u32 %r0, %ctaid.y;
	mov.u32 %r1, %ntid.y;
	mul.lo.s32 %r2, %r0, %r1;
	mov.u32 %r3, %tid.y;
	add.u32 %r4, %r2, %r3;
	mov.u32 %r5, %r4;
	cvt.u64.u32 %rd6, %r4;
	setp.ge.u64 %p7, %rd6, %rd12;
	@%p7 bra block_5_end;
	mov.u32 %r8, %ctaid.x;
	mov.u32 %r15, %ntid.x;
	mul.lo.s32 %r16, %r8, %r15;
	mov.u32 %r17, %tid.x;
	add.u32 %r18, %r16, %r17;
	mov.u32 %r17, %r18;
	cvt.u64.u32 %rd19, %r18;
	setp.ge.u64 %p20, %rd19, %rd14;
	@%p20 bra block_5_end;
block_6_start:
block_7_start:
	cvt.u32.u64 %r21, %rd13;
	setp.eq.u32 %p22, %r21, 0;
	@!%p22 bra if_3_end;
if_3_start:
	mov.u32 %r23, 0;
	cvt.u64.u32 %rd24, %r23;
	mov.u64 %rd12, %rd24;
	bra block_7_end;
if_3_end:
	mov.u32 %r25, 2;
	shl.b64 %rd26, %rd14, %r25;
	mov.u64 %rd27, %rd26;
	cvt.u64.u32 %rd28, %r17;
	sub.u64 %rd29, %rd28, %rd14;
	mov.u64 %rd30, %rd29;
	mov.u32 %r31, 2;
	shl.b32 %r32, %r17, %r31;
	cvt.u64.u32 %rd33, %r32;
	add.u64 %rd34, %rd10, %rd33;
	mov.u64 %rd35, %rd34;
	cvt.u64.u32 %rd36, %r5;
	mul.lo.s64 %rd37, %rd36, %rd13;
	mov.u64 %rd38, %rd37;
	mov.u32 %r39, 2;
	shl.b64 %rd40, %rd37, %r39;
	add.u64 %rd41, %rd9, %rd40;
	mov.u64 %rd42, %rd41;
	mov.u32 %r43, 0;
	cvt.u64.u32 %rd44, %r43;
	mov.u64 %rd12, %rd44;
loop_0_start:
	mov.u32 %r45, 1073741823;
	cvt.u64.u32 %rd46, %r45;
	setp.gt.u64 %p47, %rd38, %rd46;
	@%p47 bra block_6_end;
	add.u64 %rd48, %rd30, %rd14;
	mov.u64 %rd30, %rd48;
	mov.u32 %r49, 1073741823;
	cvt.u64.u32 %rd50, %r49;
	setp.gt.u64 %p51, %rd48, %rd50;
	@%p51 bra block_6_end;
	mov.u32 %r52, 1;
	cvt.u64.u32 %rd53, %r52;
	add.u64 %rd54, %rd38, %rd53;
	mov.u64 %rd38, %rd54;
	ld.global.u32 %r55, [%rd35];
	ld.global.u32 %r56, [%rd42];
	mul.lo.s32 %r57, %r55, %r56;
	cvt.u64.u32 %rd58, %r57;
	add.u64 %rd59, %rd58, %rd12;
	mov.u64 %rd12, %rd59;
	mov.u32 %r60, 4;
	cvt.u64.u32 %rd61, %r60;
	add.u64 %rd62, %rd42, %rd61;
	mov.u64 %rd42, %rd62;
	add.u64 %rd63, %rd27, %rd35;
	mov.u64 %rd35, %rd63;
	mov.u32 %r64, 1;
	cvt.u64.u32 %rd65, %r64;
	sub.u64 %rd66, %rd13, %rd65;
	mov.u64 %rd13, %rd66;
	setp.ne.u64 %p67, %rd66, 0;
	@%p67 bra loop_0_start;
loop_0_end:
block_7_end:
	cvt.u64.u32 %rd68, %r5;
	mul.lo.s64 %rd69, %rd68, %rd14;
	cvt.u64.u32 %rd70, %r17;
	add.u64 %rd71, %rd69, %rd70;
	mov.u64 %rd38, %rd71;
	mov.u32 %r72, 1073741823;
	cvt.u64.u32 %rd73, %r72;
	setp.gt.u64 %p74, %rd71, %rd73;
	@%p74 bra block_6_end;
	mov.u32 %r75, 2;
	shl.b64 %rd76, %rd38, %r75;
	add.u64 %rd77, %rd11, %rd76;
	cvt.u32.u64 %r78, %rd12;
	st.global.u32 [%rd77], %r78;
	bra block_5_end;
block_6_end:
	trap;
block_5_end:
matrix_mul_kernel_end:
}

