#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 26 09:21:15 2019
# Process ID: 7924
# Current directory: C:/FPGA_Projects/SPI_OSC/SPI_OSC.runs/design_1_axi_quad_spi_0_0_synth_1
# Command line: vivado.exe -log design_1_axi_quad_spi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_quad_spi_0_0.tcl
# Log file: C:/FPGA_Projects/SPI_OSC/SPI_OSC.runs/design_1_axi_quad_spi_0_0_synth_1/design_1_axi_quad_spi_0_0.vds
# Journal file: C:/FPGA_Projects/SPI_OSC/SPI_OSC.runs/design_1_axi_quad_spi_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Lawrence Carslake/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source design_1_axi_quad_spi_0_0.tcl -notrace
WARNING: [Board 49-91] Board repository path '{C:Xilinxivado-boards-master
ewoard_files}' does not exist, it will not be used to search board files.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 337.359 ; gain = 85.117
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Lenovo Share'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 366.512 ; gain = 29.152
Command: synth_design -top design_1_axi_quad_spi_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 487.078 ; gain = 103.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/synth/design_1_axi_quad_spi_0_0.vhd:97]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 32 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at 'c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:32884' bound to instance 'U0' of component 'axi_quad_spi' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/synth/design_1_axi_quad_spi_0_0.vhd:287]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33120]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 32 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31385]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 32 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO0_I_REG' to cell 'FD' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31854]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO1_I_REG' to cell 'FD' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31865]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO2_I_REG' to cell 'FD' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31876]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO3_I_REG' to cell 'FD' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31888]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000001111100 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 7 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b0000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1100000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (1#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17871]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_NUM_CE_SIGNALS bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 32 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_FIFO_EXIST bound to: 0 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_OCCUPANCY_NUM_BITS bound to: 6 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_1' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:2455]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:2463]
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (5#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'qspi_receive_transmit_reg' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:3330]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_receive_transmit_reg' (6#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:3330]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_0' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:15605]
	Parameter C_NUM_TRANSFER_BITS bound to: 32 - type: integer 
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (7#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (7#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (7#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (7#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (7#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_0' (8#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:15605]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:7855]
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 32 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_EXIST bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (8#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.stop_clock_reg_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:8156]
WARNING: [Synth 8-6014] Unused sequential element SR_5_Tx_Empty_d1_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:8397]
WARNING: [Synth 8-6014] Unused sequential element spisel_once_1_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:8646]
WARNING: [Synth 8-6014] Unused sequential element sck_i_d1_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:8682]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d2_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:8789]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:8790]
WARNING: [Synth 8-6014] Unused sequential element RX_DATA_SCK_RATIO_2_GEN1.Ratio_Count_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:8976]
WARNING: [Synth 8-6014] Unused sequential element RX_DATA_SCK_RATIO_2_GEN1.Count_trigger_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:8996]
WARNING: [Synth 8-6014] Unused sequential element RX_DATA_SCK_RATIO_2_GEN1.Count_trigger_d1_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:9012]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:10025]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_1dly_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:10026]
INFO: [Synth 8-4471] merging register 'MODF_strobe_int_reg' into 'MODF_strobe_reg' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:10055]
WARNING: [Synth 8-6014] Unused sequential element MODF_strobe_int_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:10055]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (9#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:7855]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:12490]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (10#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:12490]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (11#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (12#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (13#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d1_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:18475]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d2_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:18476]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d3_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:18477]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_d1_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:18576]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_1_reg was removed.  [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:18578]
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17848]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17849]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17850]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17851]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17852]
WARNING: [Synth 8-3848] Net reset_RcFIFO_ptr_to_spi_clk in module/entity qspi_core_interface does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:18017]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (14#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17871]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31276]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31284]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31288]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31289]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31290]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31304]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31308]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31309]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31310]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31311]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31312]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (15#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31385]
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33063]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33064]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33067]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33068]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33073]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33074]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33077]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33078]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33093]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33094]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (16#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33120]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_quad_spi_0_0' (17#1) [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/synth/design_1_axi_quad_spi_0_0.vhd:97]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[0]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[1]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[2]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[3]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[4]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[5]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[6]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[7]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[8]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[9]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[10]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[11]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[12]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[13]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[14]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[15]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[16]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[17]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[18]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[19]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[20]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[21]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[22]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[23]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[24]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[25]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[26]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[27]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[28]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[29]
WARNING: [Synth 8-3331] design qspi_status_slave_sel_reg has unconnected port Bus2IP_SPISSR_Data[30]
WARNING: [Synth 8-3331] design cdc_sync__parameterized4 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized4 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized4 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized4 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design qspi_mode_0_module has unconnected port SPICR_5_TXFIFO_RST
WARNING: [Synth 8-3331] design qspi_mode_0_module has unconnected port SPICR_6_RXFIFO_RST
WARNING: [Synth 8-3331] design qspi_mode_0_module has unconnected port MOSI_I
WARNING: [Synth 8-3331] design qspi_mode_0_module has unconnected port SS_I[0]
WARNING: [Synth 8-3331] design qspi_mode_0_module has unconnected port Rx_FIFO_Full
WARNING: [Synth 8-3331] design qspi_mode_0_module has unconnected port reset_RcFIFO_ptr_to_spi
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_in
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_in
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_in
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cross_clk_sync_fifo_0 has unconnected port Tx_FIFO_Empty_cdc_from_axi
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[1]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[2]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[3]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[4]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[5]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[6]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[7]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[8]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[9]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[10]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[11]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[12]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[13]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[14]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[15]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[16]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[17]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_be[1]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_be[2]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_be[3]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[0]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[1]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[2]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[3]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[4]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[5]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[6]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[9]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[11]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[12]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[13]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[14]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[15]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[0]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[1]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[2]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[3]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 661.398 ; gain = 277.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 661.398 ; gain = 277.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 661.398 ; gain = 277.430
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 562 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'U0'
Parsing XDC File [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'U0'
Parsing XDC File [C:/FPGA_Projects/SPI_OSC/SPI_OSC.runs/design_1_axi_quad_spi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/FPGA_Projects/SPI_OSC/SPI_OSC.runs/design_1_axi_quad_spi_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 881.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 562 instances were transformed.
  FD => FDRE: 11 instances
  FDR => FDRE: 534 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 881.086 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 882.301 ; gain = 1.215
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:27 ; elapsed = 00:01:46 . Memory (MB): peak = 882.301 ; gain = 498.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:27 ; elapsed = 00:01:46 . Memory (MB): peak = 882.301 ; gain = 498.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/FPGA_Projects/SPI_OSC/SPI_OSC.runs/design_1_axi_quad_spi_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:46 . Memory (MB): peak = 882.301 ; gain = 498.332
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg' in module 'qspi_mode_0_module'
INFO: [Synth 8-5544] ROM "spi_cntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_cntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           transfer_okay |                               01 |                               01
      temp_transfer_okay |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_0_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:51 . Memory (MB): peak = 882.301 ; gain = 498.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               32 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 72    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 36    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module qspi_cntrl_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module qspi_receive_transmit_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 71    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module cross_clk_sync_fifo_0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                1 Bit    Registers := 9     
Module qspi_mode_0_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module qspi_status_slave_sel_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qspi_core_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 18    
Module axi_quad_spi_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg' into 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/FPGA_Projects/SPI_OSC/SPI_OSC.srcs/sources_1/bd/design_1/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31975]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg_reg[13] )
INFO: [Synth 8-3886] merging instance 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[13]' (FDRE) to 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12] )
INFO: [Synth 8-3886] merging instance 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[12]' (FDRE) to 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11] )
INFO: [Synth 8-3886] merging instance 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[11]' (FDRE) to 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg[10] )
INFO: [Synth 8-3886] merging instance 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[10]' (FDRE) to 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9] )
INFO: [Synth 8-3886] merging instance 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[9]' (FDRE) to 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[8].GEN_REG_STATUS.ip_irpt_status_reg_reg[8] )
INFO: [Synth 8-3886] merging instance 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[8]' (FDRE) to 'U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_GNT_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_GNT_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_GNT_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISEL_D1_REG_SYNC_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISEL_D1_REG_SYNC_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISEL_PULSE_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISEL_PULSE_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SLAVE_MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SLAVE_MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.DTR_UNDERRUN_SYNC_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.DTR_UNDERRUN_SYNC_SPI_2_AXI_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:57 . Memory (MB): peak = 882.301 ; gain = 498.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:21 . Memory (MB): peak = 882.301 ; gain = 498.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:23 . Memory (MB): peak = 884.805 ; gain = 500.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:01 ; elapsed = 00:02:24 . Memory (MB): peak = 887.512 ; gain = 503.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 887.512 ; gain = 503.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 887.512 ; gain = 503.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 887.512 ; gain = 503.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 887.512 ; gain = 503.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 887.512 ; gain = 503.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 887.512 ; gain = 503.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
|2     |LUT2 |    42|
|3     |LUT3 |    52|
|4     |LUT4 |    56|
|5     |LUT5 |    65|
|6     |LUT6 |   112|
|7     |FD   |     6|
|8     |FDR  |   302|
|9     |FDRE |   425|
|10    |FDSE |    11|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                                                                  |Module                                             |Cells |
+------+------------------------------------------------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                                                       |                                                   |  1076|
|2     |  U0                                                                                      |axi_quad_spi                                       |  1076|
|3     |    \NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                        |axi_quad_spi_top                                   |  1076|
|4     |      \QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                 |axi_lite_ipif                                      |   235|
|5     |        I_SLAVE_ATTACHMENT                                                                |slave_attachment                                   |   235|
|6     |          I_DECODER                                                                       |address_decoder                                    |   146|
|7     |            \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized0     |     1|
|8     |            \MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized10    |     1|
|9     |            \MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized11    |     1|
|10    |            \MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized12    |     1|
|11    |            \MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized13    |     1|
|12    |            \MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized14    |     1|
|13    |            \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized1     |     1|
|14    |            \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized2     |     1|
|15    |            \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized3     |     1|
|16    |            \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized4     |     1|
|17    |            \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized5     |     1|
|18    |            \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized6     |     1|
|19    |            \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized7     |     1|
|20    |            \MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized8     |     1|
|21    |            \MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized9     |     1|
|22    |            \MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized19    |     1|
|23    |            \MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized23    |     1|
|24    |            \MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized19_18 |     1|
|25    |            \MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized23_19 |     1|
|26    |      \QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                           |qspi_core_interface                                |   840|
|27    |        CONTROL_REG_I                                                                     |qspi_cntrl_reg                                     |    14|
|28    |        INTERRUPT_CONTROL_I                                                               |interrupt_control                                  |    24|
|29    |        \LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                  |qspi_mode_0_module                                 |   271|
|30    |          \LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC                         |cdc_sync__parameterized4                           |     3|
|31    |        \NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST                                             |cross_clk_sync_fifo_0                              |   363|
|32    |          \LOGIC_GENERATION_CDC.DTR_UNDERRUN_SYNC_SPI_2_AXI_1_CDC                         |cdc_sync                                           |     4|
|33    |          \LOGIC_GENERATION_CDC.MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC                     |cdc_sync_0                                         |     6|
|34    |          \LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC                    |cdc_sync__parameterized1                           |   128|
|35    |          \LOGIC_GENERATION_CDC.SLAVE_MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC               |cdc_sync_1                                         |     5|
|36    |          \LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC                                   |cdc_sync__parameterized0                           |     3|
|37    |          \LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC                                    |cdc_sync__parameterized0_2                         |     4|
|38    |          \LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC                              |cdc_sync__parameterized0_3                         |     7|
|39    |          \LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC                                   |cdc_sync__parameterized0_4                         |     4|
|40    |          \LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC                                   |cdc_sync__parameterized0_5                         |     3|
|41    |          \LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC                                     |cdc_sync__parameterized0_6                         |     3|
|42    |          \LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC                             |cdc_sync__parameterized0_7                         |     3|
|43    |          \LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC                                    |cdc_sync__parameterized0_8                         |     3|
|44    |          \LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC  |cdc_sync__parameterized0_9                         |     5|
|45    |          \LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC  |cdc_sync__parameterized0_10                        |     3|
|46    |          \LOGIC_GENERATION_CDC.SPISEL_D1_REG_SYNC_SPI_2_AXI_1_CDC                        |cdc_sync_11                                        |     4|
|47    |          \LOGIC_GENERATION_CDC.SPISEL_PULSE_SPI_2_AXI_1_CDC                              |cdc_sync_12                                        |     5|
|48    |          \LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC                                       |cdc_sync__parameterized3                           |     3|
|49    |          \LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1_CDC                                      |cdc_sync__parameterized0_13                        |     3|
|50    |          \LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC                    |cdc_sync_14                                        |    10|
|51    |          \LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC                                |cdc_sync__parameterized2                           |   129|
|52    |          \LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC                |cdc_sync_15                                        |     4|
|53    |          \LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_GNT_SPI_2_AXI_CDC                 |cdc_sync__parameterized0_16                        |     3|
|54    |          \LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC                 |cdc_sync__parameterized0_17                        |     5|
|55    |        \NO_FIFO_EXISTS.QSPI_RX_TX_REG                                                    |qspi_receive_transmit_reg                          |    73|
|56    |        RESET_SYNC_AXI_SPI_CLK_INST                                                       |reset_sync_module                                  |     4|
|57    |        SOFT_RESET_I                                                                      |soft_reset                                         |    37|
|58    |        \STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                     |qspi_status_slave_sel_reg                          |     3|
+------+------------------------------------------------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 887.512 ; gain = 503.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 208 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:02:09 . Memory (MB): peak = 887.512 ; gain = 282.641
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:02:28 . Memory (MB): peak = 887.512 ; gain = 503.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 887.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 308 instances were transformed.
  FD => FDRE: 6 instances
  FDR => FDRE: 302 instances

INFO: [Common 17-83] Releasing license: Synthesis
349 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:34 . Memory (MB): peak = 887.512 ; gain = 515.012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 887.512 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Projects/SPI_OSC/SPI_OSC.runs/design_1_axi_quad_spi_0_0_synth_1/design_1_axi_quad_spi_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_quad_spi_0_0, cache-ID = 6197e3ee015a043c
INFO: [Coretcl 2-1174] Renamed 57 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 887.512 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Projects/SPI_OSC/SPI_OSC.runs/design_1_axi_quad_spi_0_0_synth_1/design_1_axi_quad_spi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_quad_spi_0_0_utilization_synth.rpt -pb design_1_axi_quad_spi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 09:24:23 2019...
