# //  Questa Sim-64
# //  Version 10.5c_2 linux_x86_64 Oct 17 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# md5Core.do
# run_md5_pipelined_verilog_tb.tcl
# run_md5_pipelined_vhdl_tb.tcl
# src
# src_tb
# transcript
# work
./run_md5_pipelined_vhdl_tb.tcl
# invalid command name "./run_md5_pipelined_vhdl_tb.tcl"
do ./run_md5_pipelined_vhdl_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vlog 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:10:56 on Jun 12,2020
# vlog -reportprogress 300 -work work ../src/Md5Core.v 
# ** Error: (vlog-7) Failed to open design unit file "../src/Md5Core.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:10:56 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vlog failed.
# Error in macro ././run_md5_pipelined_vhdl_tb.tcl line 27
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work   ../src/Md5Core.v"
ls
# md5Core.do
# run_md5_pipelined_verilog_tb.tcl
# run_md5_pipelined_vhdl_tb.tcl
# src
# src_tb
# transcript
# work
cd src
do ..//run_md5_pipelined_vhdl_tb.tcl
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vlog 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:11:12 on Jun 12,2020
# vlog -reportprogress 300 -work work ../src/Md5Core.v 
# -- Compiling module Md5Core
# 
# Top level modules:
# 	Md5Core
# End time: 09:11:12 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:11:12 on Jun 12,2020
# vcom -reportprogress 300 -work work ../src_tb/Md5Core_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Md5Core_tb
# -- Compiling architecture test_bench of Md5Core_tb
# End time: 09:11:13 on Jun 12,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.Md5Core_tb 
# Start time: 09:11:13 on Jun 12,2020
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.md5core_tb(test_bench)#1
# Loading work.Md5Core(fast)
run -all
# ** Note: Start of simulation
#    Time: 0 ns  Iteration: 0  Instance: /md5core_tb
# ** Note: >>End of simulation
#    Time: 18152 ns  Iteration: 0  Instance: /md5core_tb
# End time: 11:21:52 on Jun 12,2020, Elapsed time: 2:10:39
# Errors: 0, Warnings: 0
