
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.051656                       # Number of seconds simulated
sim_ticks                                 51656047000                       # Number of ticks simulated
final_tick                                51656047000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90907                       # Simulator instruction rate (inst/s)
host_op_rate                                   166399                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46959145                       # Simulator tick rate (ticks/s)
host_mem_usage                                2216452                       # Number of bytes of host memory used
host_seconds                                  1100.02                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             56256                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1750464                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1806720                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        56256                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           56256                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1233536                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1233536                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                879                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              27351                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28230                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19274                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19274                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1089050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             33886914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                34975963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1089050                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1089050                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23879799                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23879799                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23879799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1089050                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            33886914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               58855762                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          24133                       # number of replacements
system.l2.tagsinuse                       3090.502967                       # Cycle average of tags in use
system.l2.total_refs                           250891                       # Total number of references to valid blocks.
system.l2.sampled_refs                          28103                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.927552                       # Average number of references to valid blocks.
system.l2.warmup_cycle                    28305018000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2388.804935                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             339.571937                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             362.126095                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.583204                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.082903                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.088410                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.754517                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                70703                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                64431                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  135134                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           136571                       # number of Writeback hits
system.l2.Writeback_hits::total                136571                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              49905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49905                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 70703                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                114336                       # number of demand (read+write) hits
system.l2.demand_hits::total                   185039                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                70703                       # number of overall hits
system.l2.overall_hits::cpu.data               114336                       # number of overall hits
system.l2.overall_hits::total                  185039                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                879                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6454                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7333                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            20897                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20897                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 879                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               27351                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28230                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                879                       # number of overall misses
system.l2.overall_misses::cpu.data              27351                       # number of overall misses
system.l2.overall_misses::total                 28230                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     47016000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    338630500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       385646500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1106017500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1106017500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      47016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1444648000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1491664000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     47016000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1444648000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1491664000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            71582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            70885                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              142467                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       136571                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            136571                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          70802                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70802                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             71582                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            141687                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               213269                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            71582                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           141687                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              213269                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.012280                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.091049                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.051472                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.295147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.295147                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.012280                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.193038                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132368                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.012280                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.193038                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132368                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53488.054608                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52468.314224                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52590.549570                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52927.094798                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52927.094798                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53488.054608                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52818.836606                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52839.674106                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53488.054608                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52818.836606                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52839.674106                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19274                       # number of writebacks
system.l2.writebacks::total                     19274                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           879                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6454                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7333                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        20897                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20897                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          27351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28230                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         27351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28230                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     36299500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    260613000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    296912500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    853914000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    853914000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     36299500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1114527000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1150826500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     36299500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1114527000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1150826500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.012280                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.091049                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.051472                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.295147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.295147                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.012280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.193038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132368                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.012280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.193038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132368                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41296.359499                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40380.074372                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40489.908632                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40862.994688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40862.994688                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41296.359499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40749.040254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40766.082182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41296.359499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40749.040254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40766.082182                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                20733129                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20733129                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1162836                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12887016                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12146794                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.256064                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                        103312095                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19505526                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      122506332                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20733129                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12146794                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      64757427                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 9324409                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               10714364                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles             8                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  17400044                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                253610                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          103137864                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.201440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.873603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 39708822     38.50%     38.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3970712      3.85%     42.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4928268      4.78%     47.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4895718      4.75%     51.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 49634344     48.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            103137864                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.200684                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.185789                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 24222879                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8220984                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  59571021                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2962442                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8160538                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              223895723                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8160538                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26515485                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  362273                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6216                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  60239767                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7853585                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              220644151                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                6913881                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                225734                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents            67237                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           242662687                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             523167331                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        373948214                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         149219117                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638969                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 41023690                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                110                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            110                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9755516                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             25127263                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13192924                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2033338                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           210820                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  214152802                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 181                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 198426951                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4989157                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        31093144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     45079017                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             95                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     103137864                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.923900                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.197305                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16673367     16.17%     16.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            21002000     20.36%     36.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26089534     25.30%     61.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            32245969     31.26%     93.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7126994      6.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       103137864                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6046499     16.00%     16.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              31737434     84.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            419952      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             116720967     58.82%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            45749673     23.06%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23671477     11.93%     94.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11864882      5.98%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              198426951                       # Type of FU issued
system.cpu.iq.rate                           1.920656                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    37783933                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.190417                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          395860626                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         176307188                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    140135919                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           146904227                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           68939947                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56687241                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              146973545                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                88817387                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1830153                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3697144                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1010                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2067332                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7435                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            29                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8160538                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  119628                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 25693                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           214152983                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             15077                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              25127263                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13192924                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                113                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   9475                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1010                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         699692                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       523914                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1223606                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             197311380                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23326396                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1115568                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     34983476                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17611139                       # Number of branches executed
system.cpu.iew.exec_stores                   11657080                       # Number of stores executed
system.cpu.iew.exec_rate                     1.909858                       # Inst execution rate
system.cpu.iew.wb_sent                      197023761                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     196823160                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 142796641                       # num instructions producing a value
system.cpu.iew.wb_consumers                 233204776                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.905132                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.612323                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        31110648                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1162836                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     94977326                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.927221                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.554276                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     22105974     23.28%     23.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     25464910     26.81%     50.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11288584     11.89%     61.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9471188      9.97%     71.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     26646670     28.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     94977326                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              26646670                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    282483626                       # The number of ROB reads
system.cpu.rob.rob_writes                   436475589                       # The number of ROB writes
system.cpu.timesIdled                           27960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          174231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.033121                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.033121                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.967941                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.967941                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                291240717                       # number of integer regfile reads
system.cpu.int_regfile_writes               164262617                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  97375903                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 52439679                       # number of floating regfile writes
system.cpu.misc_regfile_reads                74814655                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  71085                       # number of replacements
system.cpu.icache.tagsinuse                452.830687                       # Cycle average of tags in use
system.cpu.icache.total_refs                 17320829                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  71582                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 241.971850                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     452.830687                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.884435                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.884435                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     17320829                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17320829                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      17320829                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17320829                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     17320829                       # number of overall hits
system.cpu.icache.overall_hits::total        17320829                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        79215                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         79215                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        79215                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          79215                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        79215                       # number of overall misses
system.cpu.icache.overall_misses::total         79215                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1028865000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1028865000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1028865000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1028865000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1028865000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1028865000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     17400044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17400044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     17400044                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17400044                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     17400044                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17400044                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004553                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004553                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004553                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004553                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004553                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004553                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12988.259799                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12988.259799                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12988.259799                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12988.259799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12988.259799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12988.259799                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7633                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7633                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7633                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7633                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7633                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7633                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        71582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71582                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        71582                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71582                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        71582                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71582                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    825636000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    825636000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    825636000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    825636000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    825636000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    825636000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004114                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004114                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004114                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004114                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11534.128692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11534.128692                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11534.128692                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11534.128692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11534.128692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11534.128692                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 141175                       # number of replacements
system.cpu.dcache.tagsinuse                502.369757                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 32474004                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 141687                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 229.195367                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             3519867000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     502.369757                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.981191                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.981191                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21419227                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21419227                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054777                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054777                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32474004                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32474004                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32474004                       # number of overall hits
system.cpu.dcache.overall_hits::total        32474004                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        88984                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         88984                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        70813                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70813                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       159797                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         159797                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       159797                       # number of overall misses
system.cpu.dcache.overall_misses::total        159797                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1387236000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1387236000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1817931500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1817931500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3205167500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3205167500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3205167500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3205167500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21508211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21508211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32633801                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32633801                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32633801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32633801                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004137                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006365                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004897                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004897                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004897                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004897                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15589.723995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15589.723995                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25672.284750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25672.284750                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20057.745139                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20057.745139                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20057.745139                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20057.745139                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1337                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                38                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.184211                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       136571                       # number of writebacks
system.cpu.dcache.writebacks::total            136571                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        18099                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18099                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        18110                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18110                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        18110                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18110                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        70885                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70885                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        70802                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70802                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       141687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       141687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       141687                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       141687                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1058573000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1058573000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1676198500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1676198500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2734771500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2734771500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2734771500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2734771500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004342                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004342                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004342                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004342                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14933.667207                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14933.667207                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23674.451287                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23674.451287                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19301.499079                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19301.499079                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19301.499079                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19301.499079                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
