1	Since	_	IN	IN	_	6	prep	_	_
2	then	_	RB	RB	_	1	pobj	_	_
3	,	_	,	,	_	6	punct	_	_
4	Intel	_	NNP	NNP	_	6	nsubj	_	_
5	has	_	VBZ	VBZ	_	6	aux	_	_
6	cornered	_	VBN	VBN	_	0	root	_	_
7	a	_	DT	DT	_	9	det	_	_
8	large	_	JJ	JJ	_	9	amod	_	_
9	part	_	NN	NN	_	6	dobj	_	_
10	of	_	IN	IN	_	9	prep	_	_
11	the	_	DT	DT	_	12	det	_	_
12	market	_	NN	NN	_	10	pobj	_	_
13	with	_	IN	IN	_	6	prep	_	_
14	successive	_	JJ	JJ	_	15	amod	_	_
15	generations	_	NNS	NNS	_	13	pobj	_	_
16	of	_	IN	IN	_	15	prep	_	_
17	16-bit	_	JJ	JJ	_	20	amod	_	_
18	and	_	CC	CC	_	17	cc	_	_
19	32-bit	_	JJ	JJ	_	17	conj	_	_
20	chips	_	NNS	NNS	_	16	pobj	_	_
21	,	_	,	,	_	15	punct	_	_
22	all	_	DT	DT	_	23	dep	_	_
23	of	_	IN	IN	_	26	nsubj	_	_
24	which	_	WDT	WDT	_	23	pobj	_	_
25	can	_	MD	MD	_	26	aux	_	_
26	run	_	VB	VB	_	15	rcmod	_	_
27	software	_	NN	NN	_	26	dobj	_	_
28	written	_	VBN	VBN	_	27	vmod	_	_
29	for	_	IN	IN	_	28	prep	_	_
30	previous	_	JJ	JJ	_	31	amod	_	_
31	models	_	NNS	NNS	_	29	pobj	_	_
32	.	_	.	.	_	6	punct	_	_

