// Seed: 2499468497
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    output supply1 id_2,
    output tri id_3
);
  wire id_5;
  timeprecision 1ps;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  wire  id_2,
    output tri0  id_3,
    input  uwire id_4
);
  nand primCall (id_1, id_0, id_10, id_2, id_6, id_4);
  assign id_1 = id_0;
  tri1 id_6, id_7;
  localparam id_8 = id_6;
  wire id_9, id_10;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.type_1 = 0;
  reg id_12, id_13 = -1, id_14, id_15;
  always id_1 <= id_12;
  wire  id_16 = -1;
  uwire id_17 = -1'b0;
  tri1  id_18 = 1;
endmodule
