$date
	Sat Nov 18 14:44:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module faop_tb $end
$var wire 1 ! andGate $end
$var wire 1 " nandGate $end
$var wire 1 # norGate $end
$var wire 1 $ orGate $end
$var wire 1 % xnorGate $end
$var wire 1 & xorGate $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module uut $end
$var wire 1 ) a $end
$var wire 1 ! andGate $end
$var wire 1 * b $end
$var wire 1 + c1 $end
$var wire 1 , c2 $end
$var wire 1 - c3 $end
$var wire 1 " nandGate $end
$var wire 1 # norGate $end
$var wire 1 $ orGate $end
$var wire 1 . s1 $end
$var wire 1 / s2 $end
$var wire 1 0 s3 $end
$var wire 1 % xnorGate $end
$var wire 1 & xorGate $end
$scope module stg0 $end
$var wire 1 1 cin $end
$var wire 1 , cout $end
$var wire 1 . s $end
$var wire 1 ) x $end
$var wire 1 * y $end
$upscope $end
$scope module stg1 $end
$var wire 1 ) cin $end
$var wire 1 , cout $end
$var wire 1 / s $end
$var wire 1 * x $end
$var wire 1 + y $end
$upscope $end
$scope module stg2 $end
$var wire 1 * cin $end
$var wire 1 - cout $end
$var wire 1 0 s $end
$var wire 1 + x $end
$var wire 1 . y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
x0
x/
0.
0-
0,
z+
0*
0)
0(
0'
0&
1%
x$
x#
x"
x!
$end
#20
0%
x,
1.
1&
1-
1(
1*
#40
x-
0(
0*
1'
1)
#60
1,
1%
x-
0.
0&
1(
1*
#80
