<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::TargetRegisterClass Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classllvm_1_1TargetRegisterClass.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classllvm_1_1TargetRegisterClass-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetRegisterClass Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for llvm::TargetRegisterClass:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetRegisterClass__coll__graph.png" border="0" usemap="#llvm_1_1TargetRegisterClass_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1TargetRegisterClass_coll__map" id="llvm_1_1TargetRegisterClass_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1ArrayRef.html" title="llvm::ArrayRef\&lt; MCPhysReg \&gt;" alt="" coords="281,7,476,33"/>
<area shape="rect" id="node3" href="classllvm_1_1ArrayRef.html" title="llvm::ArrayRef\&lt; T \&gt;" alt="" coords="5,7,136,33"/>
<area shape="rect" id="node6" href="classllvm_1_1MCRegisterClass.html" title="MCRegisterClass &#45; Base class of TargetRegisterClass. " alt="" coords="304,240,453,267"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a5919eff14f47c663b6dcf33f32777b21"><td class="memItemLeft" align="right" valign="top">typedef const <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">iterator</a></td></tr>
<tr class="separator:a5919eff14f47c663b6dcf33f32777b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae529314c316fb0b19c88b391b2b96072"><td class="memItemLeft" align="right" valign="top">typedef const <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ae529314c316fb0b19c88b391b2b96072">const_iterator</a></td></tr>
<tr class="separator:ae529314c316fb0b19c88b391b2b96072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890a118ea7c82e6c86b1fff26c5299f2"><td class="memItemLeft" align="right" valign="top">typedef const <a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">MVT::SimpleValueType</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a890a118ea7c82e6c86b1fff26c5299f2">vt_iterator</a></td></tr>
<tr class="separator:a890a118ea7c82e6c86b1fff26c5299f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d81222b2289de5b9f2944264082dea8"><td class="memItemLeft" align="right" valign="top">typedef const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *const *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">sc_iterator</a></td></tr>
<tr class="separator:a0d81222b2289de5b9f2944264082dea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a25f9ba8e78af92ca34f9c1bba7881601"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID</a> () const </td></tr>
<tr class="separator:a25f9ba8e78af92ca34f9c1bba7881601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32182f5dd8487a052696a63cf950aab"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ac32182f5dd8487a052696a63cf950aab">getName</a> () const </td></tr>
<tr class="separator:ac32182f5dd8487a052696a63cf950aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f91c5b6b101d60eee19dc54ce129b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a51f91c5b6b101d60eee19dc54ce129b0">begin</a> () const </td></tr>
<tr class="separator:a51f91c5b6b101d60eee19dc54ce129b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f96cd02f2b89996660241331664e553"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a3f96cd02f2b89996660241331664e553">end</a> () const </td></tr>
<tr class="separator:a3f96cd02f2b89996660241331664e553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca05003ab96838dace0b075e176f731"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">getNumRegs</a> () const </td></tr>
<tr class="separator:afca05003ab96838dace0b075e176f731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c785261a4ae01068d801a8b62c6b52"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">getRegister</a> (unsigned <a class="el" href="Target_2X86_2README_8txt.html#aef81082cf9452d44c4d47e547bd4f3d1">i</a>) const </td></tr>
<tr class="separator:a39c785261a4ae01068d801a8b62c6b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18659a1da7db1674fa972c28846a3958"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">contains</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) const </td></tr>
<tr class="separator:a18659a1da7db1674fa972c28846a3958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc299e1d938ef15479db33dab82ea995"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#afc299e1d938ef15479db33dab82ea995">contains</a> (unsigned Reg1, unsigned Reg2) const </td></tr>
<tr class="memdesc:afc299e1d938ef15479db33dab82ea995"><td class="mdescLeft">&#160;</td><td class="mdescRight">contains - Return true if both registers are in this class.  <a href="#afc299e1d938ef15479db33dab82ea995">More...</a><br /></td></tr>
<tr class="separator:afc299e1d938ef15479db33dab82ea995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae220352610e3badb61763dcbae9b7a6f"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a> () const </td></tr>
<tr class="separator:ae220352610e3badb61763dcbae9b7a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1a710a4decff4f7ffe926b10045d74"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a4a1a710a4decff4f7ffe926b10045d74">getAlignment</a> () const </td></tr>
<tr class="separator:a4a1a710a4decff4f7ffe926b10045d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38860b2caec87916f92a629e7ff8f65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ad38860b2caec87916f92a629e7ff8f65">getCopyCost</a> () const </td></tr>
<tr class="separator:ad38860b2caec87916f92a629e7ff8f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6b4a5be0d283b9346b6053f03c511d8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">isAllocatable</a> () const </td></tr>
<tr class="separator:ac6b4a5be0d283b9346b6053f03c511d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb5953dce337bafb4df1acb1125512a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> vt) const </td></tr>
<tr class="separator:afdb5953dce337bafb4df1acb1125512a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2ed3490fe47d88ef2d7f3edce4bf113"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">vt_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#af2ed3490fe47d88ef2d7f3edce4bf113">vt_begin</a> () const </td></tr>
<tr class="separator:af2ed3490fe47d88ef2d7f3edce4bf113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e5727f8f3f51f0cc1af4368b1d723f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">vt_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a48e5727f8f3f51f0cc1af4368b1d723f">vt_end</a> () const </td></tr>
<tr class="separator:a48e5727f8f3f51f0cc1af4368b1d723f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cdc53914d9be935bf3882c08dcc4a0d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a1cdc53914d9be935bf3882c08dcc4a0d">hasSubClass</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:a1cdc53914d9be935bf3882c08dcc4a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357d2d2aff1f6e1f40dc815cd332bea1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a357d2d2aff1f6e1f40dc815cd332bea1">hasSubClassEq</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:a357d2d2aff1f6e1f40dc815cd332bea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8455be84e41436be122d27c4db19d0b4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a8455be84e41436be122d27c4db19d0b4">hasSuperClass</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:a8455be84e41436be122d27c4db19d0b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1571b146a4aa1122e800fccd6a180cd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ad1571b146a4aa1122e800fccd6a180cd">hasSuperClassEq</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:ad1571b146a4aa1122e800fccd6a180cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a33974faae4eb881dd6a0c45024de0"><td class="memItemLeft" align="right" valign="top">const uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">getSubClassMask</a> () const </td></tr>
<tr class="separator:a35a33974faae4eb881dd6a0c45024de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27e852be25d4036776254046a7200bc"><td class="memItemLeft" align="right" valign="top">const uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#af27e852be25d4036776254046a7200bc">getSuperRegIndices</a> () const </td></tr>
<tr class="separator:af27e852be25d4036776254046a7200bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ffe30d163b69f0c571b907907ab9ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">sc_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a60ffe30d163b69f0c571b907907ab9ad">getSuperClasses</a> () const </td></tr>
<tr class="separator:a60ffe30d163b69f0c571b907907ab9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70c59583d7fef0adf8fd026a72c5364"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ab70c59583d7fef0adf8fd026a72c5364">isASubClass</a> () const </td></tr>
<tr class="separator:ab70c59583d7fef0adf8fd026a72c5364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28bee324946322e5b0663f50a4029779"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a28bee324946322e5b0663f50a4029779">getRawAllocationOrder</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a28bee324946322e5b0663f50a4029779"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ab67affb87d0ac718bdda5ebe40a7327d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a></td></tr>
<tr class="separator:ab67affb87d0ac718bdda5ebe40a7327d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc67b915d8210f89dbb010d32cc43e73"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">vt_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#adc67b915d8210f89dbb010d32cc43e73">VTs</a></td></tr>
<tr class="separator:adc67b915d8210f89dbb010d32cc43e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73df27bcdf64385e1752f65741552fd"><td class="memItemLeft" align="right" valign="top">const uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#af73df27bcdf64385e1752f65741552fd">SubClassMask</a></td></tr>
<tr class="separator:af73df27bcdf64385e1752f65741552fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d7f9c9e61be17dae283679fa67121a"><td class="memItemLeft" align="right" valign="top">const uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ab5d7f9c9e61be17dae283679fa67121a">SuperRegIndices</a></td></tr>
<tr class="separator:ab5d7f9c9e61be17dae283679fa67121a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d6a2e711761c45ec00b4768e2d575e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">sc_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a67d6a2e711761c45ec00b4768e2d575e">SuperClasses</a></td></tr>
<tr class="separator:a67d6a2e711761c45ec00b4768e2d575e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00bb09e28b808781d55d70d004502d23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt;(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a00bb09e28b808781d55d70d004502d23">OrderFunc</a> )(const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td></tr>
<tr class="separator:a00bb09e28b808781d55d70d004502d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00036">36</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="ae529314c316fb0b19c88b391b2b96072"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef const <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>* <a class="el" href="classllvm_1_1TargetRegisterClass.html#ae529314c316fb0b19c88b391b2b96072">llvm::TargetRegisterClass::const_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00039">39</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5919eff14f47c663b6dcf33f32777b21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef const <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>* <a class="el" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">llvm::TargetRegisterClass::iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00038">38</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d81222b2289de5b9f2944264082dea8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* const* <a class="el" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">llvm::TargetRegisterClass::sc_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00041">41</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a890a118ea7c82e6c86b1fff26c5299f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef const <a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">MVT::SimpleValueType</a>* <a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">llvm::TargetRegisterClass::vt_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00040">40</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a51f91c5b6b101d60eee19dc54ce129b0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">iterator</a> llvm::TargetRegisterClass::begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>begin/end - Return all of the registers in this class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00061">61</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00055">llvm::MCRegisterClass::begin()</a>.</p>

<p>Referenced by <a class="el" href="X86VZeroUpper_8cpp_source.html#l00153">clobbersAnyYmmReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01012">llvm::PPCInstrInfo::DefinesPredicate()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00258">llvm::RegScavenger::FindUnusedReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00194">getRawAllocationOrder()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02062">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l06085">GetRegistersForValue()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00271">llvm::RegScavenger::getRegsAvailable()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00116">llvm::ARMBaseRegisterInfo::getReservedRegs()</a>, and <a class="el" href="MipsISelLowering_8cpp_source.html#l02867">parsePhysicalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a18659a1da7db1674fa972c28846a3958"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::contains </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>contains - Return true if the specified register is included in this register class. This does not include virtual registers. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00076">76</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00071">llvm::MCRegisterClass::contains()</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00337">canFoldCopy()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00674">llvm::SystemZInstrInfo::convertToThreeAddress()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00044">copyHint()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01012">llvm::PPCInstrInfo::DefinesPredicate()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00424">llvm::AArch64FrameLowering::emitFrameMemOps()</a>, <a class="el" href="ARMFastISel_8cpp_source.html#l01289">getComparePred()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00279">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::TargetRegisterInfo::getMinimalPhysRegClass()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00470">llvm::PPCInstrInfo::insertSelect()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00350">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="AArch64AsmPrinter_8cpp_source.html#l00052">printModifiedGPRAsmOperand()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, and <a class="el" href="RegisterCoalescer_8cpp_source.html#l00252">llvm::CoalescerPair::setRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="afc299e1d938ef15479db33dab82ea995"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::contains </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>contains - Return true if both registers are in this class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00081">81</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00071">llvm::MCRegisterClass::contains()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f96cd02f2b89996660241331664e553"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">iterator</a> llvm::TargetRegisterClass::end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00062">62</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00056">llvm::MCRegisterClass::end()</a>.</p>

<p>Referenced by <a class="el" href="X86VZeroUpper_8cpp_source.html#l00153">clobbersAnyYmmReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01012">llvm::PPCInstrInfo::DefinesPredicate()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00258">llvm::RegScavenger::FindUnusedReg()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02062">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l06085">GetRegistersForValue()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00271">llvm::RegScavenger::getRegsAvailable()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00116">llvm::ARMBaseRegisterInfo::getReservedRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a4a1a710a4decff4f7ffe926b10045d74"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterClass::getAlignment </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getAlignment - Return the minimum required alignment for a register of this class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00091">91</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00090">llvm::MCRegisterClass::getAlignment()</a>.</p>

<p>Referenced by <a class="el" href="PPCFrameLowering_8cpp_source.html#l01154">llvm::PPCFrameLowering::addScavengingSpillSlot()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00067">llvm::VirtRegMap::grow()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00506">llvm::MipsSEFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00385">llvm::XCoreFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01153">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00354">llvm::AArch64FrameLowering::processFunctionBeforeCalleeSavedScan()</a>, and <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00101">llvm::PEI::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="ad38860b2caec87916f92a629e7ff8f65"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::TargetRegisterClass::getCopyCost </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getCopyCost - Return the cost of copying a value between two registers in this class. A negative number means the register class is very expensive to copy e.g. status flag register classes. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00096">96</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00095">llvm::MCRegisterClass::getCopyCost()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00110">CheckForPhysRegDependency()</a>, and <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>.</p>

</div>
</div>
<a class="anchor" id="a25f9ba8e78af92ca34f9c1bba7881601"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterClass::getID </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p><a class="el" href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID()</a> - Return the register class ID number. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">53</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00047">llvm::MCRegisterClass::getID()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00280">llvm::ARMBaseRegisterInfo::avoidWriteAfterWrite()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01841">CalcNodeSethiUllmanNumber()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00471">getCopyToPartsVector()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00274">GetCostForDef()</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l02003">getFusedLdStOpcode()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00059">llvm::R600RegisterInfo::getISARegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00042">llvm::SIRegisterInfo::getISARegClass()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00139">llvm::X86RegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00147">llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00215">llvm::PPCRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00057">llvm::MipsRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00216">llvm::X86RegisterInfo::getRegPressureLimit()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00181">llvm::ARMBaseRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00131">hasSubClassEq()</a>, <a class="el" href="HexagonPeephole_8cpp_source.html#l00109">INITIALIZE_PASS()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00772">isOperandKill()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00327">llvm::ResourcePriorityQueue::rawRegPressureDelta()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00361">llvm::ResourcePriorityQueue::regPressureDelta()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>, and <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00472">llvm::ResourcePriorityQueue::scheduledNode()</a>.</p>

</div>
</div>
<a class="anchor" id="ac32182f5dd8487a052696a63cf950aab"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const char* llvm::TargetRegisterClass::getName </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p><a class="el" href="classllvm_1_1TargetRegisterClass.html#ac32182f5dd8487a052696a63cf950aab">getName()</a> - Return the register class name for debugging. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00057">57</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00051">llvm::MCRegisterClass::getName()</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00083">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01841">CalcNodeSethiUllmanNumber()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00307">llvm::createGreedyRegisterAllocator()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00275">CriticalPathStep()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="LiveStackAnalysis_8cpp_source.html#l00074">llvm::LiveStacks::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01410">llvm::MachineInstr::print()</a>, and <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="afca05003ab96838dace0b075e176f731"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterClass::getNumRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getNumRegs - Return the number of registers in this class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00066">66</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00060">llvm::MCRegisterClass::getNumRegs()</a>.</p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00153">llvm::RegisterClassInfo::computePSetLimit()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00052">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00279">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00194">getRawAllocationOrder()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00036">llvm::SIRegisterInfo::getRegPressureLimit()</a>, and <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a28bee324946322e5b0663f50a4029779"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>&gt; llvm::TargetRegisterClass::getRawAllocationOrder </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getRawAllocationOrder - Returns the preferred order for allocating registers from this register class in MF. The raw order comes directly from the .td file and may include reserved registers that are not allocatable. Register allocators should also make sure to allocate callee-saved registers only after all the volatiles are used. The <a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> class provides filtered allocation orders with callee-saved registers moved to the end.</p>
<p>The <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> argument can be used to tune the allocatable registers based on the characteristics of the function, subtarget, or other criteria.</p>
<p>By default, this method returns all registers in the class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00194">194</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00061">begin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00066">getNumRegs()</a>, <a class="el" href="ArrayRef_8h_source.html#l00266">llvm::makeArrayRef()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00049">OrderFunc</a>.</p>

<p>Referenced by <a class="el" href="RegAllocPBQP_8cpp_source.html#l00189">llvm::PBQPBuilder::build()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00313">llvm::PBQPBuilderWithCoalescing::build()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00130">getAllocatableSetForRC()</a>, and <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a39c785261a4ae01068d801a8b62c6b52"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterClass::getRegister </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getRegister - Return the specified register in the class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00070">70</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00064">llvm::MCRegisterClass::getRegister()</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00125">llvm::AMDGPUInstrInfo::expandPostRAPseudo()</a>, and <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00279">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>.</p>

</div>
</div>
<a class="anchor" id="ae220352610e3badb61763dcbae9b7a6f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::TargetRegisterClass::getSize </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSize - Return the size of the register in bytes, which is also the size of a stack slot allocated to hold a spilled copy of this register. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00087">87</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00086">llvm::MCRegisterClass::getSize()</a>.</p>

<p>Referenced by <a class="el" href="PPCFrameLowering_8cpp_source.html#l01154">llvm::PPCFrameLowering::addScavengingSpillSlot()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00424">llvm::AArch64FrameLowering::emitFrameMemOps()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00102">llvm::MipsFrameLowering::estimateStackSize()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00900">llvm::TargetLoweringBase::findRepresentativeClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00201">llvm::TargetRegisterInfo::getCommonSuperRegClass()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00139">llvm::X86RegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03113">getLoadStoreRegOpcode()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00280">llvm::TargetInstrInfo::getStackSlotRange()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00067">llvm::VirtRegMap::grow()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02957">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03267">llvm::X86InstrInfo::loadRegFromAddr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00443">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00975">llvm::ARMBaseInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03253">llvm::X86InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03492">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86MCInstLower_8cpp_source.html#l00679">parseMemoryOperand()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00506">llvm::MipsSEFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00385">llvm::XCoreFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01153">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00354">llvm::AArch64FrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00101">llvm::PEI::runOnMachineFunction()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03232">llvm::X86InstrInfo::storeRegToAddr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00396">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00784">llvm::ARMBaseInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03215">llvm::X86InstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l04637">llvm::X86InstrInfo::unfoldMemoryOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a35a33974faae4eb881dd6a0c45024de0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t* llvm::TargetRegisterClass::getSubClassMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSubClassMask - Returns a bit vector of subclasses, including this one. The vector is indexed by class IDs, see <a class="el" href="classllvm_1_1TargetRegisterClass.html#a357d2d2aff1f6e1f40dc815cd332bea1">hasSubClassEq()</a> above for how to use it. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00151">151</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00046">SubClassMask</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00087">llvm::TargetRegisterInfo::getAllocatableClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00171">llvm::TargetRegisterInfo::getCommonSubClass()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00185">llvm::TargetRegisterInfo::getMatchingSuperRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a60ffe30d163b69f0c571b907907ab9ad"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">sc_iterator</a> llvm::TargetRegisterClass::getSuperClasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSuperClasses - Returns a NULL terminated list of super-classes. The classes are ordered by ID which is also a topological ordering from large to small classes. The list does NOT include the current class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00170">170</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00048">SuperClasses</a>.</p>

<p>Referenced by <a class="el" href="X86RegisterInfo_8cpp_source.html#l00139">llvm::X86RegisterInfo::getLargestLegalSuperClass()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00147">llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass()</a>.</p>

</div>
</div>
<a class="anchor" id="af27e852be25d4036776254046a7200bc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint16_t* llvm::TargetRegisterClass::getSuperRegIndices </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSuperRegIndices - Returns a 0-terminated list of sub-register indices that project some super-register class into this register class. The list has an entry for each Idx such that:</p>
<p>There exists SuperRC where: For all Reg in SuperRC: this-&gt;contains(Reg:Idx) </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00163">163</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00047">SuperRegIndices</a>.</p>

</div>
</div>
<a class="anchor" id="a1cdc53914d9be935bf3882c08dcc4a0d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::hasSubClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasSubClass - return true if the specified <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a proper sub-class of this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00125">125</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00131">hasSubClassEq()</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::TargetRegisterInfo::getMinimalPhysRegClass()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00138">hasSuperClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a357d2d2aff1f6e1f40dc815cd332bea1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::hasSubClassEq </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasSubClassEq - Returns true if RC is a sub-class of or equal to this class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00131">131</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">getID()</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l00909">llvm::SITargetLowering::analyzeImmediate()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00337">canFoldCopy()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00125">hasSubClass()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00144">hasSuperClassEq()</a>.</p>

</div>
</div>
<a class="anchor" id="a8455be84e41436be122d27c4db19d0b4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::hasSuperClass </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasSuperClass - return true if the specified <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a proper super-class of this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00138">138</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00125">hasSubClass()</a>.</p>

</div>
</div>
<a class="anchor" id="ad1571b146a4aa1122e800fccd6a180cd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::hasSuperClassEq </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasSuperClassEq - Returns true if RC is a super-class of or equal to this class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00144">144</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00131">hasSubClassEq()</a>.</p>

<p>Referenced by <a class="el" href="PPCFastISel_8cpp_source.html#l00204">getComparePred()</a>, and <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>.</p>

</div>
</div>
<a class="anchor" id="afdb5953dce337bafb4df1acb1125512a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::hasType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>vt</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasType - return true if this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> has the ValueType vt. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00104">104</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="ValueTypes_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15258">checkAndUpdateEFLAGSKill()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06089">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::TargetRegisterInfo::getMinimalPhysRegClass()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02062">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00220">llvm::MipsSEInstrInfo::loadRegFromStack()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00443">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00177">llvm::MipsSEInstrInfo::storeRegToStack()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00396">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="ac6b4a5be0d283b9346b6053f03c511d8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::isAllocatable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isAllocatable - Return true if this register class may be used to create virtual registers. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00100">100</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00099">llvm::MCRegisterClass::isAllocatable()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00104">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00087">llvm::TargetRegisterInfo::getAllocatableClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00130">getAllocatableSetForRC()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00046">llvm::MachineRegisterInfo::setRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="ab70c59583d7fef0adf8fd026a72c5364"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::isASubClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isASubClass - return true if this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a subset class of at least one other <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00176">176</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="af2ed3490fe47d88ef2d7f3edce4bf113"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">vt_iterator</a> llvm::TargetRegisterClass::vt_begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>vt_begin / vt_end - <a class="el" href="classllvm_1_1Loop.html">Loop</a> over all of the value types that can be represented by values in this register class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00113">113</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00045">VTs</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14252">getPseudoCMOVOpc()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l06085">GetRegistersForValue()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00888">llvm::TargetLoweringBase::isLegalRC()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00772">isOperandKill()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l04637">llvm::X86InstrInfo::unfoldMemoryOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a48e5727f8f3f51f0cc1af4368b1d723f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">vt_iterator</a> llvm::TargetRegisterClass::vt_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00117">117</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ValueTypes_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00045">VTs</a>.</p>

<p>Referenced by <a class="el" href="TargetLoweringBase_8cpp_source.html#l00888">llvm::TargetLoweringBase::isLegalRC()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="ab67affb87d0ac718bdda5ebe40a7327d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a>* llvm::TargetRegisterClass::MC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">44</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00457">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a00bb09e28b808781d55d70d004502d23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>&gt;(* llvm::TargetRegisterClass::OrderFunc) (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00049">49</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00194">getRawAllocationOrder()</a>.</p>

</div>
</div>
<a class="anchor" id="af73df27bcdf64385e1752f65741552fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t* llvm::TargetRegisterClass::SubClassMask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00046">46</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00151">getSubClassMask()</a>.</p>

</div>
</div>
<a class="anchor" id="a67d6a2e711761c45ec00b4768e2d575e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">sc_iterator</a> llvm::TargetRegisterClass::SuperClasses</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00048">48</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00170">getSuperClasses()</a>.</p>

</div>
</div>
<a class="anchor" id="ab5d7f9c9e61be17dae283679fa67121a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint16_t* llvm::TargetRegisterClass::SuperRegIndices</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00047">47</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00163">getSuperRegIndices()</a>.</p>

</div>
</div>
<a class="anchor" id="adc67b915d8210f89dbb010d32cc43e73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">vt_iterator</a> llvm::TargetRegisterClass::VTs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00045">45</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00113">vt_begin()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00117">vt_end()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:04:59 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
