#! /usr/bin/vvp -v
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55bfcaee9b20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55bfcae856d0 .scope module, "tb_pmu_fsm" "tb_pmu_fsm" 3 6;
 .timescale -9 -12;
C0x55bfcaeb2010  .class "PMUScoreBoard" [8]
   0: "check_count", "sb32"
   1: "error_count", "sb32"
   2: "expected_clk_gate", "b1"
   3: "expected_dvfs", "b2"
   4: "expected_pwr_gate", "b1"
   5: "expected_reset", "b1"
   6: "expected_retention", "b1"
   7: "expected_state", "b3"
 ;
v0x55bfcaf0cce0_0 .var "clk", 0 0;
v0x55bfcaf0cda0_0 .net "clk_gate_en", 0 0, v0x55bfcaf09ff0_0;  1 drivers
v0x55bfcaf0ce40_0 .var "clk_stable", 0 0;
v0x55bfcaf0cf10_0 .net "dvfs_ctrl", 1 0, v0x55bfcaf0a230_0;  1 drivers
v0x55bfcaf0cfe0_0 .net "error", 0 0, v0x55bfcaf0a360_0;  1 drivers
v0x55bfcaf0d0d0_0 .var/2s "error_count", 31 0;
v0x55bfcaf0d170_0 .net "pwr_gate_en", 0 0, v0x55bfcaf0a500_0;  1 drivers
v0x55bfcaf0d240_0 .var "pwr_stable", 0 0;
v0x55bfcaf0d310_0 .net "pwr_state", 1 0, v0x55bfcaf0a680_0;  1 drivers
v0x55bfcaf0d470_0 .var "req_idle", 0 0;
v0x55bfcaf0d540_0 .var "req_off", 0 0;
v0x55bfcaf0d610_0 .var "req_sleep", 0 0;
v0x55bfcaf0d6e0_0 .net "reset_ctrl", 0 0, v0x55bfcaf0af00_0;  1 drivers
v0x55bfcaf0d7b0_0 .var "reset_n", 0 0;
v0x55bfcaf0d880_0 .net "retention_en", 0 0, v0x55bfcaf0b080_0;  1 drivers
v0x55bfcaf0d950_0 .var "retention_ready", 0 0;
v0x55bfcaf0da20_0 .net "retention_restore", 0 0, v0x55bfcaf0b200_0;  1 drivers
v0x55bfcaf0daf0_0 .net "retention_save", 0 0, v0x55bfcaf0b2c0_0;  1 drivers
v0x55bfcaf0dbc0_0 .var/cobj "scb";
v0x55bfcaf0dc60_0 .net "seq_busy", 0 0, v0x55bfcaf0b380_0;  1 drivers
v0x55bfcaf0dd30_0 .var/2s "test_case_count", 31 0;
v0x55bfcaf0ddd0_0 .var/2u "test_pass", 0 0;
v0x55bfcaf0de70_0 .var "wake_up", 0 0;
S_0x55bfcaf08350 .scope class, "PMUScoreBoard" "PMUScoreBoard" 3 129, 3 129 0, S_0x55bfcae856d0;
 .timescale -9 -12;
S_0x55bfcaf08500 .scope autofunction.void, "check_state" "check_state" 3 138, 3 138 0, S_0x55bfcaf08350;
 .timescale -9 -12;
v0x55bfcaf086e0_0 .var/cobj "@";
v0x55bfcaf087c0_0 .var/2u "clk_gate_en", 0 0;
v0x55bfcaf08880_0 .var/2u "curr_state", 2 0;
v0x55bfcaf08940_0 .var/2u "dvfs_ctrl", 1 0;
v0x55bfcaf08a20_0 .var/2u "local_error", 0 0;
v0x55bfcaf08b30_0 .var/2u "pwr_gate_en", 0 0;
v0x55bfcaf08bf0_0 .var/2u "reset_ctrl", 0 0;
v0x55bfcaf08cb0_0 .var/2u "retention_en", 0 0;
v0x55bfcaf08d70_0 .var/str "state_name";
v0x55bfcaf08e30_0 .var/str "test_name";
TD_tb_pmu_fsm.PMUScoreBoard.check_state ;
    %load/vec4 v0x55bfcaf08880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %pushi/str "ACTIVE";
    %store/str v0x55bfcaf08d70_0;
    %load/vec4 v0x55bfcaf087c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 6;
    %vpi_call/w 3 153 "$error", "%s: ACTIVE state - clk_gate_en should be 0, got %b", v0x55bfcaf08e30_0, v0x55bfcaf087c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf08a20_0, 0, 1;
T_0.6 ;
    %load/vec4 v0x55bfcaf08b30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.8, 6;
    %vpi_call/w 3 157 "$error", "%s: ACTIVE state - pwr_gate_en should be 0, got %b", v0x55bfcaf08e30_0, v0x55bfcaf08b30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf08a20_0, 0, 1;
T_0.8 ;
    %load/vec4 v0x55bfcaf08940_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_0.10, 6;
    %vpi_call/w 3 161 "$error", "%s: ACTIVE state - dvfs_ctrl should be 2'b11, got %b", v0x55bfcaf08e30_0, v0x55bfcaf08940_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf08a20_0, 0, 1;
T_0.10 ;
    %jmp T_0.5;
T_0.1 ;
    %pushi/str "IDLE";
    %store/str v0x55bfcaf08d70_0;
    %load/vec4 v0x55bfcaf087c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call/w 3 169 "$error", "%s: IDLE state - clk_gate_en should be 1, got %b", v0x55bfcaf08e30_0, v0x55bfcaf087c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf08a20_0, 0, 1;
T_0.12 ;
    %jmp T_0.5;
T_0.2 ;
    %pushi/str "SLEEP";
    %store/str v0x55bfcaf08d70_0;
    %load/vec4 v0x55bfcaf087c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call/w 3 176 "$error", "%s: SLEEP state - clk_gate_en should be 1, got %b", v0x55bfcaf08e30_0, v0x55bfcaf087c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf08a20_0, 0, 1;
T_0.14 ;
    %load/vec4 v0x55bfcaf08b30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call/w 3 180 "$error", "%s: SLEEP state - pwr_gate_en should be 1, got %b", v0x55bfcaf08e30_0, v0x55bfcaf08b30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf08a20_0, 0, 1;
T_0.16 ;
    %load/vec4 v0x55bfcaf08cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %vpi_call/w 3 184 "$error", "%s: SLEEP state - retention_en should be 1, got %b", v0x55bfcaf08e30_0, v0x55bfcaf08cb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf08a20_0, 0, 1;
T_0.18 ;
    %load/vec4 v0x55bfcaf08940_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_0.20, 6;
    %vpi_call/w 3 188 "$error", "%s: SLEEP state - dvfs_ctrl should be 2'b01, got %b", v0x55bfcaf08e30_0, v0x55bfcaf08940_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf08a20_0, 0, 1;
T_0.20 ;
    %jmp T_0.5;
T_0.3 ;
    %pushi/str "OFF";
    %store/str v0x55bfcaf08d70_0;
    %load/vec4 v0x55bfcaf087c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %vpi_call/w 3 195 "$error", "%s: OFF state - clk_gate_en should be 1, got %b", v0x55bfcaf08e30_0, v0x55bfcaf087c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf08a20_0, 0, 1;
T_0.22 ;
    %load/vec4 v0x55bfcaf08b30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %vpi_call/w 3 199 "$error", "%s: OFF state - pwr_gate_en should be 1, got %b", v0x55bfcaf08e30_0, v0x55bfcaf08b30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf08a20_0, 0, 1;
T_0.24 ;
    %load/vec4 v0x55bfcaf08bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %vpi_call/w 3 203 "$error", "%s: OFF state - reset_ctrl should be 1, got %b", v0x55bfcaf08e30_0, v0x55bfcaf08bf0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf08a20_0, 0, 1;
T_0.26 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/str "WAKE_UP";
    %store/str v0x55bfcaf08d70_0;
    %load/vec4 v0x55bfcaf08cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %vpi_call/w 3 210 "$error", "%s: WAKE_UP state - retention_enable should be 1, got %b", v0x55bfcaf08e30_0, v0x55bfcaf08cb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf08a20_0, 0, 1;
T_0.28 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %load/obj v0x55bfcaf086e0_0;
    %prop/v 0;
    %pop/obj 1, 0;
    %addi 1, 0, 32;
    %cast2;
    %load/obj v0x55bfcaf086e0_0;
    %store/prop/v 0, 32; Store in bool property check_count
    %pop/obj 1, 0;
    %load/vec4 v0x55bfcaf08a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %load/obj v0x55bfcaf086e0_0;
    %prop/v 1;
    %pop/obj 1, 0;
    %addi 1, 0, 32;
    %cast2;
    %load/obj v0x55bfcaf086e0_0;
    %store/prop/v 1, 32; Store in bool property error_count
    %pop/obj 1, 0;
T_0.30 ;
    %end;
S_0x55bfcaf08ef0 .scope autofunction.obj, "new@" "new@" 3 226, 3 226 0, S_0x55bfcaf08350;
 .timescale -9 -12;
v0x55bfcaf090a0_0 .var/cobj "@";
TD_tb_pmu_fsm.PMUScoreBoard.new\x40 ;
    %pushi/vec4 0, 0, 32;
    %load/obj v0x55bfcaf090a0_0;
    %store/prop/v 0, 32; Store in bool property check_count
    %pop/obj 1, 0;
    %pushi/vec4 0, 0, 32;
    %load/obj v0x55bfcaf090a0_0;
    %store/prop/v 1, 32; Store in bool property error_count
    %pop/obj 1, 0;
    %end;
S_0x55bfcaf09160 .scope autofunction.void, "report" "report" 3 222, 3 222 0, S_0x55bfcaf08350;
 .timescale -9 -12;
v0x55bfcaf09340_0 .var/cobj "@";
TD_tb_pmu_fsm.PMUScoreBoard.report ;
    %load/obj v0x55bfcaf09340_0;
    %prop/v 0;
    %pop/obj 1, 0;
    %load/obj v0x55bfcaf09340_0;
    %prop/v 1;
    %pop/obj 1, 0;
    %vpi_call/w 3 223 "$display", "Scoreboard: %0d checks, %0d errors", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
S_0x55bfcaf09400 .scope task, "apply_reset" "apply_reset" 3 246, 3 246 0, S_0x55bfcae856d0;
 .timescale -9 -12;
E_0x55bfcae6e1a0 .event posedge, v0x55bfcaf09f10_0;
TD_tb_pmu_fsm.apply_reset ;
    %vpi_call/w 3 247 "$display", "Applying reset..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0de70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0ce40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d950_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_3.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.33, 5;
    %jmp/1 T_3.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55bfcae6e1a0;
    %jmp T_3.32;
T_3.33 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d7b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_3.34 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.35, 5;
    %jmp/1 T_3.35, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55bfcae6e1a0;
    %jmp T_3.34;
T_3.35 ;
    %pop/vec4 1;
    %vpi_call/w 3 259 "$display", "Reset released" {0 0 0};
    %end;
S_0x55bfcaf09600 .scope task, "check_state" "check_state" 3 275, 3 275 0, S_0x55bfcae856d0;
 .timescale -9 -12;
v0x55bfcaf097e0_0 .var/2u "expected_state", 2 0;
v0x55bfcaf098e0_0 .var/str "state_name";
TD_tb_pmu_fsm.check_state ;
    %load/vec4 v0x55bfcaf0a150_0;
    %load/vec4 v0x55bfcaf097e0_0;
    %cmp/ne;
    %jmp/0xz  T_4.36, 6;
    %vpi_call/w 3 277 "$error", "Expected state %s (0x%0h), got 0x%0h", v0x55bfcaf098e0_0, v0x55bfcaf097e0_0, v0x55bfcaf0a150_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0d0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0d0d0_0, 0, 32;
    %jmp T_4.37;
T_4.36 ;
    %vpi_call/w 3 281 "$display", "Correctly in state: %s", v0x55bfcaf098e0_0 {0 0 0};
T_4.37 ;
    %end;
S_0x55bfcaf099a0 .scope module, "dut" "pmu_fsm" 3 27, 4 10 0, S_0x55bfcae856d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "req_idle";
    .port_info 3 /INPUT 1 "req_sleep";
    .port_info 4 /INPUT 1 "req_off";
    .port_info 5 /INPUT 1 "wake_up";
    .port_info 6 /INPUT 1 "pwr_stable";
    .port_info 7 /INPUT 1 "clk_stable";
    .port_info 8 /INPUT 1 "retention_ready";
    .port_info 9 /OUTPUT 1 "clk_gate_en";
    .port_info 10 /OUTPUT 1 "pwr_gate_en";
    .port_info 11 /OUTPUT 1 "retention_en";
    .port_info 12 /OUTPUT 1 "retention_save";
    .port_info 13 /OUTPUT 1 "retention_restore";
    .port_info 14 /OUTPUT 2 "dvfs_ctrl";
    .port_info 15 /OUTPUT 1 "reset_ctrl";
    .port_info 16 /OUTPUT 2 "pwr_state";
    .port_info 17 /OUTPUT 1 "seq_busy";
    .port_info 18 /OUTPUT 1 "error";
enum0x55bfcae32550 .enum4 (3)
   "ACTIVE" 3'b000,
   "IDLE" 3'b001,
   "SLEEP" 3'b010,
   "OFF" 3'b011,
   "SLEEP_ENT" 3'b100,
   "OFF_ENT" 3'b101,
   "WAKE_UP" 3'b110
 ;
v0x55bfcaf09f10_0 .net "clk", 0 0, v0x55bfcaf0cce0_0;  1 drivers
v0x55bfcaf09ff0_0 .var "clk_gate_en", 0 0;
v0x55bfcaf0a0b0_0 .net "clk_stable", 0 0, v0x55bfcaf0ce40_0;  1 drivers
v0x55bfcaf0a150_0 .var "curr_state", 2 0;
v0x55bfcaf0a230_0 .var "dvfs_ctrl", 1 0;
v0x55bfcaf0a360_0 .var "error", 0 0;
v0x55bfcaf0a420_0 .var "next_state", 2 0;
v0x55bfcaf0a500_0 .var "pwr_gate_en", 0 0;
v0x55bfcaf0a5c0_0 .net "pwr_stable", 0 0, v0x55bfcaf0d240_0;  1 drivers
v0x55bfcaf0a680_0 .var "pwr_state", 1 0;
v0x55bfcaf0a760_0 .net "req_idle", 0 0, v0x55bfcaf0d470_0;  1 drivers
v0x55bfcaf0a820_0 .var "req_idle_meta", 0 0;
v0x55bfcaf0a8e0_0 .var "req_idle_sync", 0 0;
v0x55bfcaf0a9a0_0 .net "req_off", 0 0, v0x55bfcaf0d540_0;  1 drivers
v0x55bfcaf0aa60_0 .var "req_off_meta", 0 0;
v0x55bfcaf0ab20_0 .var "req_off_sync", 0 0;
v0x55bfcaf0abe0_0 .var "req_priority", 2 0;
v0x55bfcaf0acc0_0 .net "req_sleep", 0 0, v0x55bfcaf0d610_0;  1 drivers
v0x55bfcaf0ad80_0 .var "req_sleep_meta", 0 0;
v0x55bfcaf0ae40_0 .var "req_sleep_sync", 0 0;
v0x55bfcaf0af00_0 .var "reset_ctrl", 0 0;
v0x55bfcaf0afc0_0 .net "reset_n", 0 0, v0x55bfcaf0d7b0_0;  1 drivers
v0x55bfcaf0b080_0 .var "retention_en", 0 0;
v0x55bfcaf0b140_0 .net "retention_ready", 0 0, v0x55bfcaf0d950_0;  1 drivers
v0x55bfcaf0b200_0 .var "retention_restore", 0 0;
v0x55bfcaf0b2c0_0 .var "retention_save", 0 0;
v0x55bfcaf0b380_0 .var "seq_busy", 0 0;
v0x55bfcaf0b440_0 .var "seq_timer", 7 0;
v0x55bfcaf0b520_0 .net "wake_up", 0 0, v0x55bfcaf0de70_0;  1 drivers
v0x55bfcaf0b5e0_0 .var "wake_up_meta", 0 0;
v0x55bfcaf0b6a0_0 .var "wake_up_sync", 0 0;
E_0x55bfcae6a9e0/0 .event negedge, v0x55bfcaf0afc0_0;
E_0x55bfcae6a9e0/1 .event posedge, v0x55bfcaf09f10_0;
E_0x55bfcae6a9e0 .event/or E_0x55bfcae6a9e0/0, E_0x55bfcae6a9e0/1;
E_0x55bfcae6ee20/0 .event edge, v0x55bfcaf0a150_0, v0x55bfcaf0abe0_0, v0x55bfcaf0b440_0, v0x55bfcaf0b140_0;
E_0x55bfcae6ee20/1 .event edge, v0x55bfcaf0a5c0_0, v0x55bfcaf0a0b0_0;
E_0x55bfcae6ee20 .event/or E_0x55bfcae6ee20/0, E_0x55bfcae6ee20/1;
E_0x55bfcae6e810 .event edge, v0x55bfcaf0b6a0_0, v0x55bfcaf0ab20_0, v0x55bfcaf0ae40_0, v0x55bfcaf0a8e0_0;
S_0x55bfcaf0ba60 .scope task, "test_active_to_idle" "test_active_to_idle" 3 305, 3 305 0, S_0x55bfcae856d0;
 .timescale -9 -12;
TD_tb_pmu_fsm.test_active_to_idle ;
    %vpi_call/w 3 306 "$display", "\012=== Test 2: ACTIVE -> IDLE ===" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0dd30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0dd30_0, 0, 32;
    %fork TD_tb_pmu_fsm.apply_reset, S_0x55bfcaf09400;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d470_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d470_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bfcaf097e0_0, 0, 3;
    %pushi/str "IDLE";
    %store/str v0x55bfcaf098e0_0;
    %fork TD_tb_pmu_fsm.check_state, S_0x55bfcaf09600;
    %join;
    %load/vec4 v0x55bfcaf0cda0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.38, 6;
    %vpi_call/w 3 317 "$error", "IDLE state - clk_gate_en should be 1" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0d0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0d0d0_0, 0, 32;
T_5.38 ;
    %end;
S_0x55bfcaf0bbf0 .scope task, "test_active_to_sleep_sequence" "test_active_to_sleep_sequence" 3 355, 3 355 0, S_0x55bfcae856d0;
 .timescale -9 -12;
TD_tb_pmu_fsm.test_active_to_sleep_sequence ;
    %vpi_call/w 3 356 "$display", "\012=== Test 4: ACTIVE -> SLEEP Sequence ===" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0dd30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0dd30_0, 0, 32;
    %fork TD_tb_pmu_fsm.apply_reset, S_0x55bfcaf09400;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d610_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d610_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55bfcaf097e0_0, 0, 3;
    %pushi/str "SLEEP_ENT";
    %store/str v0x55bfcaf098e0_0;
    %fork TD_tb_pmu_fsm.check_state, S_0x55bfcaf09600;
    %join;
    %load/vec4 v0x55bfcaf0dc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.40, 8;
    %vpi_call/w 3 368 "$error", "SLEEP_ENT should have seq_busy=1" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0d0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0d0d0_0, 0, 32;
T_6.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d950_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d950_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55bfcaf097e0_0, 0, 3;
    %pushi/str "SLEEP";
    %store/str v0x55bfcaf098e0_0;
    %fork TD_tb_pmu_fsm.check_state, S_0x55bfcaf09600;
    %join;
    %load/vec4 v0x55bfcaf0cda0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x55bfcaf0d170_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x55bfcaf0d880_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_6.42, 6;
    %vpi_call/w 3 381 "$error", "SLEEP state outputs incorrect" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0d0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0d0d0_0, 0, 32;
T_6.42 ;
    %end;
S_0x55bfcaf0bdd0 .scope task, "test_error_conditions" "test_error_conditions" 3 509, 3 509 0, S_0x55bfcae856d0;
 .timescale -9 -12;
TD_tb_pmu_fsm.test_error_conditions ;
    %vpi_call/w 3 510 "$display", "\012=== Test 9: Error Conditions ===" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0dd30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0dd30_0, 0, 32;
    %fork TD_tb_pmu_fsm.apply_reset, S_0x55bfcaf09400;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d610_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d950_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0de70_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0de70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d240_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %load/vec4 v0x55bfcaf0a150_0;
    %cmpi/ne 6, 0, 3;
    %jmp/0xz  T_7.44, 4;
    %vpi_call/w 3 530 "$error", "Should stay in WAKE_UP during power issues" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0d0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0d0d0_0, 0, 32;
T_7.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d240_0, 0, 1;
    %end;
S_0x55bfcaf0bfb0 .scope task, "test_idle_to_active" "test_idle_to_active" 3 327, 3 327 0, S_0x55bfcae856d0;
 .timescale -9 -12;
TD_tb_pmu_fsm.test_idle_to_active ;
    %vpi_call/w 3 328 "$display", "\012=== Test 3: IDLE -> ACTIVE ===" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0dd30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0dd30_0, 0, 32;
    %fork TD_tb_pmu_fsm.apply_reset, S_0x55bfcaf09400;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d470_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d470_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bfcaf097e0_0, 0, 3;
    %pushi/str "IDLE";
    %store/str v0x55bfcaf098e0_0;
    %fork TD_tb_pmu_fsm.check_state, S_0x55bfcaf09600;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0de70_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0de70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfcaf097e0_0, 0, 3;
    %pushi/str "ACTIVE";
    %store/str v0x55bfcaf098e0_0;
    %fork TD_tb_pmu_fsm.check_state, S_0x55bfcaf09600;
    %join;
    %load/vec4 v0x55bfcaf0cda0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.46, 6;
    %vpi_call/w 3 345 "$error", "ACTIVE state - clk_gate_en should be 0" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0d0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0d0d0_0, 0, 32;
T_8.46 ;
    %end;
S_0x55bfcaf0c190 .scope task, "test_off_to_active_wakeup" "test_off_to_active_wakeup" 3 423, 3 423 0, S_0x55bfcae856d0;
 .timescale -9 -12;
TD_tb_pmu_fsm.test_off_to_active_wakeup ;
    %vpi_call/w 3 424 "$display", "\012=== Test 6: OFF -> ACTIVE Wake-up ===" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0dd30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0dd30_0, 0, 32;
    %fork TD_tb_pmu_fsm.apply_reset, S_0x55bfcaf09400;
    %join;
    %pushi/vec4 3, 0, 3;
    %force/vec4 v0x55bfcaf0a150_0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0de70_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0de70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55bfcaf097e0_0, 0, 3;
    %pushi/str "WAKE_UP";
    %store/str v0x55bfcaf098e0_0;
    %fork TD_tb_pmu_fsm.check_state, S_0x55bfcaf09600;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0ce40_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0ce40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d950_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfcaf097e0_0, 0, 3;
    %pushi/str "ACTIVE";
    %store/str v0x55bfcaf098e0_0;
    %fork TD_tb_pmu_fsm.check_state, S_0x55bfcaf09600;
    %join;
    %release/reg v0x55bfcaf0a150_0, 0, 3;
    %end;
S_0x55bfcaf0c320 .scope task, "test_power_on_reset" "test_power_on_reset" 3 290, 3 290 0, S_0x55bfcae856d0;
 .timescale -9 -12;
TD_tb_pmu_fsm.test_power_on_reset ;
    %vpi_call/w 3 291 "$display", "\012=== Test 1: Power On Reset ===" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0dd30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0dd30_0, 0, 32;
    %fork TD_tb_pmu_fsm.apply_reset, S_0x55bfcaf09400;
    %join;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfcaf097e0_0, 0, 3;
    %pushi/str "ACTIVE";
    %store/str v0x55bfcaf098e0_0;
    %fork TD_tb_pmu_fsm.check_state, S_0x55bfcaf09600;
    %join;
    %load/vec4 v0x55bfcaf0cda0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x55bfcaf0d170_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x55bfcaf0d6e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_10.48, 6;
    %vpi_call/w 3 296 "$error", "Reset state outputs are incorrect" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0d0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0d0d0_0, 0, 32;
T_10.48 ;
    %end;
S_0x55bfcaf0c500 .scope task, "test_request_priority" "test_request_priority" 3 457, 3 457 0, S_0x55bfcae856d0;
 .timescale -9 -12;
TD_tb_pmu_fsm.test_request_priority ;
    %vpi_call/w 3 458 "$display", "\012=== Test 7: Request Priority ===" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0dd30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0dd30_0, 0, 32;
    %fork TD_tb_pmu_fsm.apply_reset, S_0x55bfcaf09400;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0de70_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfcaf097e0_0, 0, 3;
    %pushi/str "ACTIVE";
    %store/str v0x55bfcaf098e0_0;
    %fork TD_tb_pmu_fsm.check_state, S_0x55bfcaf09600;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0de70_0, 0, 1;
    %end;
S_0x55bfcaf0c6e0 .scope task, "test_sequence_timeout" "test_sequence_timeout" 3 482, 3 482 0, S_0x55bfcae856d0;
 .timescale -9 -12;
TD_tb_pmu_fsm.test_sequence_timeout ;
    %vpi_call/w 3 483 "$display", "\012=== Test 8: Sequence Timeout ===" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0dd30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0dd30_0, 0, 32;
    %fork TD_tb_pmu_fsm.apply_reset, S_0x55bfcaf09400;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d610_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d950_0, 0, 1;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %load/vec4 v0x55bfcaf0cfe0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_12.50, 6;
    %vpi_call/w 3 497 "$error", "Timeout should trigger error signal" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0d0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0d0d0_0, 0, 32;
T_12.50 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfcaf097e0_0, 0, 3;
    %pushi/str "ACTIVE after timeout";
    %store/str v0x55bfcaf098e0_0;
    %fork TD_tb_pmu_fsm.check_state, S_0x55bfcaf09600;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d950_0, 0, 1;
    %end;
S_0x55bfcaf0c8c0 .scope task, "test_sleep_to_off_sequence" "test_sleep_to_off_sequence" 3 390, 3 390 0, S_0x55bfcae856d0;
 .timescale -9 -12;
TD_tb_pmu_fsm.test_sleep_to_off_sequence ;
    %vpi_call/w 3 391 "$display", "\012=== Test 5: SLEEP -> OFF Sequence ===" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0dd30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0dd30_0, 0, 32;
    %fork TD_tb_pmu_fsm.apply_reset, S_0x55bfcaf09400;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d610_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d950_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0d540_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0d540_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55bfcaf097e0_0, 0, 3;
    %pushi/str "OFF_ENT";
    %store/str v0x55bfcaf098e0_0;
    %fork TD_tb_pmu_fsm.check_state, S_0x55bfcaf09600;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55bfcaf09bd0_0, 0, 32;
    %fork TD_tb_pmu_fsm.wait_cycles, S_0x55bfcaf0caa0;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55bfcaf097e0_0, 0, 3;
    %pushi/str "OFF";
    %store/str v0x55bfcaf098e0_0;
    %fork TD_tb_pmu_fsm.check_state, S_0x55bfcaf09600;
    %join;
    %load/vec4 v0x55bfcaf0d6e0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_13.52, 6;
    %vpi_call/w 3 414 "$error", "OFF state - reset_ctrl should be 1" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55bfcaf0d0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55bfcaf0d0d0_0, 0, 32;
T_13.52 ;
    %end;
S_0x55bfcaf0caa0 .scope task, "wait_cycles" "wait_cycles" 3 266, 3 266 0, S_0x55bfcae856d0;
 .timescale -9 -12;
v0x55bfcaf09bd0_0 .var/2s "cycles", 31 0;
TD_tb_pmu_fsm.wait_cycles ;
    %load/vec4 v0x55bfcaf09bd0_0;
T_14.54 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.55, 5;
    %jmp/1 T_14.55, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55bfcae6e1a0;
    %jmp T_14.54;
T_14.55 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55bfcaf08500;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf08a20_0, 0, 1;
    %end;
    .thread T_15, $init;
    .scope S_0x55bfcaf099a0;
T_16 ;
    %wait E_0x55bfcae6a9e0;
    %load/vec4 v0x55bfcaf0afc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x55bfcaf0a8e0_0, 0;
    %assign/vec4 v0x55bfcaf0a820_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x55bfcaf0ae40_0, 0;
    %assign/vec4 v0x55bfcaf0ad80_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x55bfcaf0ab20_0, 0;
    %assign/vec4 v0x55bfcaf0aa60_0, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x55bfcaf0b6a0_0, 0;
    %assign/vec4 v0x55bfcaf0b5e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55bfcaf0a760_0;
    %assign/vec4 v0x55bfcaf0a820_0, 0;
    %load/vec4 v0x55bfcaf0acc0_0;
    %assign/vec4 v0x55bfcaf0ad80_0, 0;
    %load/vec4 v0x55bfcaf0a9a0_0;
    %assign/vec4 v0x55bfcaf0aa60_0, 0;
    %load/vec4 v0x55bfcaf0b520_0;
    %assign/vec4 v0x55bfcaf0b5e0_0, 0;
    %load/vec4 v0x55bfcaf0a820_0;
    %assign/vec4 v0x55bfcaf0a8e0_0, 0;
    %load/vec4 v0x55bfcaf0ad80_0;
    %assign/vec4 v0x55bfcaf0ae40_0, 0;
    %load/vec4 v0x55bfcaf0aa60_0;
    %assign/vec4 v0x55bfcaf0ab20_0, 0;
    %load/vec4 v0x55bfcaf0b5e0_0;
    %assign/vec4 v0x55bfcaf0b6a0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55bfcaf099a0;
T_17 ;
Ewait_0 .event/or E_0x55bfcae6e810, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55bfcaf0b6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55bfcaf0abe0_0, 0, 3;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55bfcaf0ab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55bfcaf0abe0_0, 0, 3;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55bfcaf0ae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55bfcaf0abe0_0, 0, 3;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55bfcaf0a8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bfcaf0abe0_0, 0, 3;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfcaf0abe0_0, 0, 3;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55bfcaf099a0;
T_18 ;
    %wait E_0x55bfcae6a9e0;
    %load/vec4 v0x55bfcaf0afc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bfcaf0a150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bfcaf0b440_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55bfcaf0a420_0;
    %assign/vec4 v0x55bfcaf0a150_0, 0;
    %load/vec4 v0x55bfcaf0a150_0;
    %load/vec4 v0x55bfcaf0a420_0;
    %cmp/ne;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bfcaf0b440_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55bfcaf0b380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x55bfcaf0b440_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55bfcaf0b440_0, 0;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55bfcaf099a0;
T_19 ;
Ewait_1 .event/or E_0x55bfcae6ee20, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55bfcaf0a150_0;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0a360_0, 0, 1;
    %load/vec4 v0x55bfcaf0a150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %jmp T_19.8;
T_19.0 ;
    %load/vec4 v0x55bfcaf0abe0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_19.9, 4;
    %load/vec4 v0x55bfcaf0abe0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %jmp T_19.15;
T_19.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %jmp T_19.15;
T_19.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %jmp T_19.15;
T_19.13 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %jmp T_19.15;
T_19.14 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %jmp T_19.15;
T_19.15 ;
    %pop/vec4 1;
T_19.9 ;
    %jmp T_19.8;
T_19.1 ;
    %load/vec4 v0x55bfcaf0abe0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %jmp T_19.20;
T_19.16 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %jmp T_19.20;
T_19.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %jmp T_19.20;
T_19.18 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %jmp T_19.20;
T_19.20 ;
    %pop/vec4 1;
    %jmp T_19.8;
T_19.2 ;
    %load/vec4 v0x55bfcaf0abe0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %jmp T_19.24;
T_19.21 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %jmp T_19.24;
T_19.22 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %jmp T_19.24;
T_19.24 ;
    %pop/vec4 1;
    %jmp T_19.8;
T_19.3 ;
    %load/vec4 v0x55bfcaf0abe0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_19.25, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
T_19.25 ;
    %jmp T_19.8;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0b380_0, 0, 1;
    %load/vec4 v0x55bfcaf0b440_0;
    %cmpi/u 2, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.27, 5;
    %load/vec4 v0x55bfcaf0b140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.29, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %jmp T_19.30;
T_19.29 ;
    %load/vec4 v0x55bfcaf0b440_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.31, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0a360_0, 0, 1;
T_19.31 ;
T_19.30 ;
T_19.27 ;
    %jmp T_19.8;
T_19.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0b380_0, 0, 1;
    %load/vec4 v0x55bfcaf0b440_0;
    %cmpi/u 5, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.33, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
T_19.33 ;
    %jmp T_19.8;
T_19.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0b380_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x55bfcaf0b440_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55bfcaf0a5c0_0;
    %and;
    %load/vec4 v0x55bfcaf0a0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.35, 8;
    %load/vec4 v0x55bfcaf0b140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.37, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %jmp T_19.38;
T_19.37 ;
    %load/vec4 v0x55bfcaf0b440_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.39, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfcaf0a420_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0a360_0, 0, 1;
T_19.39 ;
T_19.38 ;
T_19.35 ;
    %jmp T_19.8;
T_19.8 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55bfcaf099a0;
T_20 ;
    %wait E_0x55bfcae6a9e0;
    %load/vec4 v0x55bfcaf0afc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bfcaf09ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bfcaf0a500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bfcaf0b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bfcaf0b2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bfcaf0b200_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55bfcaf0a230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bfcaf0af00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bfcaf0a680_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bfcaf09ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bfcaf0a500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bfcaf0b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bfcaf0b2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bfcaf0b200_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55bfcaf0a230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bfcaf0af00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bfcaf0a680_0, 0;
    %load/vec4 v0x55bfcaf0a150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bfcaf0a680_0, 0;
    %jmp T_20.10;
T_20.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bfcaf0a680_0, 0;
    %jmp T_20.10;
T_20.3 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55bfcaf0a680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bfcaf09ff0_0, 0;
    %jmp T_20.10;
T_20.4 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55bfcaf0a680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bfcaf09ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bfcaf0a500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bfcaf0b080_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55bfcaf0a230_0, 0;
    %jmp T_20.10;
T_20.5 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55bfcaf0a680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bfcaf09ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bfcaf0a500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bfcaf0af00_0, 0;
    %jmp T_20.10;
T_20.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55bfcaf0a680_0, 0;
    %load/vec4 v0x55bfcaf0b440_0;
    %cmpi/u 2, 0, 8;
    %flag_get/vec4 5;
    %assign/vec4 v0x55bfcaf0b2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bfcaf0b080_0, 0;
    %jmp T_20.10;
T_20.7 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55bfcaf0a680_0, 0;
    %load/vec4 v0x55bfcaf0b440_0;
    %cmpi/u 2, 0, 8;
    %jmp/0xz  T_20.11, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bfcaf0b2c0_0, 0;
T_20.11 ;
    %jmp T_20.10;
T_20.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bfcaf0a680_0, 0;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x55bfcaf0b440_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55bfcaf0b440_0;
    %cmpi/u 3, 0, 8;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bfcaf0b200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bfcaf0b080_0, 0;
T_20.13 ;
    %load/vec4 v0x55bfcaf0b440_0;
    %cmpi/u 1, 0, 8;
    %flag_get/vec4 5;
    %assign/vec4 v0x55bfcaf0af00_0, 0;
    %jmp T_20.10;
T_20.10 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55bfcae856d0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfcaf0ddd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bfcaf0dd30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bfcaf0d0d0_0, 0, 32;
    %end;
    .thread T_21, $init;
    .scope S_0x55bfcae856d0;
T_22 ;
    %delay 5000, 0;
    %load/vec4 v0x55bfcaf0cce0_0;
    %inv;
    %store/vec4 v0x55bfcaf0cce0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55bfcae856d0;
T_23 ;
    %wait E_0x55bfcae6e1a0;
    %load/vec4 v0x55bfcaf0d7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %alloc S_0x55bfcaf08500;
    %load/obj v0x55bfcaf0dbc0_0;
    %store/obj v0x55bfcaf086e0_0;
    %pushi/str "Auto Check";
    %store/str v0x55bfcaf08e30_0;
    %load/vec4 v0x55bfcaf0a150_0;
    %cast2;
    %store/vec4 v0x55bfcaf08880_0, 0, 3;
    %load/vec4 v0x55bfcaf0cda0_0;
    %cast2;
    %store/vec4 v0x55bfcaf087c0_0, 0, 1;
    %load/vec4 v0x55bfcaf0d170_0;
    %cast2;
    %store/vec4 v0x55bfcaf08b30_0, 0, 1;
    %load/vec4 v0x55bfcaf0d880_0;
    %cast2;
    %store/vec4 v0x55bfcaf08cb0_0, 0, 1;
    %load/vec4 v0x55bfcaf0cf10_0;
    %cast2;
    %store/vec4 v0x55bfcaf08940_0, 0, 2;
    %load/vec4 v0x55bfcaf0d6e0_0;
    %cast2;
    %store/vec4 v0x55bfcaf08bf0_0, 0, 1;
    %callf/void TD_tb_pmu_fsm.PMUScoreBoard.check_state, S_0x55bfcaf08500;
    %free S_0x55bfcaf08500;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55bfcae856d0;
T_24 ;
    %alloc S_0x55bfcaf08ef0;
    %new/cobj C0x55bfcaeb2010;
    %store/obj v0x55bfcaf090a0_0;
    %callf/obj TD_tb_pmu_fsm.PMUScoreBoard.new\x40, S_0x55bfcaf08ef0;
    %load/obj v0x55bfcaf090a0_0;
    %free S_0x55bfcaf08ef0;
    %store/obj v0x55bfcaf0dbc0_0;
    %vpi_call/w 3 543 "$display", "Starting PMU FSM Verification" {0 0 0};
    %vpi_call/w 3 544 "$display", "=============================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0cce0_0, 0, 1;
    %fork TD_tb_pmu_fsm.apply_reset, S_0x55bfcaf09400;
    %join;
    %fork TD_tb_pmu_fsm.test_power_on_reset, S_0x55bfcaf0c320;
    %join;
    %fork TD_tb_pmu_fsm.test_active_to_idle, S_0x55bfcaf0ba60;
    %join;
    %fork TD_tb_pmu_fsm.test_idle_to_active, S_0x55bfcaf0bfb0;
    %join;
    %fork TD_tb_pmu_fsm.test_active_to_sleep_sequence, S_0x55bfcaf0bbf0;
    %join;
    %fork TD_tb_pmu_fsm.test_sleep_to_off_sequence, S_0x55bfcaf0c8c0;
    %join;
    %fork TD_tb_pmu_fsm.test_off_to_active_wakeup, S_0x55bfcaf0c190;
    %join;
    %fork TD_tb_pmu_fsm.test_request_priority, S_0x55bfcaf0c500;
    %join;
    %fork TD_tb_pmu_fsm.test_sequence_timeout, S_0x55bfcaf0c6e0;
    %join;
    %fork TD_tb_pmu_fsm.test_error_conditions, S_0x55bfcaf0bdd0;
    %join;
    %vpi_call/w 3 561 "$display", "\012=== Verification Summary ===" {0 0 0};
    %vpi_call/w 3 562 "$display", "Test cases run: %0d", v0x55bfcaf0dd30_0 {0 0 0};
    %vpi_call/w 3 563 "$display", "Errors found: %0d", v0x55bfcaf0d0d0_0 {0 0 0};
    %alloc S_0x55bfcaf09160;
    %load/obj v0x55bfcaf0dbc0_0;
    %store/obj v0x55bfcaf09340_0;
    %callf/void TD_tb_pmu_fsm.PMUScoreBoard.report, S_0x55bfcaf09160;
    %free S_0x55bfcaf09160;
    %load/vec4 v0x55bfcaf0d0d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %vpi_call/w 3 573 "$display", "*** TEST PASSED ***" {0 0 0};
    %jmp T_24.1;
T_24.0 ;
    %vpi_call/w 3 575 "$display", "*** TEST FAILED ***" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfcaf0ddd0_0, 0, 1;
T_24.1 ;
    %vpi_call/w 3 579 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x55bfcae856d0;
T_25 ;
    %vpi_call/w 3 587 "$dumpfile", "verify/pmu_fsm_verification.vcd" {0 0 0};
    %vpi_call/w 3 588 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bfcae856d0 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x55bfcae856d0;
T_26 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 597 "$display", "Test timeout - simulation took too long" {0 0 0};
    %vpi_call/w 3 598 "$finish" {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "verify/tb_pmu_fsm.sv";
    "rtl/pmu_fsm.sv";
