<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4578" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4578{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4578{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4578{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4578{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_4578{left:424px;bottom:998px;letter-spacing:-0.15px;}
#t6_4578{left:424px;bottom:976px;letter-spacing:-0.12px;}
#t7_4578{left:424px;bottom:959px;letter-spacing:-0.11px;}
#t8_4578{left:424px;bottom:938px;letter-spacing:-0.12px;}
#t9_4578{left:424px;bottom:917px;letter-spacing:-0.11px;}
#ta_4578{left:424px;bottom:895px;letter-spacing:-0.12px;}
#tb_4578{left:424px;bottom:874px;letter-spacing:-0.11px;}
#tc_4578{left:424px;bottom:852px;letter-spacing:-0.12px;}
#td_4578{left:424px;bottom:836px;letter-spacing:-0.11px;}
#te_4578{left:424px;bottom:819px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#tf_4578{left:424px;bottom:802px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tg_4578{left:78px;bottom:778px;letter-spacing:-0.19px;}
#th_4578{left:136px;bottom:778px;letter-spacing:-0.16px;}
#ti_4578{left:189px;bottom:778px;letter-spacing:-0.15px;}
#tj_4578{left:424px;bottom:778px;letter-spacing:-0.12px;}
#tk_4578{left:689px;bottom:778px;letter-spacing:-0.12px;}
#tl_4578{left:189px;bottom:753px;letter-spacing:-0.12px;}
#tm_4578{left:424px;bottom:753px;letter-spacing:-0.12px;}
#tn_4578{left:189px;bottom:729px;letter-spacing:-0.14px;}
#to_4578{left:424px;bottom:729px;letter-spacing:-0.1px;}
#tp_4578{left:424px;bottom:712px;letter-spacing:-0.13px;}
#tq_4578{left:424px;bottom:695px;letter-spacing:-0.12px;word-spacing:-0.86px;}
#tr_4578{left:424px;bottom:678px;letter-spacing:-0.12px;}
#ts_4578{left:424px;bottom:661px;letter-spacing:-0.12px;}
#tt_4578{left:189px;bottom:637px;letter-spacing:-0.15px;}
#tu_4578{left:424px;bottom:637px;letter-spacing:-0.11px;}
#tv_4578{left:424px;bottom:620px;letter-spacing:-0.12px;}
#tw_4578{left:424px;bottom:603px;letter-spacing:-0.12px;}
#tx_4578{left:424px;bottom:587px;letter-spacing:-0.12px;}
#ty_4578{left:189px;bottom:562px;letter-spacing:-0.15px;}
#tz_4578{left:424px;bottom:562px;letter-spacing:-0.11px;}
#t10_4578{left:78px;bottom:538px;letter-spacing:-0.19px;}
#t11_4578{left:136px;bottom:538px;letter-spacing:-0.16px;}
#t12_4578{left:189px;bottom:538px;letter-spacing:-0.15px;}
#t13_4578{left:424px;bottom:538px;letter-spacing:-0.13px;}
#t14_4578{left:689px;bottom:538px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t15_4578{left:189px;bottom:513px;letter-spacing:-0.12px;}
#t16_4578{left:424px;bottom:513px;letter-spacing:-0.12px;}
#t17_4578{left:189px;bottom:489px;letter-spacing:-0.15px;}
#t18_4578{left:424px;bottom:489px;letter-spacing:-0.12px;}
#t19_4578{left:424px;bottom:472px;letter-spacing:-0.12px;}
#t1a_4578{left:424px;bottom:455px;letter-spacing:-0.11px;}
#t1b_4578{left:189px;bottom:431px;letter-spacing:-0.15px;}
#t1c_4578{left:424px;bottom:431px;letter-spacing:-0.11px;}
#t1d_4578{left:78px;bottom:406px;letter-spacing:-0.18px;}
#t1e_4578{left:137px;bottom:406px;letter-spacing:-0.17px;}
#t1f_4578{left:189px;bottom:406px;letter-spacing:-0.15px;}
#t1g_4578{left:424px;bottom:406px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_4578{left:689px;bottom:406px;letter-spacing:-0.06px;}
#t1i_4578{left:689px;bottom:389px;letter-spacing:-0.14px;}
#t1j_4578{left:189px;bottom:365px;letter-spacing:-0.13px;}
#t1k_4578{left:424px;bottom:365px;letter-spacing:-0.11px;}
#t1l_4578{left:424px;bottom:344px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t1m_4578{left:78px;bottom:319px;letter-spacing:-0.19px;}
#t1n_4578{left:136px;bottom:319px;letter-spacing:-0.17px;}
#t1o_4578{left:189px;bottom:319px;letter-spacing:-0.14px;}
#t1p_4578{left:424px;bottom:319px;letter-spacing:-0.12px;}
#t1q_4578{left:689px;bottom:319px;letter-spacing:-0.06px;}
#t1r_4578{left:689px;bottom:302px;letter-spacing:-0.14px;}
#t1s_4578{left:189px;bottom:278px;letter-spacing:-0.11px;}
#t1t_4578{left:424px;bottom:278px;letter-spacing:-0.15px;}
#t1u_4578{left:424px;bottom:257px;letter-spacing:-0.11px;}
#t1v_4578{left:78px;bottom:232px;letter-spacing:-0.17px;}
#t1w_4578{left:137px;bottom:232px;letter-spacing:-0.15px;}
#t1x_4578{left:189px;bottom:232px;letter-spacing:-0.14px;}
#t1y_4578{left:424px;bottom:232px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1z_4578{left:689px;bottom:232px;letter-spacing:-0.06px;}
#t20_4578{left:689px;bottom:215px;letter-spacing:-0.14px;}
#t21_4578{left:189px;bottom:191px;}
#t22_4578{left:424px;bottom:191px;letter-spacing:-0.15px;}
#t23_4578{left:424px;bottom:169px;letter-spacing:-0.11px;}
#t24_4578{left:189px;bottom:145px;letter-spacing:-0.14px;}
#t25_4578{left:424px;bottom:145px;letter-spacing:-0.12px;}
#t26_4578{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t27_4578{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t28_4578{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t29_4578{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2a_4578{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2b_4578{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2c_4578{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2d_4578{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2e_4578{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2f_4578{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4578{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4578{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4578{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4578{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4578{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4578" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4578Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4578" style="-webkit-user-select: none;"><object width="935" height="1210" data="4578/4578.svg" type="image/svg+xml" id="pdf4578" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4578" class="t s1_4578">2-56 </span><span id="t2_4578" class="t s1_4578">Vol. 4 </span>
<span id="t3_4578" class="t s2_4578">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4578" class="t s3_4578">63:48 </span><span id="t5_4578" class="t s3_4578">MK_TME_CRYPTO_ALGS </span>
<span id="t6_4578" class="t s3_4578">Reserved if TME-MK is not enumerated, </span>
<span id="t7_4578" class="t s3_4578">otherwise: </span>
<span id="t8_4578" class="t s3_4578">Bit 48: AES-XTS 128. </span>
<span id="t9_4578" class="t s3_4578">Bit 49: AES-XTS 128 with integrity. </span>
<span id="ta_4578" class="t s3_4578">Bit 50: AES-XTS 256. </span>
<span id="tb_4578" class="t s3_4578">Bit 63:51: Reserved (#GP) </span>
<span id="tc_4578" class="t s3_4578">Bitmask for BIOS to set which encryption </span>
<span id="td_4578" class="t s3_4578">algorithms are allowed for TME-MK, would </span>
<span id="te_4578" class="t s3_4578">be later enforced by the key loading ISA (‘1 </span>
<span id="tf_4578" class="t s3_4578">= allowed). </span>
<span id="tg_4578" class="t s3_4578">983H </span><span id="th_4578" class="t s3_4578">2435 </span><span id="ti_4578" class="t s3_4578">IA32_TME_EXCLUDE_MASK </span><span id="tj_4578" class="t s3_4578">Memory Encryption Exclude Mask </span><span id="tk_4578" class="t s3_4578">If CPUID.07H:ECX.[13] = 1 </span>
<span id="tl_4578" class="t s3_4578">10:0 </span><span id="tm_4578" class="t s3_4578">Reserved. </span>
<span id="tn_4578" class="t s3_4578">11 </span><span id="to_4578" class="t s3_4578">Enable: When set to ‘1’, then </span>
<span id="tp_4578" class="t s3_4578">TME_EXCLUDE_BASE and </span>
<span id="tq_4578" class="t s3_4578">TME_EXCLUDE_MASK are used to define an </span>
<span id="tr_4578" class="t s3_4578">exclusion region for TME/TME-MK (for </span>
<span id="ts_4578" class="t s3_4578">KeyID=0). </span>
<span id="tt_4578" class="t s3_4578">MAXPHYSADDR-1:12 </span><span id="tu_4578" class="t s3_4578">TMEEMASK: This field indicates the bits </span>
<span id="tv_4578" class="t s3_4578">that must match TMEEBASE in order to </span>
<span id="tw_4578" class="t s3_4578">qualify as a TME/TME-MK (for KeyID=0) </span>
<span id="tx_4578" class="t s3_4578">exclusion memory range access. </span>
<span id="ty_4578" class="t s3_4578">63:MAXPHYSADDR </span><span id="tz_4578" class="t s3_4578">Reserved; must be zero. </span>
<span id="t10_4578" class="t s3_4578">984H </span><span id="t11_4578" class="t s3_4578">2436 </span><span id="t12_4578" class="t s3_4578">IA32_TME_EXCLUDE_BASE </span><span id="t13_4578" class="t s3_4578">Memory Encryption Exclude Base </span><span id="t14_4578" class="t s3_4578">IF CPUID.07H:ECX.[13] = 1 </span>
<span id="t15_4578" class="t s3_4578">11:0 </span><span id="t16_4578" class="t s3_4578">Reserved. </span>
<span id="t17_4578" class="t s3_4578">MAXPHYSADDR-1:12 </span><span id="t18_4578" class="t s3_4578">TMEEBASE: Base physical address to be </span>
<span id="t19_4578" class="t s3_4578">excluded for TME/TME-MK (for KeyID=0) </span>
<span id="t1a_4578" class="t s3_4578">encryption. </span>
<span id="t1b_4578" class="t s3_4578">63:MAXPHYSADDR </span><span id="t1c_4578" class="t s3_4578">Reserved; must be zero. </span>
<span id="t1d_4578" class="t s3_4578">985H </span><span id="t1e_4578" class="t s3_4578">2437 </span><span id="t1f_4578" class="t s3_4578">IA32_UINTR_RR </span><span id="t1g_4578" class="t s3_4578">User Interrupt Request Register (R/W) </span><span id="t1h_4578" class="t s3_4578">IF </span>
<span id="t1i_4578" class="t s3_4578">CPUID.07H.01H:EDX[13]=1 </span>
<span id="t1j_4578" class="t s3_4578">63:0 </span><span id="t1k_4578" class="t s3_4578">UIRR </span>
<span id="t1l_4578" class="t s3_4578">Bitmap of requested user interrupt vectors. </span>
<span id="t1m_4578" class="t s3_4578">986H </span><span id="t1n_4578" class="t s3_4578">2438 </span><span id="t1o_4578" class="t s3_4578">IA32_UINTR_HANDLER </span><span id="t1p_4578" class="t s3_4578">User Interrupt Handler Address (R/W) </span><span id="t1q_4578" class="t s3_4578">IF </span>
<span id="t1r_4578" class="t s3_4578">CPUID.07H.01H:EDX[13]=1 </span>
<span id="t1s_4578" class="t s3_4578">63:0 </span><span id="t1t_4578" class="t s3_4578">UIHANDLER </span>
<span id="t1u_4578" class="t s3_4578">User interrupt handler linear address. </span>
<span id="t1v_4578" class="t s3_4578">987H </span><span id="t1w_4578" class="t s3_4578">2439 </span><span id="t1x_4578" class="t s3_4578">IA32_UINTR_STACKADJUST </span><span id="t1y_4578" class="t s3_4578">User Interrupt Stack Adjustment (R/W) </span><span id="t1z_4578" class="t s3_4578">IF </span>
<span id="t20_4578" class="t s3_4578">CPUID.07H.01H:EDX[13]=1 </span>
<span id="t21_4578" class="t s3_4578">0 </span><span id="t22_4578" class="t s3_4578">LOAD_RSP </span>
<span id="t23_4578" class="t s3_4578">User interrupt stack mode. </span>
<span id="t24_4578" class="t s3_4578">2:1 </span><span id="t25_4578" class="t s3_4578">Reserved. </span>
<span id="t26_4578" class="t s4_4578">Table 2-2. </span><span id="t27_4578" class="t s4_4578">IA-32 Architectural MSRs (Contd.) </span>
<span id="t28_4578" class="t s5_4578">Register </span>
<span id="t29_4578" class="t s5_4578">Address </span>
<span id="t2a_4578" class="t s5_4578">Architectural MSR Name / Bit Fields </span>
<span id="t2b_4578" class="t s5_4578">(Former MSR Name) </span><span id="t2c_4578" class="t s5_4578">MSR/Bit Description </span><span id="t2d_4578" class="t s5_4578">Comment </span>
<span id="t2e_4578" class="t s5_4578">Hex </span><span id="t2f_4578" class="t s5_4578">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
