<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Instruction operand sub-components (aka “parts”): definitions and printing."><title>cranelift_codegen::isa::x64::args - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../static.files/rustdoc-6c3ea77c.css"><meta name="rustdoc-vars" data-root-path="../../../../" data-static-root-path="../../../../static.files/" data-current-crate="cranelift_codegen" data-themes="" data-resource-suffix="" data-rustdoc-version="1.86.0 (05f9846f8 2025-03-31)" data-channel="1.86.0" data-search-js="search-581efc7a.js" data-settings-js="settings-6dad6058.js" ><script src="../../../../static.files/storage-3a5871a4.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../../static.files/main-4d63596a.js"></script><noscript><link rel="stylesheet" href="../../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../../cranelift_codegen/index.html">cranelift_<wbr>codegen</a><span class="version">0.112.3</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module args</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#traits" title="Traits">Traits</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In cranelift_<wbr>codegen::<wbr>isa::<wbr>x64</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../../index.html">cranelift_codegen</a>::<wbr><a href="../../index.html">isa</a>::<wbr><a href="../index.html">x64</a></div><h1>Module <span>args</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../../src/cranelift_codegen/isa/x64/inst/args.rs.html#1-2318">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Instruction operand sub-components (aka “parts”): definitions and printing.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.Gpr.html" title="struct cranelift_codegen::isa::x64::args::Gpr">Gpr</a></dt><dd>A newtype wrapper around <code>Reg</code>.</dd><dt><a class="struct" href="struct.GprMem.html" title="struct cranelift_codegen::isa::x64::args::GprMem">GprMem</a></dt><dd>A newtype wrapper around <code>RegMem</code> for general-purpose registers.</dd><dt><a class="struct" href="struct.GprMemImm.html" title="struct cranelift_codegen::isa::x64::args::GprMemImm">GprMem<wbr>Imm</a></dt><dd>A newtype wrapper around <code>RegMemImm</code>.</dd><dt><a class="struct" href="struct.Imm8Gpr.html" title="struct cranelift_codegen::isa::x64::args::Imm8Gpr">Imm8Gpr</a></dt><dd>A newtype wrapper around <code>Imm8Reg</code>.</dd><dt><a class="struct" href="struct.Imm8Xmm.html" title="struct cranelift_codegen::isa::x64::args::Imm8Xmm">Imm8Xmm</a></dt><dd>A newtype wrapper around <code>Imm8Reg</code>.</dd><dt><a class="struct" href="struct.Xmm.html" title="struct cranelift_codegen::isa::x64::args::Xmm">Xmm</a></dt><dd>A newtype wrapper around <code>Reg</code>.</dd><dt><a class="struct" href="struct.XmmMem.html" title="struct cranelift_codegen::isa::x64::args::XmmMem">XmmMem</a></dt><dd>A newtype wrapper around <code>RegMem</code> for general-purpose registers.</dd><dt><a class="struct" href="struct.XmmMemAligned.html" title="struct cranelift_codegen::isa::x64::args::XmmMemAligned">XmmMem<wbr>Aligned</a></dt><dd>A newtype wrapper around <code>RegMem</code> for general-purpose registers.</dd><dt><a class="struct" href="struct.XmmMemAlignedImm.html" title="struct cranelift_codegen::isa::x64::args::XmmMemAlignedImm">XmmMem<wbr>Aligned<wbr>Imm</a></dt><dd>A newtype wrapper around <code>RegMemImm</code>.</dd><dt><a class="struct" href="struct.XmmMemImm.html" title="struct cranelift_codegen::isa::x64::args::XmmMemImm">XmmMem<wbr>Imm</a></dt><dd>A newtype wrapper around <code>RegMemImm</code>.</dd></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><dl class="item-table"><dt><a class="enum" href="enum.AluRmROpcode.html" title="enum cranelift_codegen::isa::x64::args::AluRmROpcode">AluRmR<wbr>Opcode</a></dt><dd>Internal type AluRmROpcode: defined at src/isa/x64/inst.isle line 774.</dd><dt><a class="enum" href="enum.AluRmiROpcode.html" title="enum cranelift_codegen::isa::x64::args::AluRmiROpcode">AluRmiR<wbr>Opcode</a></dt><dd>Some basic ALU operations.</dd><dt><a class="enum" href="enum.Amode.html" title="enum cranelift_codegen::isa::x64::args::Amode">Amode</a></dt><dd>Internal type Amode: defined at src/isa/x64/inst.isle line 1040.</dd><dt><a class="enum" href="enum.Avx512Opcode.html" title="enum cranelift_codegen::isa::x64::args::Avx512Opcode">Avx512<wbr>Opcode</a></dt><dd>Internal type Avx512Opcode: defined at src/isa/x64/inst.isle line 1437.</dd><dt><a class="enum" href="enum.Avx512TupleType.html" title="enum cranelift_codegen::isa::x64::args::Avx512TupleType">Avx512<wbr>Tuple<wbr>Type</a></dt><dt><a class="enum" href="enum.AvxOpcode.html" title="enum cranelift_codegen::isa::x64::args::AvxOpcode">AvxOpcode</a></dt><dd>Internal type AvxOpcode: defined at src/isa/x64/inst.isle line 1226.</dd><dt><a class="enum" href="enum.CC.html" title="enum cranelift_codegen::isa::x64::args::CC">CC</a></dt><dd>These indicate condition code tests.  Not all are represented since not all are useful in
compiler-generated code.</dd><dt><a class="enum" href="enum.CmpOpcode.html" title="enum cranelift_codegen::isa::x64::args::CmpOpcode">CmpOpcode</a></dt><dd>Comparison operations.</dd><dt><a class="enum" href="enum.DivSignedness.html" title="enum cranelift_codegen::isa::x64::args::DivSignedness">DivSignedness</a></dt><dd>Internal type DivSignedness: defined at src/isa/x64/inst.isle line 736.</dd><dt><a class="enum" href="enum.ExtKind.html" title="enum cranelift_codegen::isa::x64::args::ExtKind">ExtKind</a></dt><dd>This defines the ways a value can be extended: either signed- or zero-extension, or none for
types that are not extended. Contrast with <a href="enum.ExtMode.html" title="enum cranelift_codegen::isa::x64::args::ExtMode">ExtMode</a>, which defines the widths from and to which
values can be extended.</dd><dt><a class="enum" href="enum.ExtMode.html" title="enum cranelift_codegen::isa::x64::args::ExtMode">ExtMode</a></dt><dd>These indicate ways of extending (widening) a value, using the Intel
naming: B(yte) = u8, W(ord) = u16, L(ong)word = u32, Q(uad)word = u64</dd><dt><a class="enum" href="enum.FcmpImm.html" title="enum cranelift_codegen::isa::x64::args::FcmpImm">FcmpImm</a></dt><dd>Encode the ways that floats can be compared. This is used in float comparisons such as <code>cmpps</code>,
e.g.; it is distinguished from other float comparisons (e.g. <code>ucomiss</code>) in that those use EFLAGS
whereas <a href="enum.FcmpImm.html" title="enum cranelift_codegen::isa::x64::args::FcmpImm">FcmpImm</a> is used as an immediate.</dd><dt><a class="enum" href="enum.FenceKind.html" title="enum cranelift_codegen::isa::x64::args::FenceKind">Fence<wbr>Kind</a></dt><dd>An x64 memory fence kind.</dd><dt><a class="enum" href="enum.Imm8Reg.html" title="enum cranelift_codegen::isa::x64::args::Imm8Reg">Imm8Reg</a></dt><dd>An operand which is either an 8-bit integer immediate or a register.</dd><dt><a class="enum" href="enum.OperandSize.html" title="enum cranelift_codegen::isa::x64::args::OperandSize">Operand<wbr>Size</a></dt><dd>An operand’s size in bits.</dd><dt><a class="enum" href="enum.RegMem.html" title="enum cranelift_codegen::isa::x64::args::RegMem">RegMem</a></dt><dd>An operand which is either an integer Register or a value in Memory.  This can denote an 8, 16,
32, 64, or 128 bit value.</dd><dt><a class="enum" href="enum.RegMemImm.html" title="enum cranelift_codegen::isa::x64::args::RegMemImm">RegMem<wbr>Imm</a></dt><dd>An operand which is either an integer Register, a value in Memory or an Immediate.  This can
denote an 8, 16, 32 or 64 bit value.  For the Immediate form, in the 8- and 16-bit case, only
the lower 8 or 16 bits of <code>simm32</code> is relevant.  In the 64-bit case, the value denoted by
<code>simm32</code> is its sign-extension out to 64 bits.</dd><dt><a class="enum" href="enum.RoundImm.html" title="enum cranelift_codegen::isa::x64::args::RoundImm">Round<wbr>Imm</a></dt><dd>Encode the rounding modes used as part of the Rounding Control field.
Note, these rounding immediates only consider the rounding control field
(i.e. the rounding mode) which only take up the first two bits when encoded.
However the rounding immediate which this field helps make up, also includes
bits 3 and 4 which define the rounding select and precision mask respectively.
These two bits are not defined here and are implicitly set to zero when encoded.</dd><dt><a class="enum" href="enum.ShiftKind.html" title="enum cranelift_codegen::isa::x64::args::ShiftKind">Shift<wbr>Kind</a></dt><dd>These indicate the form of a scalar shift/rotate: left, signed right, unsigned right.</dd><dt><a class="enum" href="enum.SseOpcode.html" title="enum cranelift_codegen::isa::x64::args::SseOpcode">SseOpcode</a></dt><dd>Some SSE operations requiring 2 operands r/m and r.</dd><dt><a class="enum" href="enum.SyntheticAmode.html" title="enum cranelift_codegen::isa::x64::args::SyntheticAmode">Synthetic<wbr>Amode</a></dt><dd>A Memory Address. These denote a 64-bit value only.
Used for usual addressing modes as well as addressing modes used during compilation, when the
moving SP offset is not known.</dd><dt><a class="enum" href="enum.UnaryRmRImmVexOpcode.html" title="enum cranelift_codegen::isa::x64::args::UnaryRmRImmVexOpcode">Unary<wbr>RmRImm<wbr>VexOpcode</a></dt><dd>Internal type UnaryRmRImmVexOpcode: defined at src/isa/x64/inst.isle line 793.</dd><dt><a class="enum" href="enum.UnaryRmROpcode.html" title="enum cranelift_codegen::isa::x64::args::UnaryRmROpcode">Unary<wbr>RmROpcode</a></dt><dd>Unary operations requiring register or memory and register operands.</dd><dt><a class="enum" href="enum.UnaryRmRVexOpcode.html" title="enum cranelift_codegen::isa::x64::args::UnaryRmRVexOpcode">Unary<wbr>RmRVex<wbr>Opcode</a></dt><dd>Internal type UnaryRmRVexOpcode: defined at src/isa/x64/inst.isle line 788.</dd></dl><h2 id="traits" class="section-header">Traits<a href="#traits" class="anchor">§</a></h2><dl class="item-table"><dt><a class="trait" href="trait.FromWritableReg.html" title="trait cranelift_codegen::isa::x64::args::FromWritableReg">From<wbr>Writable<wbr>Reg</a></dt><dd>An extension trait for converting <code>Writable&lt;Reg&gt;</code> to <code>Writable{Xmm,Gpr}</code>.</dd><dt><a class="trait" href="trait.ToWritableReg.html" title="trait cranelift_codegen::isa::x64::args::ToWritableReg">ToWritable<wbr>Reg</a></dt><dd>An extension trait for converting <code>Writable{Xmm,Gpr}</code> to <code>Writable&lt;Reg&gt;</code>.</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><dl class="item-table"><dt><a class="type" href="type.OptionWritableGpr.html" title="type cranelift_codegen::isa::x64::args::OptionWritableGpr">Option<wbr>Writable<wbr>Gpr</a></dt><dd>Optional writable Gpr.</dd><dt><a class="type" href="type.OptionWritableXmm.html" title="type cranelift_codegen::isa::x64::args::OptionWritableXmm">Option<wbr>Writable<wbr>Xmm</a></dt><dd>Optional writable Gpr.</dd><dt><a class="type" href="type.WritableGpr.html" title="type cranelift_codegen::isa::x64::args::WritableGpr">Writable<wbr>Gpr</a></dt><dd>Writable Gpr.</dd><dt><a class="type" href="type.WritableXmm.html" title="type cranelift_codegen::isa::x64::args::WritableXmm">Writable<wbr>Xmm</a></dt><dd>Writable Gpr.</dd></dl></section></div></main></body></html>