// Seed: 289494121
`define pp_6 0
`resetall `resetall `timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output id_4,
    output id_5
);
  reg id_6;
  always @(1 or id_2) begin
    #1 id_6 = (1'b0 + id_6);
    id_5 <= "";
    id_5 <= id_6;
    id_3 <= 1;
  end
  always @(negedge 1'b0) begin
    if (1) id_4 = id_1;
  end
endmodule
