// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module TopPL_dataflow_in_loop_VITIS_LOOP_172_2 (
        send_fifo_0_dout,
        send_fifo_0_empty_n,
        send_fifo_0_read,
        sweep_tx0_0_TDATA,
        sweep_tx0_0_TKEEP,
        sweep_tx0_0_TSTRB,
        sweep_tx0_0_TLAST,
        send_fifo_1_dout,
        send_fifo_1_empty_n,
        send_fifo_1_read,
        sweep_tx0_1_TDATA,
        sweep_tx0_1_TKEEP,
        sweep_tx0_1_TSTRB,
        sweep_tx0_1_TLAST,
        ap_clk,
        ap_rst,
        sweep_tx0_0_TVALID,
        sweep_tx0_0_TREADY,
        ap_start,
        ap_done,
        sweep_tx0_1_TVALID,
        sweep_tx0_1_TREADY,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [127:0] send_fifo_0_dout;
input   send_fifo_0_empty_n;
output   send_fifo_0_read;
output  [127:0] sweep_tx0_0_TDATA;
output  [15:0] sweep_tx0_0_TKEEP;
output  [15:0] sweep_tx0_0_TSTRB;
output  [0:0] sweep_tx0_0_TLAST;
input  [127:0] send_fifo_1_dout;
input   send_fifo_1_empty_n;
output   send_fifo_1_read;
output  [127:0] sweep_tx0_1_TDATA;
output  [15:0] sweep_tx0_1_TKEEP;
output  [15:0] sweep_tx0_1_TSTRB;
output  [0:0] sweep_tx0_1_TLAST;
input   ap_clk;
input   ap_rst;
output   sweep_tx0_0_TVALID;
input   sweep_tx0_0_TREADY;
input   ap_start;
output   ap_done;
output   sweep_tx0_1_TVALID;
input   sweep_tx0_1_TREADY;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    send2AIE_U0_ap_start;
wire    send2AIE_U0_ap_done;
wire    send2AIE_U0_ap_continue;
wire    send2AIE_U0_ap_idle;
wire    send2AIE_U0_ap_ready;
wire    send2AIE_U0_send_fifo_0_read;
wire   [127:0] send2AIE_U0_sweep_tx0_0_TDATA;
wire    send2AIE_U0_sweep_tx0_0_TVALID;
wire   [15:0] send2AIE_U0_sweep_tx0_0_TKEEP;
wire   [15:0] send2AIE_U0_sweep_tx0_0_TSTRB;
wire   [0:0] send2AIE_U0_sweep_tx0_0_TLAST;
wire    ap_sync_continue;
wire    send2AIE_2_U0_ap_start;
wire    send2AIE_2_U0_ap_done;
wire    send2AIE_2_U0_ap_continue;
wire    send2AIE_2_U0_ap_idle;
wire    send2AIE_2_U0_ap_ready;
wire    send2AIE_2_U0_send_fifo_1_read;
wire   [127:0] send2AIE_2_U0_sweep_tx0_1_TDATA;
wire    send2AIE_2_U0_sweep_tx0_1_TVALID;
wire   [15:0] send2AIE_2_U0_sweep_tx0_1_TKEEP;
wire   [15:0] send2AIE_2_U0_sweep_tx0_1_TSTRB;
wire   [0:0] send2AIE_2_U0_sweep_tx0_1_TLAST;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_send2AIE_U0_ap_ready;
wire    ap_sync_send2AIE_U0_ap_ready;
reg    ap_sync_reg_send2AIE_2_U0_ap_ready;
wire    ap_sync_send2AIE_2_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_send2AIE_U0_ap_ready = 1'b0;
#0 ap_sync_reg_send2AIE_2_U0_ap_ready = 1'b0;
end

TopPL_send2AIE send2AIE_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(send2AIE_U0_ap_start),
    .ap_done(send2AIE_U0_ap_done),
    .ap_continue(send2AIE_U0_ap_continue),
    .ap_idle(send2AIE_U0_ap_idle),
    .ap_ready(send2AIE_U0_ap_ready),
    .send_fifo_0_dout(send_fifo_0_dout),
    .send_fifo_0_num_data_valid(10'd0),
    .send_fifo_0_fifo_cap(10'd0),
    .send_fifo_0_empty_n(send_fifo_0_empty_n),
    .send_fifo_0_read(send2AIE_U0_send_fifo_0_read),
    .sweep_tx0_0_TDATA(send2AIE_U0_sweep_tx0_0_TDATA),
    .sweep_tx0_0_TVALID(send2AIE_U0_sweep_tx0_0_TVALID),
    .sweep_tx0_0_TREADY(sweep_tx0_0_TREADY),
    .sweep_tx0_0_TKEEP(send2AIE_U0_sweep_tx0_0_TKEEP),
    .sweep_tx0_0_TSTRB(send2AIE_U0_sweep_tx0_0_TSTRB),
    .sweep_tx0_0_TLAST(send2AIE_U0_sweep_tx0_0_TLAST)
);

TopPL_send2AIE_2 send2AIE_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(send2AIE_2_U0_ap_start),
    .ap_done(send2AIE_2_U0_ap_done),
    .ap_continue(send2AIE_2_U0_ap_continue),
    .ap_idle(send2AIE_2_U0_ap_idle),
    .ap_ready(send2AIE_2_U0_ap_ready),
    .send_fifo_1_dout(send_fifo_1_dout),
    .send_fifo_1_num_data_valid(10'd0),
    .send_fifo_1_fifo_cap(10'd0),
    .send_fifo_1_empty_n(send_fifo_1_empty_n),
    .send_fifo_1_read(send2AIE_2_U0_send_fifo_1_read),
    .sweep_tx0_1_TDATA(send2AIE_2_U0_sweep_tx0_1_TDATA),
    .sweep_tx0_1_TVALID(send2AIE_2_U0_sweep_tx0_1_TVALID),
    .sweep_tx0_1_TREADY(sweep_tx0_1_TREADY),
    .sweep_tx0_1_TKEEP(send2AIE_2_U0_sweep_tx0_1_TKEEP),
    .sweep_tx0_1_TSTRB(send2AIE_2_U0_sweep_tx0_1_TSTRB),
    .sweep_tx0_1_TLAST(send2AIE_2_U0_sweep_tx0_1_TLAST)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_send2AIE_2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_send2AIE_2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_send2AIE_2_U0_ap_ready <= ap_sync_send2AIE_2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_send2AIE_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_send2AIE_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_send2AIE_U0_ap_ready <= ap_sync_send2AIE_U0_ap_ready;
        end
    end
end

assign ap_done = ap_sync_done;

assign ap_idle = (send2AIE_U0_ap_idle & send2AIE_2_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (send2AIE_U0_ap_done & send2AIE_2_U0_ap_done);

assign ap_sync_ready = (ap_sync_send2AIE_U0_ap_ready & ap_sync_send2AIE_2_U0_ap_ready);

assign ap_sync_send2AIE_2_U0_ap_ready = (send2AIE_2_U0_ap_ready | ap_sync_reg_send2AIE_2_U0_ap_ready);

assign ap_sync_send2AIE_U0_ap_ready = (send2AIE_U0_ap_ready | ap_sync_reg_send2AIE_U0_ap_ready);

assign send2AIE_2_U0_ap_continue = ap_sync_continue;

assign send2AIE_2_U0_ap_start = ((ap_sync_reg_send2AIE_2_U0_ap_ready ^ 1'b1) & ap_start);

assign send2AIE_U0_ap_continue = ap_sync_continue;

assign send2AIE_U0_ap_start = ((ap_sync_reg_send2AIE_U0_ap_ready ^ 1'b1) & ap_start);

assign send_fifo_0_read = send2AIE_U0_send_fifo_0_read;

assign send_fifo_1_read = send2AIE_2_U0_send_fifo_1_read;

assign sweep_tx0_0_TDATA = send2AIE_U0_sweep_tx0_0_TDATA;

assign sweep_tx0_0_TKEEP = send2AIE_U0_sweep_tx0_0_TKEEP;

assign sweep_tx0_0_TLAST = send2AIE_U0_sweep_tx0_0_TLAST;

assign sweep_tx0_0_TSTRB = send2AIE_U0_sweep_tx0_0_TSTRB;

assign sweep_tx0_0_TVALID = send2AIE_U0_sweep_tx0_0_TVALID;

assign sweep_tx0_1_TDATA = send2AIE_2_U0_sweep_tx0_1_TDATA;

assign sweep_tx0_1_TKEEP = send2AIE_2_U0_sweep_tx0_1_TKEEP;

assign sweep_tx0_1_TLAST = send2AIE_2_U0_sweep_tx0_1_TLAST;

assign sweep_tx0_1_TSTRB = send2AIE_2_U0_sweep_tx0_1_TSTRB;

assign sweep_tx0_1_TVALID = send2AIE_2_U0_sweep_tx0_1_TVALID;

endmodule //TopPL_dataflow_in_loop_VITIS_LOOP_172_2
