// Seed: 1656717809
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  wire id_7;
endmodule
module module_0 #(
    parameter id_1 = 32'd86
) (
    input supply1 id_0,
    input wand _id_1,
    output wor id_2
);
  logic [{ module_1 #  (  .  id_1  (  -1  )  )  ,  1  -  -1  } : 1 'b0 -  1] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_2 = id_1;
endmodule
