Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\leahy\Documents\TEC\II-SEM-2021\SistemasEmbebidos\Proyecto-2-Embebidos\cpu\system.qsys --block-symbol-file --output-directory=C:\Users\leahy\Documents\TEC\II-SEM-2021\SistemasEmbebidos\Proyecto-2-Embebidos\cpu\system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading cpu/system.qsys
Progress: Reading input file
Progress: Adding BT_INC [altera_avalon_pio 20.1]
Progress: Parameterizing module BT_INC
Progress: Adding BT_MODE [altera_avalon_pio 20.1]
Progress: Parameterizing module BT_MODE
Progress: Adding BT_SEL [altera_avalon_pio 20.1]
Progress: Parameterizing module BT_SEL
Progress: Adding CLK [clock_source 20.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 20.1]
Progress: Parameterizing module CPU
Progress: Adding LEDS [altera_avalon_pio 20.1]
Progress: Parameterizing module LEDS
Progress: Adding RAM [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module RAM
Progress: Adding SEG7_H0 [altera_avalon_pio 20.1]
Progress: Parameterizing module SEG7_H0
Progress: Adding SEG7_H1 [altera_avalon_pio 20.1]
Progress: Parameterizing module SEG7_H1
Progress: Adding SEG7_M0 [altera_avalon_pio 20.1]
Progress: Parameterizing module SEG7_M0
Progress: Adding SEG7_M1 [altera_avalon_pio 20.1]
Progress: Parameterizing module SEG7_M1
Progress: Adding SEG7_S0 [altera_avalon_pio 20.1]
Progress: Parameterizing module SEG7_S0
Progress: Adding SEG7_S1 [altera_avalon_pio 20.1]
Progress: Parameterizing module SEG7_S1
Progress: Adding TIMER [altera_avalon_timer 20.1]
Progress: Parameterizing module TIMER
Progress: Adding UART [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.BT_INC: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.BT_MODE: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.BT_SEL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\leahy\Documents\TEC\II-SEM-2021\SistemasEmbebidos\Proyecto-2-Embebidos\cpu\system.qsys --synthesis=VERILOG --output-directory=C:\Users\leahy\Documents\TEC\II-SEM-2021\SistemasEmbebidos\Proyecto-2-Embebidos\cpu\system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading cpu/system.qsys
Progress: Reading input file
Progress: Adding BT_INC [altera_avalon_pio 20.1]
Progress: Parameterizing module BT_INC
Progress: Adding BT_MODE [altera_avalon_pio 20.1]
Progress: Parameterizing module BT_MODE
Progress: Adding BT_SEL [altera_avalon_pio 20.1]
Progress: Parameterizing module BT_SEL
Progress: Adding CLK [clock_source 20.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 20.1]
Progress: Parameterizing module CPU
Progress: Adding LEDS [altera_avalon_pio 20.1]
Progress: Parameterizing module LEDS
Progress: Adding RAM [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module RAM
Progress: Adding SEG7_H0 [altera_avalon_pio 20.1]
Progress: Parameterizing module SEG7_H0
Progress: Adding SEG7_H1 [altera_avalon_pio 20.1]
Progress: Parameterizing module SEG7_H1
Progress: Adding SEG7_M0 [altera_avalon_pio 20.1]
Progress: Parameterizing module SEG7_M0
Progress: Adding SEG7_M1 [altera_avalon_pio 20.1]
Progress: Parameterizing module SEG7_M1
Progress: Adding SEG7_S0 [altera_avalon_pio 20.1]
Progress: Parameterizing module SEG7_S0
Progress: Adding SEG7_S1 [altera_avalon_pio 20.1]
Progress: Parameterizing module SEG7_S1
Progress: Adding TIMER [altera_avalon_timer 20.1]
Progress: Parameterizing module TIMER
Progress: Adding UART [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.BT_INC: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.BT_MODE: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.BT_SEL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: BT_INC: Starting RTL generation for module 'system_BT_INC'
Info: BT_INC:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_BT_INC --dir=C:/Users/leahy/AppData/Local/Temp/alt8897_5853745137704105441.dir/0002_BT_INC_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/leahy/AppData/Local/Temp/alt8897_5853745137704105441.dir/0002_BT_INC_gen//system_BT_INC_component_configuration.pl  --do_build_sim=0  ]
Info: BT_INC: Done RTL generation for module 'system_BT_INC'
Info: BT_INC: "system" instantiated altera_avalon_pio "BT_INC"
Info: CPU: "system" instantiated altera_nios2_gen2 "CPU"
Info: LEDS: Starting RTL generation for module 'system_LEDS'
Info: LEDS:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_LEDS --dir=C:/Users/leahy/AppData/Local/Temp/alt8897_5853745137704105441.dir/0003_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/leahy/AppData/Local/Temp/alt8897_5853745137704105441.dir/0003_LEDS_gen//system_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info: LEDS: Done RTL generation for module 'system_LEDS'
Info: LEDS: "system" instantiated altera_avalon_pio "LEDS"
Info: RAM: Starting RTL generation for module 'system_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_RAM --dir=C:/Users/leahy/AppData/Local/Temp/alt8897_5853745137704105441.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/leahy/AppData/Local/Temp/alt8897_5853745137704105441.dir/0004_RAM_gen//system_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'system_RAM'
Info: RAM: "system" instantiated altera_avalon_onchip_memory2 "RAM"
Info: SEG7_H0: Starting RTL generation for module 'system_SEG7_H0'
Info: SEG7_H0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_SEG7_H0 --dir=C:/Users/leahy/AppData/Local/Temp/alt8897_5853745137704105441.dir/0005_SEG7_H0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/leahy/AppData/Local/Temp/alt8897_5853745137704105441.dir/0005_SEG7_H0_gen//system_SEG7_H0_component_configuration.pl  --do_build_sim=0  ]
Info: SEG7_H0: Done RTL generation for module 'system_SEG7_H0'
Info: SEG7_H0: "system" instantiated altera_avalon_pio "SEG7_H0"
Info: TIMER: Starting RTL generation for module 'system_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_TIMER --dir=C:/Users/leahy/AppData/Local/Temp/alt8897_5853745137704105441.dir/0006_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/leahy/AppData/Local/Temp/alt8897_5853745137704105441.dir/0006_TIMER_gen//system_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'system_TIMER'
Info: TIMER: "system" instantiated altera_avalon_timer "TIMER"
Info: UART: Starting RTL generation for module 'system_UART'
Info: UART:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_UART --dir=C:/Users/leahy/AppData/Local/Temp/alt8897_5853745137704105441.dir/0007_UART_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/leahy/AppData/Local/Temp/alt8897_5853745137704105441.dir/0007_UART_gen//system_UART_component_configuration.pl  --do_build_sim=0  ]
Info: UART: Done RTL generation for module 'system_UART'
Info: UART: "system" instantiated altera_avalon_jtag_uart "UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=system_CPU_cpu --dir=C:/Users/leahy/AppData/Local/Temp/alt8897_5853745137704105441.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/leahy/AppData/Local/Temp/alt8897_5853745137704105441.dir/0010_cpu_gen//system_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.09.27 16:43:52 (*) Starting Nios II generation
Info: cpu: # 2021.09.27 16:43:52 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.09.27 16:43:52 (*)   Creating all objects for CPU
Info: cpu: # 2021.09.27 16:43:53 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.09.27 16:43:53 (*)   Creating plain-text RTL
Info: cpu: # 2021.09.27 16:43:53 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "UART_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "UART_avalon_jtag_slave_agent"
Info: UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 31 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
