{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605810163680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605810163695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 21:22:43 2020 " "Processing started: Thu Nov 19 21:22:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605810163695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605810163695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605810163695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605810165269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605810165269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605810189810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605810189810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "glob.v 1 1 " "Found 1 design units, including 1 entities, in source file glob.v" { { "Info" "ISGN_ENTITY_NAME" "1 glob " "Found entity 1: glob" {  } { { "glob.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/glob.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605810189819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605810189819 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1605810189828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605810189828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605810189828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl.v 1 1 " "Found 1 design units, including 1 entities, in source file srl.v" { { "Info" "ISGN_ENTITY_NAME" "1 srl " "Found entity 1: srl" {  } { { "srl.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/srl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605810189837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605810189837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605810189846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605810189846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605810189855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605810189855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_testbench " "Found entity 1: alu_testbench" {  } { { "alu_testbench.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605810189864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605810189864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605810189940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:add " "Elaborating entity \"add\" for hierarchy \"add:add\"" {  } { { "alu.v" "add" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605810189985 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "res add.v(5) " "Output port \"res\" at add.v(5) has no driver" {  } { { "add.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/add.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605810189986 "|alu|add:add"}
{ "Warning" "WSGN_EMPTY_SHELL" "add " "Entity \"add\" contains only dangling pins" {  } { { "alu.v" "add" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 11 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1605810189987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub sub:sub " "Elaborating entity \"sub\" for hierarchy \"sub:sub\"" {  } { { "alu.v" "sub" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605810190016 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "res sub.v(5) " "Output port \"res\" at sub.v(5) has no driver" {  } { { "sub.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/sub.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605810190017 "|alu|sub:sub"}
{ "Warning" "WSGN_EMPTY_SHELL" "sub " "Entity \"sub\" contains only dangling pins" {  } { { "alu.v" "sub" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 12 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1605810190018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl srl:srl " "Elaborating entity \"srl\" for hierarchy \"srl:srl\"" {  } { { "alu.v" "srl" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605810190043 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "res srl.v(5) " "Output port \"res\" at srl.v(5) has no driver" {  } { { "srl.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/srl.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605810190044 "|alu|srl:srl"}
{ "Warning" "WSGN_EMPTY_SHELL" "srl " "Entity \"srl\" contains only dangling pins" {  } { { "alu.v" "srl" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 13 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1605810190045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux " "Elaborating entity \"mux\" for hierarchy \"mux:mux\"" {  } { { "alu.v" "mux" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605810190080 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(10) " "Verilog HDL Case Statement warning at mux.v(10): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/mux.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1605810190082 "|alu|mux:mux"}
{ "Warning" "WSGN_EMPTY_SHELL" "mux " "Entity \"mux\" contains only dangling pins" {  } { { "alu.v" "mux" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 14 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1605810190083 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605810191566 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605810191566 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs\[0\] " "No output dependent on input pin \"rs\[0\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rs[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs\[1\] " "No output dependent on input pin \"rs\[1\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rs[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs\[2\] " "No output dependent on input pin \"rs\[2\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rs[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs\[3\] " "No output dependent on input pin \"rs\[3\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rs[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs\[4\] " "No output dependent on input pin \"rs\[4\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rs[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rt\[0\] " "No output dependent on input pin \"rt\[0\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rt[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rt\[1\] " "No output dependent on input pin \"rt\[1\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rt[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rt\[2\] " "No output dependent on input pin \"rt\[2\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rt[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rt\[3\] " "No output dependent on input pin \"rt\[3\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rt[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rt\[4\] " "No output dependent on input pin \"rt\[4\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rt[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[0\] " "No output dependent on input pin \"rd\[0\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[1\] " "No output dependent on input pin \"rd\[1\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[2\] " "No output dependent on input pin \"rd\[2\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[3\] " "No output dependent on input pin \"rd\[3\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[4\] " "No output dependent on input pin \"rd\[4\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|rd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[0\] " "No output dependent on input pin \"shamt\[0\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|shamt[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[1\] " "No output dependent on input pin \"shamt\[1\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|shamt[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[2\] " "No output dependent on input pin \"shamt\[2\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|shamt[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[3\] " "No output dependent on input pin \"shamt\[3\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|shamt[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[4\] " "No output dependent on input pin \"shamt\[4\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|shamt[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[0\] " "No output dependent on input pin \"funct\[0\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|funct[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[1\] " "No output dependent on input pin \"funct\[1\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|funct[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[2\] " "No output dependent on input pin \"funct\[2\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|funct[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[3\] " "No output dependent on input pin \"funct\[3\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|funct[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[4\] " "No output dependent on input pin \"funct\[4\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|funct[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[5\] " "No output dependent on input pin \"funct\[5\]\"" {  } { { "alu.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 12/alu/alu.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605810191777 "|alu|funct[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605810191777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605810191780 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605810191780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605810191780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605810191926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 21:23:11 2020 " "Processing ended: Thu Nov 19 21:23:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605810191926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605810191926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605810191926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605810191926 ""}
