<stg><name>fir</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i = phi i4 %add_ln10, void %.split2, i4 10, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
:1 %zext_ln10 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln10 = icmp_eq  i4 %i, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln10 = br i1 %icmp_ln10, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:0 %add_ln10 = add i4 %i, i4 15

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
.split2:2 %zext_ln11 = zext i4 %add_ln10

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:3 %shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4">
<![CDATA[
.split2:4 %shift_reg_load = load i4 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %store_ln13 = store i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln17 = br void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4">
<![CDATA[
.split2:4 %shift_reg_load = load i4 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:5 %shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split2:6 %store_ln11 = store i32 %shift_reg_load, i4 %shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.split2:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i5 %add_ln17, void %.split, i5 10, void

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %acc = phi i32 %acc_3, void %.split, i32 0, void

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
:2 %zext_ln17 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_1, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_6 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln17 = br i1 %tmp, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:0 %add_ln17 = add i5 %i_1, i5 31

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %shift_reg_addr_2 = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="shift_reg_addr_2"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
.split:3 %shift_reg_load_1 = load i4 %shift_reg_addr_2

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %c_addr = getelementptr i10 %c, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="4">
<![CDATA[
.split:5 %c_load = load i4 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %mul_ln27 = mul i32 %x_read, i32 53

]]></Node>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %acc_2 = add i32 %acc, i32 %mul_ln27

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %store_ln28 = store i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %write_ln29 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_2

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
:4 %ret_ln30 = ret

]]></Node>
<StgValue><ssdm name="ret_ln30"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
.split:3 %shift_reg_load_1 = load i4 %shift_reg_addr_2

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="4">
<![CDATA[
.split:5 %c_load = load i4 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="10">
<![CDATA[
.split:6 %sext_ln18 = sext i10 %c_load

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul_ln18 = mul i32 %sext_ln18, i32 %shift_reg_load_1

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %acc_3 = add i32 %mul_ln18, i32 %acc

]]></Node>
<StgValue><ssdm name="acc_3"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.split:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="60" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="61" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="62" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="64" toId="6">
</dataflow>
<dataflow id="67" from="empty_1" to="spectopmodule_ln0" fromId="66" toId="6">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="70" from="y" to="specbitsmap_ln0" fromId="60" toId="7">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="8">
</dataflow>
<dataflow id="73" from="y" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="75" from="empty" to="specinterface_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="82" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="88" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="89" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="93" from="x" to="specbitsmap_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="95" from="x" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="96" from="empty" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="100" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="101" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="105" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="106" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="107" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="108" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="112" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="111" toId="11">
</dataflow>
<dataflow id="113" from="x" to="x_read" fromId="61" toId="11">
</dataflow>
<dataflow id="114" from="add_ln10" to="i" fromId="18" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="br_ln0" to="i" fromId="28" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="117" from="StgValue_116" to="i" fromId="116" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="br_ln10" to="i" fromId="12" toId="13">
</dataflow>
<dataflow id="119" from="i" to="zext_ln10" fromId="13" toId="14">
</dataflow>
<dataflow id="120" from="i" to="icmp_ln10" fromId="13" toId="15">
</dataflow>
<dataflow id="122" from="StgValue_121" to="icmp_ln10" fromId="121" toId="15">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="123" toId="16">
</dataflow>
<dataflow id="126" from="StgValue_125" to="empty" fromId="125" toId="16">
</dataflow>
<dataflow id="127" from="StgValue_125" to="empty" fromId="125" toId="16">
</dataflow>
<dataflow id="128" from="StgValue_125" to="empty" fromId="125" toId="16">
</dataflow>
<dataflow id="129" from="icmp_ln10" to="br_ln10" fromId="15" toId="17">
</dataflow>
<dataflow id="130" from="i" to="add_ln10" fromId="13" toId="18">
</dataflow>
<dataflow id="132" from="StgValue_131" to="add_ln10" fromId="131" toId="18">
</dataflow>
<dataflow id="133" from="add_ln10" to="zext_ln11" fromId="18" toId="19">
</dataflow>
<dataflow id="134" from="shift_reg" to="shift_reg_addr" fromId="62" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_135" to="shift_reg_addr" fromId="135" toId="20">
</dataflow>
<dataflow id="137" from="zext_ln11" to="shift_reg_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="138" from="shift_reg_addr" to="shift_reg_load" fromId="20" toId="21">
</dataflow>
<dataflow id="139" from="x_read" to="store_ln13" fromId="11" toId="22">
</dataflow>
<dataflow id="141" from="StgValue_140" to="store_ln13" fromId="140" toId="22">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="142" toId="24">
</dataflow>
<dataflow id="145" from="empty_3" to="specloopname_ln8" fromId="144" toId="24">
</dataflow>
<dataflow id="146" from="shift_reg_addr" to="shift_reg_load" fromId="20" toId="25">
</dataflow>
<dataflow id="147" from="shift_reg" to="shift_reg_addr_1" fromId="62" toId="26">
</dataflow>
<dataflow id="148" from="StgValue_135" to="shift_reg_addr_1" fromId="135" toId="26">
</dataflow>
<dataflow id="149" from="zext_ln10" to="shift_reg_addr_1" fromId="14" toId="26">
</dataflow>
<dataflow id="150" from="shift_reg_load" to="store_ln11" fromId="25" toId="27">
</dataflow>
<dataflow id="151" from="shift_reg_addr_1" to="store_ln11" fromId="26" toId="27">
</dataflow>
<dataflow id="152" from="add_ln17" to="i_1" fromId="35" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="153" from="br_ln0" to="i_1" fromId="51" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="155" from="StgValue_154" to="i_1" fromId="154" toId="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="br_ln17" to="i_1" fromId="23" toId="29">
</dataflow>
<dataflow id="157" from="acc_3" to="acc" fromId="50" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="br_ln0" to="acc" fromId="51" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="159" from="StgValue_76" to="acc" fromId="76" toId="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="160" from="br_ln17" to="acc" fromId="23" toId="30">
</dataflow>
<dataflow id="161" from="i_1" to="zext_ln17" fromId="29" toId="31">
</dataflow>
<dataflow id="163" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="162" toId="32">
</dataflow>
<dataflow id="164" from="i_1" to="tmp" fromId="29" toId="32">
</dataflow>
<dataflow id="166" from="StgValue_165" to="tmp" fromId="165" toId="32">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="123" toId="33">
</dataflow>
<dataflow id="169" from="StgValue_168" to="empty_6" fromId="168" toId="33">
</dataflow>
<dataflow id="170" from="StgValue_168" to="empty_6" fromId="168" toId="33">
</dataflow>
<dataflow id="171" from="StgValue_168" to="empty_6" fromId="168" toId="33">
</dataflow>
<dataflow id="172" from="tmp" to="br_ln17" fromId="32" toId="34">
</dataflow>
<dataflow id="173" from="i_1" to="add_ln17" fromId="29" toId="35">
</dataflow>
<dataflow id="175" from="StgValue_174" to="add_ln17" fromId="174" toId="35">
</dataflow>
<dataflow id="176" from="shift_reg" to="shift_reg_addr_2" fromId="62" toId="36">
</dataflow>
<dataflow id="177" from="StgValue_135" to="shift_reg_addr_2" fromId="135" toId="36">
</dataflow>
<dataflow id="178" from="zext_ln17" to="shift_reg_addr_2" fromId="31" toId="36">
</dataflow>
<dataflow id="179" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="36" toId="37">
</dataflow>
<dataflow id="180" from="c" to="c_addr" fromId="63" toId="38">
</dataflow>
<dataflow id="181" from="StgValue_135" to="c_addr" fromId="135" toId="38">
</dataflow>
<dataflow id="182" from="zext_ln17" to="c_addr" fromId="31" toId="38">
</dataflow>
<dataflow id="183" from="c_addr" to="c_load" fromId="38" toId="39">
</dataflow>
<dataflow id="184" from="x_read" to="mul_ln27" fromId="11" toId="40">
</dataflow>
<dataflow id="186" from="StgValue_185" to="mul_ln27" fromId="185" toId="40">
</dataflow>
<dataflow id="187" from="acc" to="acc_2" fromId="30" toId="41">
</dataflow>
<dataflow id="188" from="mul_ln27" to="acc_2" fromId="40" toId="41">
</dataflow>
<dataflow id="189" from="x_read" to="store_ln28" fromId="11" toId="42">
</dataflow>
<dataflow id="190" from="StgValue_140" to="store_ln28" fromId="140" toId="42">
</dataflow>
<dataflow id="192" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln29" fromId="191" toId="43">
</dataflow>
<dataflow id="193" from="y" to="write_ln29" fromId="60" toId="43">
</dataflow>
<dataflow id="194" from="acc_2" to="write_ln29" fromId="41" toId="43">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecLoopName" to="specloopname_ln7" fromId="142" toId="45">
</dataflow>
<dataflow id="197" from="empty_2" to="specloopname_ln7" fromId="196" toId="45">
</dataflow>
<dataflow id="198" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="36" toId="46">
</dataflow>
<dataflow id="199" from="c_addr" to="c_load" fromId="38" toId="47">
</dataflow>
<dataflow id="200" from="c_load" to="sext_ln18" fromId="47" toId="48">
</dataflow>
<dataflow id="201" from="sext_ln18" to="mul_ln18" fromId="48" toId="49">
</dataflow>
<dataflow id="202" from="shift_reg_load_1" to="mul_ln18" fromId="46" toId="49">
</dataflow>
<dataflow id="203" from="mul_ln18" to="acc_3" fromId="49" toId="50">
</dataflow>
<dataflow id="204" from="acc" to="acc_3" fromId="30" toId="50">
</dataflow>
<dataflow id="205" from="icmp_ln10" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="206" from="tmp" to="StgValue_4" fromId="32" toId="4">
</dataflow>
</dataflows>


</stg>
