Determining the location of the ModelSim executable...

Using: /home/agustinsilva447/intelFPGA_lite/20.1/modelsim_ase/linuxaloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ej4c -c ej4c --vector_source="/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej4/ej4c/Waveform.vwf" --testbench_file="/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej4/ej4c/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sat May  1 15:01:09 2021Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ej4c -c ej4c --vector_source=/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej4/ej4c/Waveform.vwf --testbench_file=/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej4/ej4c/simulation/qsim/Waveform.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej4/ej4c/simulation/qsim/" ej4c -c ej4c

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sat May  1 15:01:11 2021Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej4/ej4c/simulation/qsim/ ej4c -c ej4cWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file ej4c.vo in folder "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej4/ej4c/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 598 megabytes    Info: Processing ended: Sat May  1 15:01:12 2021    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej4/ej4c/simulation/qsim/ej4c.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/agustinsilva447/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vsim -c -do ej4c.do

Reading pref.tcl
# 2020.1
# do ej4c.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:01:13 on May 01,2021# vlog -work work ej4c.vo 
# -- Compiling module ej4c
# -- Compiling module hard_block
# # Top level modules:# 	ej4c# End time: 15:01:13 on May 01,2021, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:01:13 on May 01,2021# vlog -work work Waveform.vwf.vt 
# -- Compiling module ej4c_vlg_vec_tst
# # Top level modules:# 	ej4c_vlg_vec_tst# End time: 15:01:13 on May 01,2021, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ej4c_vlg_vec_tst # Start time: 15:01:13 on May 01,2021# Loading work.ej4c_vlg_vec_tst# Loading work.ej4c# Loading work.hard_block# Loading cycloneive_ver.cycloneive_io_obuf# Loading cycloneive_ver.cycloneive_io_ibuf# Loading cycloneive_ver.cycloneive_lcell_comb
# after#24
# ** Note: $finish    : Waveform.vwf.vt(45)#    Time: 1 us  Iteration: 0  Instance: /ej4c_vlg_vec_tst
# End time: 15:01:13 on May 01,2021, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej4/ej4c/Waveform.vwf...

Reading /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej4/ej4c/simulation/qsim/ej4c.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej4/ej4c/simulation/qsim/ej4c_20210501150113.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.