{
  "sha": "e0991585ade56ff86a382978bb3b0268d6e1f31c",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6ZTA5OTE1ODVhZGU1NmZmODZhMzgyOTc4YmIzYjAyNjhkNmUxZjMxYw==",
  "commit": {
    "author": {
      "name": "Andre Vieira",
      "email": "andre.simoesdiasvieira@arm.com",
      "date": "2019-04-15T10:00:21Z"
    },
    "committer": {
      "name": "Andre Vieira",
      "email": "andre.simoesdiasvieira@arm.com",
      "date": "2019-04-15T10:00:21Z"
    },
    "message": "[GAS, ARM, 2/16] Add CLI extension support for Armv8.1-M Mainline\n\nThis patch implements the dsp, fp and fp.dp extensions for Armv8.1-M Mainline.\n\nThis patch also removes the fp-armv8 check from the half-precision move\ninstructions 'do_neon_movhf', as checking that the FP16 instructions extension\nfeature bit is enabled 'ARM_EXT2_FP16_INST' is enough.\n\ngas/ChangeLog:\n2019-04-15  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n\n\t* config/tc-arm.c (do_neon_movhf): Remove fp-armv8 check.\n\t(armv8_1m_main_ext_table): New extension table.\n\t(arm_archs): Use the new extension table.\n\t* doc/c-arm.texi: Add missing arch and document new extensions.\n\t* testsuite/gas/arm/armv8.1-m.main-fp.d: New.\n\t* testsuite/gas/arm/armv8.1-m.main-fp-dp.d: New.\n\t* testsuite/gas/arm/armv8.1-m.main-hp.d: New.",
    "tree": {
      "sha": "40c28cb05c82665bb29c335fccb98a33f86f9869",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/40c28cb05c82665bb29c335fccb98a33f86f9869"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/e0991585ade56ff86a382978bb3b0268d6e1f31c",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e0991585ade56ff86a382978bb3b0268d6e1f31c",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/e0991585ade56ff86a382978bb3b0268d6e1f31c",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e0991585ade56ff86a382978bb3b0268d6e1f31c/comments",
  "author": {
    "login": "avieira-arm",
    "id": 68072104,
    "node_id": "MDQ6VXNlcjY4MDcyMTA0",
    "avatar_url": "https://avatars.githubusercontent.com/u/68072104?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/avieira-arm",
    "html_url": "https://github.com/avieira-arm",
    "followers_url": "https://api.github.com/users/avieira-arm/followers",
    "following_url": "https://api.github.com/users/avieira-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/avieira-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/avieira-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/avieira-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/avieira-arm/orgs",
    "repos_url": "https://api.github.com/users/avieira-arm/repos",
    "events_url": "https://api.github.com/users/avieira-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/avieira-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "avieira-arm",
    "id": 68072104,
    "node_id": "MDQ6VXNlcjY4MDcyMTA0",
    "avatar_url": "https://avatars.githubusercontent.com/u/68072104?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/avieira-arm",
    "html_url": "https://github.com/avieira-arm",
    "followers_url": "https://api.github.com/users/avieira-arm/followers",
    "following_url": "https://api.github.com/users/avieira-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/avieira-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/avieira-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/avieira-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/avieira-arm/orgs",
    "repos_url": "https://api.github.com/users/avieira-arm/repos",
    "events_url": "https://api.github.com/users/avieira-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/avieira-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "031254f2111f945ce6a1b8827e1a58ed7141fefe",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/031254f2111f945ce6a1b8827e1a58ed7141fefe",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/031254f2111f945ce6a1b8827e1a58ed7141fefe"
    }
  ],
  "stats": {
    "total": 589,
    "additions": 585,
    "deletions": 4
  },
  "files": [
    {
      "sha": "483823ca11abe6987c404e4285d6928471a4e88a",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 10,
      "deletions": 0,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e0991585ade56ff86a382978bb3b0268d6e1f31c/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e0991585ade56ff86a382978bb3b0268d6e1f31c/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=e0991585ade56ff86a382978bb3b0268d6e1f31c",
      "patch": "@@ -1,3 +1,13 @@\n+2019-04-15  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n+\n+\t* config/tc-arm.c (do_neon_movhf): Remove fp-armv8 check.\n+\t(armv8_1m_main_ext_table): New extension table.\n+\t(arm_archs): Use the new extension table.\n+\t* doc/c-arm.texi: Add missing arch and document new extensions.\n+\t* testsuite/gas/arm/armv8.1-m.main-fp.d: New.\n+\t* testsuite/gas/arm/armv8.1-m.main-fp-dp.d: New.\n+\t* testsuite/gas/arm/armv8.1-m.main-hp.d: New.\n+\n 2019-04-15  Thomas Preud'homme  <thomas.preudhomme@arm.com>\n \n \t* config/tc-arm.c (cpu_arch_ver): Add entry for Armv8.1-M Mainline"
    },
    {
      "sha": "11d593c2626199d0dad4f4d81a276decb0300d3c",
      "filename": "gas/config/tc-arm.c",
      "status": "modified",
      "additions": 16,
      "deletions": 4,
      "changes": 20,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e0991585ade56ff86a382978bb3b0268d6e1f31c/gas/config/tc-arm.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e0991585ade56ff86a382978bb3b0268d6e1f31c/gas/config/tc-arm.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-arm.c?ref=e0991585ade56ff86a382978bb3b0268d6e1f31c",
      "patch": "@@ -16809,9 +16809,6 @@ do_neon_movhf (void)\n   enum neon_shape rs = neon_select_shape (NS_HH, NS_NULL);\n   constraint (rs != NS_HH, _(\"invalid suffix\"));\n \n-  constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, fpu_vfp_ext_armv8),\n-\t      _(BAD_FPU));\n-\n   if (inst.cond != COND_ALWAYS)\n     {\n       if (thumb_mode)\n@@ -26503,6 +26500,20 @@ static const struct arm_ext_table armv8m_main_ext_table[] =\n   { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n };\n \n+static const struct arm_ext_table armv8_1m_main_ext_table[] =\n+{\n+  ARM_EXT (\"dsp\", ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP | ARM_EXT_V6_DSP),\n+\t\t  ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP | ARM_EXT_V6_DSP)),\n+  ARM_EXT (\"fp\",\n+\t   ARM_FEATURE (0, ARM_EXT2_FP16_INST,\n+\t\t\tFPU_VFP_V5_SP_D16 | FPU_VFP_EXT_FP16 | FPU_VFP_EXT_FMA),\n+\t   ALL_FP),\n+  ARM_ADD (\"fp.dp\",\n+\t   ARM_FEATURE (0, ARM_EXT2_FP16_INST,\n+\t\t\tFPU_VFP_V5D16 | FPU_VFP_EXT_FP16 | FPU_VFP_EXT_FMA)),\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n+};\n+\n static const struct arm_ext_table armv8r_ext_table[] =\n {\n   ARM_ADD (\"crc\", ARCH_CRC_ARMV8),\n@@ -26570,7 +26581,8 @@ static const struct arm_arch_option_table arm_archs[] =\n   ARM_ARCH_OPT (\"armv8-m.base\",\t  ARM_ARCH_V8M_BASE,\tFPU_ARCH_VFP),\n   ARM_ARCH_OPT2 (\"armv8-m.main\",  ARM_ARCH_V8M_MAIN,\tFPU_ARCH_VFP,\n \t\t armv8m_main),\n-  ARM_ARCH_OPT (\"armv8.1-m.main\", ARM_ARCH_V8_1M_MAIN,\tFPU_ARCH_VFP),\n+  ARM_ARCH_OPT2 (\"armv8.1-m.main\", ARM_ARCH_V8_1M_MAIN,\tFPU_ARCH_VFP,\n+\t\t armv8_1m_main),\n   ARM_ARCH_OPT2 (\"armv8-a\",\t  ARM_ARCH_V8A,\t\tFPU_ARCH_VFP, armv8a),\n   ARM_ARCH_OPT2 (\"armv8.1-a\",\t  ARM_ARCH_V8_1A,\tFPU_ARCH_VFP, armv81a),\n   ARM_ARCH_OPT2 (\"armv8.2-a\",\t  ARM_ARCH_V8_2A,\tFPU_ARCH_VFP, armv82a),"
    },
    {
      "sha": "4c595d8bf0ee7a3b0ff77e1ddc6ab073c5c3e589",
      "filename": "gas/doc/c-arm.texi",
      "status": "modified",
      "additions": 11,
      "deletions": 0,
      "changes": 11,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e0991585ade56ff86a382978bb3b0268d6e1f31c/gas/doc/c-arm.texi",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e0991585ade56ff86a382978bb3b0268d6e1f31c/gas/doc/c-arm.texi",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/doc/c-arm.texi?ref=e0991585ade56ff86a382978bb3b0268d6e1f31c",
      "patch": "@@ -250,6 +250,7 @@ names are recognized:\n @code{armv8.5-a},\n @code{armv8-m.base},\n @code{armv8-m.main},\n+@code{armv8.1-m.main},\n @code{iwmmxt},\n @code{iwmmxt2}\n and\n@@ -355,6 +356,16 @@ double-word registers.\n @code{+nofp}: Disables all FPU instructions.\n @code{+nodsp}: Disables DSP Extension.\n \n+For @code{armv8.1-m.main}:\n+\n+@code{+dsp}: Enables DSP Extension.\n+@code{+fp}: Enables single and half precision scalar Floating Point Extensions\n+for Armv8.1-M Mainline with 16 double-word registers.\n+@code{+fp.dp}: Enables double precision scalar Floating Point Extensions for\n+Armv8.1-M Mainline, implies @code{+fp}.\n+@code{+nofp}: Disables all FPU instructions.\n+@code{+nodsp}: Disables DSP Extension.\n+\n For @code{armv8-a}:\n \n @code{+crc}: Enables CRC32 Extension."
    },
    {
      "sha": "79c17da473350eca89703b864d2887178a3b9efe",
      "filename": "gas/testsuite/gas/arm/armv8.1-m.main-fp-dp.d",
      "status": "added",
      "additions": 203,
      "deletions": 0,
      "changes": 203,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e0991585ade56ff86a382978bb3b0268d6e1f31c/gas/testsuite/gas/arm/armv8.1-m.main-fp-dp.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e0991585ade56ff86a382978bb3b0268d6e1f31c/gas/testsuite/gas/arm/armv8.1-m.main-fp-dp.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8.1-m.main-fp-dp.d?ref=e0991585ade56ff86a382978bb3b0268d6e1f31c",
      "patch": "@@ -0,0 +1,203 @@\n+# name: Double precision instructions for 'armv8.1-m.main'\n+# source: vfp1_t2.s\n+# as: -march=armv8.1-m.main+fp.dp\n+# objdump: -dr --prefix-addresses --show-raw-insn\n+\n+.*: +file format .*arm.*\n+\n+Disassembly of section .text:\n+0+000 <[^>]*> eeb4 0bc0 \t(vcmpe\\.f64|fcmped)\td0, d0\n+0+004 <[^>]*> eeb5 0bc0 \t(vcmpe\\.f64\td0, #0.0|fcmpezd\td0)\n+0+008 <[^>]*> eeb4 0b40 \t(vcmp\\.f64|fcmpd)\td0, d0\n+0+00c <[^>]*> eeb5 0b40 \t(vcmp\\.f64\td0, #0.0|fcmpzd\td0)\n+0+010 <[^>]*> eeb0 0bc0 \t(vabs\\.f64|fabsd)\td0, d0\n+0+014 <[^>]*> eeb0 0b40 \t(vmov\\.f64|fcpyd)\td0, d0\n+0+018 <[^>]*> eeb1 0b40 \t(vneg\\.f64|fnegd)\td0, d0\n+0+01c <[^>]*> eeb1 0bc0 \t(vsqrt\\.f64|fsqrtd)\td0, d0\n+0+020 <[^>]*> ee30 0b00 \t(vadd\\.f64|faddd)\td0, d0, d0\n+0+024 <[^>]*> ee80 0b00 \t(vdiv\\.f64|fdivd)\td0, d0, d0\n+0+028 <[^>]*> ee00 0b00 \t(vmla\\.f64|fmacd)\td0, d0, d0\n+0+02c <[^>]*> ee10 0b00 \t(vnmls\\.f64|fmscd)\td0, d0, d0\n+0+030 <[^>]*> ee20 0b00 \t(vmul\\.f64|fmuld)\td0, d0, d0\n+0+034 <[^>]*> ee00 0b40 \t(vmls\\.f64|fnmacd)\td0, d0, d0\n+0+038 <[^>]*> ee10 0b40 \t(vnmla\\.f64|fnmscd)\td0, d0, d0\n+0+03c <[^>]*> ee20 0b40 \t(vnmul\\.f64|fnmuld)\td0, d0, d0\n+0+040 <[^>]*> ee30 0b40 \t(vsub\\.f64|fsubd)\td0, d0, d0\n+0+044 <[^>]*> ed90 0b00 \tvldr\td0, \\[r0\\]\n+0+048 <[^>]*> ed80 0b00 \tvstr\td0, \\[r0\\]\n+0+04c <[^>]*> ec90 0b02 \tvldmia\tr0, {d0}\n+0+050 <[^>]*> ec90 0b02 \tvldmia\tr0, {d0}\n+0+054 <[^>]*> ecb0 0b02 \tvldmia\tr0!, {d0}\n+0+058 <[^>]*> ecb0 0b02 \tvldmia\tr0!, {d0}\n+0+05c <[^>]*> ed30 0b02 \tvldmdb\tr0!, {d0}\n+0+060 <[^>]*> ed30 0b02 \tvldmdb\tr0!, {d0}\n+0+064 <[^>]*> ec80 0b02 \tvstmia\tr0, {d0}\n+0+068 <[^>]*> ec80 0b02 \tvstmia\tr0, {d0}\n+0+06c <[^>]*> eca0 0b02 \tvstmia\tr0!, {d0}\n+0+070 <[^>]*> eca0 0b02 \tvstmia\tr0!, {d0}\n+0+074 <[^>]*> ed20 0b02 \tvstmdb\tr0!, {d0}\n+0+078 <[^>]*> ed20 0b02 \tvstmdb\tr0!, {d0}\n+0+07c <[^>]*> eeb8 0bc0 \t(vcvt\\.f64\\.s32|fsitod)\td0, s0\n+0+080 <[^>]*> eeb8 0b40 \t(vcvt\\.f64\\.u32|fuitod)\td0, s0\n+0+084 <[^>]*> eebd 0b40 \t(vcvtr\\.s32\\.f64|ftosid)\ts0, d0\n+0+088 <[^>]*> eebd 0bc0 \t(vcvt\\.s32\\.f64|ftosizd)\ts0, d0\n+0+08c <[^>]*> eebc 0b40 \t(vcvtr\\.u32\\.f64|ftouid)\ts0, d0\n+0+090 <[^>]*> eebc 0bc0 \t(vcvt\\.u32\\.f64|ftouizd)\ts0, d0\n+0+094 <[^>]*> eeb7 0ac0 \t(vcvt\\.f64\\.f32|fcvtds)\td0, s0\n+0+098 <[^>]*> eeb7 0bc0 \t(vcvt\\.f32\\.f64|fcvtsd)\ts0, d0\n+0+09c <[^>]*> ee30 0b10 \tvmov\\.32\tr0, d0\\[1\\]\n+0+0a0 <[^>]*> ee10 0b10 \tvmov\\.32\tr0, d0\\[0\\]\n+0+0a4 <[^>]*> ee20 0b10 \tvmov\\.32\td0\\[1\\], r0\n+0+0a8 <[^>]*> ee00 0b10 \tvmov\\.32\td0\\[0\\], r0\n+0+0ac <[^>]*> eeb5 1b40 \t(vcmp\\.f64\td1, #0.0|fcmpzd\td1)\n+0+0b0 <[^>]*> eeb5 2b40 \t(vcmp\\.f64\td2, #0.0|fcmpzd\td2)\n+0+0b4 <[^>]*> eeb5 fb40 \t(vcmp\\.f64\td15, #0.0|fcmpzd\td15)\n+0+0b8 <[^>]*> eeb4 0b41 \t(vcmp\\.f64|fcmpd)\td0, d1\n+0+0bc <[^>]*> eeb4 0b42 \t(vcmp\\.f64|fcmpd)\td0, d2\n+0+0c0 <[^>]*> eeb4 0b4f \t(vcmp\\.f64|fcmpd)\td0, d15\n+0+0c4 <[^>]*> eeb4 1b40 \t(vcmp\\.f64|fcmpd)\td1, d0\n+0+0c8 <[^>]*> eeb4 2b40 \t(vcmp\\.f64|fcmpd)\td2, d0\n+0+0cc <[^>]*> eeb4 fb40 \t(vcmp\\.f64|fcmpd)\td15, d0\n+0+0d0 <[^>]*> eeb4 5b4c \t(vcmp\\.f64|fcmpd)\td5, d12\n+0+0d4 <[^>]*> eeb1 0b41 \t(vneg\\.f64|fnegd)\td0, d1\n+0+0d8 <[^>]*> eeb1 0b42 \t(vneg\\.f64|fnegd)\td0, d2\n+0+0dc <[^>]*> eeb1 0b4f \t(vneg\\.f64|fnegd)\td0, d15\n+0+0e0 <[^>]*> eeb1 1b40 \t(vneg\\.f64|fnegd)\td1, d0\n+0+0e4 <[^>]*> eeb1 2b40 \t(vneg\\.f64|fnegd)\td2, d0\n+0+0e8 <[^>]*> eeb1 fb40 \t(vneg\\.f64|fnegd)\td15, d0\n+0+0ec <[^>]*> eeb1 cb45 \t(vneg\\.f64|fnegd)\td12, d5\n+0+0f0 <[^>]*> ee30 0b01 \t(vadd\\.f64|faddd)\td0, d0, d1\n+0+0f4 <[^>]*> ee30 0b02 \t(vadd\\.f64|faddd)\td0, d0, d2\n+0+0f8 <[^>]*> ee30 0b0f \t(vadd\\.f64|faddd)\td0, d0, d15\n+0+0fc <[^>]*> ee31 0b00 \t(vadd\\.f64|faddd)\td0, d1, d0\n+0+100 <[^>]*> ee32 0b00 \t(vadd\\.f64|faddd)\td0, d2, d0\n+0+104 <[^>]*> ee3f 0b00 \t(vadd\\.f64|faddd)\td0, d15, d0\n+0+108 <[^>]*> ee30 1b00 \t(vadd\\.f64|faddd)\td1, d0, d0\n+0+10c <[^>]*> ee30 2b00 \t(vadd\\.f64|faddd)\td2, d0, d0\n+0+110 <[^>]*> ee30 fb00 \t(vadd\\.f64|faddd)\td15, d0, d0\n+0+114 <[^>]*> ee39 cb05 \t(vadd\\.f64|faddd)\td12, d9, d5\n+0+118 <[^>]*> eeb7 0ae0 \t(vcvt\\.f64\\.f32|fcvtds)\td0, s1\n+0+11c <[^>]*> eeb7 0ac1 \t(vcvt\\.f64\\.f32|fcvtds)\td0, s2\n+0+120 <[^>]*> eeb7 0aef \t(vcvt\\.f64\\.f32|fcvtds)\td0, s31\n+0+124 <[^>]*> eeb7 1ac0 \t(vcvt\\.f64\\.f32|fcvtds)\td1, s0\n+0+128 <[^>]*> eeb7 2ac0 \t(vcvt\\.f64\\.f32|fcvtds)\td2, s0\n+0+12c <[^>]*> eeb7 fac0 \t(vcvt\\.f64\\.f32|fcvtds)\td15, s0\n+0+130 <[^>]*> eef7 0bc0 \t(vcvt\\.f32\\.f64|fcvtsd)\ts1, d0\n+0+134 <[^>]*> eeb7 1bc0 \t(vcvt\\.f32\\.f64|fcvtsd)\ts2, d0\n+0+138 <[^>]*> eef7 fbc0 \t(vcvt\\.f32\\.f64|fcvtsd)\ts31, d0\n+0+13c <[^>]*> eeb7 0bc1 \t(vcvt\\.f32\\.f64|fcvtsd)\ts0, d1\n+0+140 <[^>]*> eeb7 0bc2 \t(vcvt\\.f32\\.f64|fcvtsd)\ts0, d2\n+0+144 <[^>]*> eeb7 0bcf \t(vcvt\\.f32\\.f64|fcvtsd)\ts0, d15\n+0+148 <[^>]*> ee30 1b10 \tvmov\\.32\tr1, d0\\[1\\]\n+0+14c <[^>]*> ee30 eb10 \tvmov\\.32\tlr, d0\\[1\\]\n+0+150 <[^>]*> ee31 0b10 \tvmov\\.32\tr0, d1\\[1\\]\n+0+154 <[^>]*> ee32 0b10 \tvmov\\.32\tr0, d2\\[1\\]\n+0+158 <[^>]*> ee3f 0b10 \tvmov\\.32\tr0, d15\\[1\\]\n+0+15c <[^>]*> ee10 1b10 \tvmov\\.32\tr1, d0\\[0\\]\n+0+160 <[^>]*> ee10 eb10 \tvmov\\.32\tlr, d0\\[0\\]\n+0+164 <[^>]*> ee11 0b10 \tvmov\\.32\tr0, d1\\[0\\]\n+0+168 <[^>]*> ee12 0b10 \tvmov\\.32\tr0, d2\\[0\\]\n+0+16c <[^>]*> ee1f 0b10 \tvmov\\.32\tr0, d15\\[0\\]\n+0+170 <[^>]*> ee20 1b10 \tvmov\\.32\td0\\[1\\], r1\n+0+174 <[^>]*> ee20 eb10 \tvmov\\.32\td0\\[1\\], lr\n+0+178 <[^>]*> ee21 0b10 \tvmov\\.32\td1\\[1\\], r0\n+0+17c <[^>]*> ee22 0b10 \tvmov\\.32\td2\\[1\\], r0\n+0+180 <[^>]*> ee2f 0b10 \tvmov\\.32\td15\\[1\\], r0\n+0+184 <[^>]*> ee00 1b10 \tvmov\\.32\td0\\[0\\], r1\n+0+188 <[^>]*> ee00 eb10 \tvmov\\.32\td0\\[0\\], lr\n+0+18c <[^>]*> ee01 0b10 \tvmov\\.32\td1\\[0\\], r0\n+0+190 <[^>]*> ee02 0b10 \tvmov\\.32\td2\\[0\\], r0\n+0+194 <[^>]*> ee0f 0b10 \tvmov\\.32\td15\\[0\\], r0\n+0+198 <[^>]*> ed91 0b00 \tvldr\td0, \\[r1\\]\n+0+19c <[^>]*> ed9e 0b00 \tvldr\td0, \\[lr\\]\n+0+1a0 <[^>]*> ed90 0b00 \tvldr\td0, \\[r0\\]\n+0+1a4 <[^>]*> ed90 0bff \tvldr\td0, \\[r0, #1020\\].*\n+0+1a8 <[^>]*> ed10 0bff \tvldr\td0, \\[r0, #-1020\\].*\n+0+1ac <[^>]*> ed90 1b00 \tvldr\td1, \\[r0\\]\n+0+1b0 <[^>]*> ed90 2b00 \tvldr\td2, \\[r0\\]\n+0+1b4 <[^>]*> ed90 fb00 \tvldr\td15, \\[r0\\]\n+0+1b8 <[^>]*> ed8c cbc9 \tvstr\td12, \\[ip, #804\\].*\n+0+1bc <[^>]*> ec90 1b02 \tvldmia\tr0, {d1}\n+0+1c0 <[^>]*> ec90 2b02 \tvldmia\tr0, {d2}\n+0+1c4 <[^>]*> ec90 fb02 \tvldmia\tr0, {d15}\n+0+1c8 <[^>]*> ec90 0b04 \tvldmia\tr0, {d0-d1}\n+0+1cc <[^>]*> ec90 0b06 \tvldmia\tr0, {d0-d2}\n+0+1d0 <[^>]*> ec90 0b20 \tvldmia\tr0, {d0-d15}\n+0+1d4 <[^>]*> ec90 1b1e \tvldmia\tr0, {d1-d15}\n+0+1d8 <[^>]*> ec90 2b1c \tvldmia\tr0, {d2-d15}\n+0+1dc <[^>]*> ec90 eb04 \tvldmia\tr0, {d14-d15}\n+0+1e0 <[^>]*> ec91 0b02 \tvldmia\tr1, {d0}\n+0+1e4 <[^>]*> ec9e 0b02 \tvldmia\tlr, {d0}\n+0+1e8 <[^>]*> eeb5 0b40 \t(vcmp\\.f64\td0, #0.0|fcmpzd\td0)\n+0+1ec <[^>]*> eeb5 1b40 \t(vcmp\\.f64\td1, #0.0|fcmpzd\td1)\n+0+1f0 <[^>]*> eeb5 2b40 \t(vcmp\\.f64\td2, #0.0|fcmpzd\td2)\n+0+1f4 <[^>]*> eeb5 3b40 \t(vcmp\\.f64\td3, #0.0|fcmpzd\td3)\n+0+1f8 <[^>]*> eeb5 4b40 \t(vcmp\\.f64\td4, #0.0|fcmpzd\td4)\n+0+1fc <[^>]*> eeb5 5b40 \t(vcmp\\.f64\td5, #0.0|fcmpzd\td5)\n+0+200 <[^>]*> eeb5 6b40 \t(vcmp\\.f64\td6, #0.0|fcmpzd\td6)\n+0+204 <[^>]*> eeb5 7b40 \t(vcmp\\.f64\td7, #0.0|fcmpzd\td7)\n+0+208 <[^>]*> eeb5 8b40 \t(vcmp\\.f64\td8, #0.0|fcmpzd\td8)\n+0+20c <[^>]*> eeb5 9b40 \t(vcmp\\.f64\td9, #0.0|fcmpzd\td9)\n+0+210 <[^>]*> eeb5 ab40 \t(vcmp\\.f64\td10, #0.0|fcmpzd\td10)\n+0+214 <[^>]*> eeb5 bb40 \t(vcmp\\.f64\td11, #0.0|fcmpzd\td11)\n+0+218 <[^>]*> eeb5 cb40 \t(vcmp\\.f64\td12, #0.0|fcmpzd\td12)\n+0+21c <[^>]*> eeb5 db40 \t(vcmp\\.f64\td13, #0.0|fcmpzd\td13)\n+0+220 <[^>]*> eeb5 eb40 \t(vcmp\\.f64\td14, #0.0|fcmpzd\td14)\n+0+224 <[^>]*> eeb5 fb40 \t(vcmp\\.f64\td15, #0.0|fcmpzd\td15)\n+0+228 <[^>]*> bf01      \titttt\teq\n+0+22a <[^>]*> eeb4 1bcf \t(vcmpeeq\\.f64|fcmpedeq)\td1, d15\n+0+22e <[^>]*> eeb5 2bc0 \t(vcmpeeq\\.f64\td2, #0.0|fcmpezdeq\td2)\n+0+232 <[^>]*> eeb4 3b4e \t(vcmpeq\\.f64|fcmpdeq)\td3, d14\n+0+236 <[^>]*> eeb5 4b40 \t(vcmpeq\\.f64\td4, #0.0|fcmpzdeq\td4)\n+0+23a <[^>]*> bf01      \titttt\teq\n+0+23c <[^>]*> eeb0 5bcd \t(vabseq\\.f64|fabsdeq)\td5, d13\n+0+240 <[^>]*> eeb0 6b4c \t(vmoveq\\.f64|fcpydeq)\td6, d12\n+0+244 <[^>]*> eeb1 7b4b \t(vnegeq\\.f64|fnegdeq)\td7, d11\n+0+248 <[^>]*> eeb1 8bca \t(vsqrteq\\.f64|fsqrtdeq)\td8, d10\n+0+24c <[^>]*> bf01      \titttt\teq\n+0+24e <[^>]*> ee31 9b0f \t(vaddeq\\.f64|fadddeq)\td9, d1, d15\n+0+252 <[^>]*> ee83 2b0e \t(vdiveq\\.f64|fdivdeq)\td2, d3, d14\n+0+256 <[^>]*> ee0d 4b0c \t(vmlaeq\\.f64|fmacdeq)\td4, d13, d12\n+0+25a <[^>]*> ee16 5b0b \t(vnmlseq\\.f64|fmscdeq)\td5, d6, d11\n+0+25e <[^>]*> bf01      \titttt\teq\n+0+260 <[^>]*> ee2a 7b09 \t(vmuleq\\.f64|fmuldeq)\td7, d10, d9\n+0+264 <[^>]*> ee09 8b4a \t(vmlseq\\.f64|fnmacdeq)\td8, d9, d10\n+0+268 <[^>]*> ee16 7b4b \t(vnmlaeq\\.f64|fnmscdeq)\td7, d6, d11\n+0+26c <[^>]*> ee24 5b4c \t(vnmuleq\\.f64|fnmuldeq)\td5, d4, d12\n+0+270 <[^>]*> bf02      \tittt\teq\n+0+272 <[^>]*> ee3d 3b4e \t(vsubeq\\.f64|fsubdeq)\td3, d13, d14\n+0+276 <[^>]*> ed95 2b00 \tvldreq\td2, \\[r5\\]\n+0+27a <[^>]*> ed8c 1b00 \tvstreq\td1, \\[ip\\]\n+0+27e <[^>]*> bf01      \titttt\teq\n+0+280 <[^>]*> ec91 1b02 \tvldmiaeq\tr1, {d1}\n+0+284 <[^>]*> ec92 2b02 \tvldmiaeq\tr2, {d2}\n+0+288 <[^>]*> ecb3 3b02 \tvldmiaeq\tr3!, {d3}\n+0+28c <[^>]*> ecb4 4b02 \tvldmiaeq\tr4!, {d4}\n+0+290 <[^>]*> bf01      \titttt\teq\n+0+292 <[^>]*> ed35 5b02 \tvldmdbeq\tr5!, {d5}\n+0+296 <[^>]*> ed36 6b02 \tvldmdbeq\tr6!, {d6}\n+0+29a <[^>]*> ec87 fb02 \tvstmiaeq\tr7, {d15}\n+0+29e <[^>]*> ec88 eb02 \tvstmiaeq\tr8, {d14}\n+0+2a2 <[^>]*> bf01      \titttt\teq\n+0+2a4 <[^>]*> eca9 db02 \tvstmiaeq\tr9!, {d13}\n+0+2a8 <[^>]*> ecaa cb02 \tvstmiaeq\tsl!, {d12}\n+0+2ac <[^>]*> ed2b bb02 \tvstmdbeq\tfp!, {d11}\n+0+2b0 <[^>]*> ed2c ab02 \tvstmdbeq\tip!, {d10}\n+0+2b4 <[^>]*> bf01      \titttt\teq\n+0+2b6 <[^>]*> eeb8 fbe0 \t(vcvteq\\.f64\\.s32|fsitodeq)\td15, s1\n+0+2ba <[^>]*> eeb8 1b6f \t(vcvteq\\.f64\\.u32|fuitodeq)\td1, s31\n+0+2be <[^>]*> eefd 0b4f \t(vcvtreq\\.s32\\.f64|ftosideq)\ts1, d15\n+0+2c2 <[^>]*> eefd fbc2 \t(vcvteq\\.s32\\.f64|ftosizdeq)\ts31, d2\n+0+2c6 <[^>]*> bf01      \titttt\teq\n+0+2c8 <[^>]*> eefc 7b42 \t(vcvtreq\\.u32\\.f64|ftouideq)\ts15, d2\n+0+2cc <[^>]*> eefc 5bc3 \t(vcvteq\\.u32\\.f64|ftouizdeq)\ts11, d3\n+0+2d0 <[^>]*> eeb7 1ac5 \t(vcvteq\\.f64\\.f32|fcvtdseq)\td1, s10\n+0+2d4 <[^>]*> eef7 5bc1 \t(vcvteq\\.f32\\.f64|fcvtsdeq)\ts11, d1\n+0+2d8 <[^>]*> bf01      \titttt\teq\n+0+2da <[^>]*> ee31 8b10 \tvmoveq\\.32\tr8, d1\\[1\\]\n+0+2de <[^>]*> ee1f 7b10 \tvmoveq\\.32\tr7, d15\\[0\\]\n+0+2e2 <[^>]*> ee21 fb10 \tvmoveq\\.32\td1\\[1\\], pc\n+0+2e6 <[^>]*> ee0f 1b10 \tvmoveq\\.32\td15\\[0\\], r1\n+0+2ea <[^>]*> bf00      \tnop\n+0+2ec <[^>]*> bf00      \tnop\n+0+2ee <[^>]*> bf00      \tnop"
    },
    {
      "sha": "dd69e0d5252b0b4994d723cc2c7d086987ee30a1",
      "filename": "gas/testsuite/gas/arm/armv8.1-m.main-fp.d",
      "status": "added",
      "additions": 270,
      "deletions": 0,
      "changes": 270,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e0991585ade56ff86a382978bb3b0268d6e1f31c/gas/testsuite/gas/arm/armv8.1-m.main-fp.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e0991585ade56ff86a382978bb3b0268d6e1f31c/gas/testsuite/gas/arm/armv8.1-m.main-fp.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8.1-m.main-fp.d?ref=e0991585ade56ff86a382978bb3b0268d6e1f31c",
      "patch": "@@ -0,0 +1,270 @@\n+# name: Single precision instructions for 'armv8.1-m.main'\n+# source: vfp1xD_t2.s\n+# as: -march=armv8.1-m.main+fp\n+# objdump: -dr --prefix-addresses --show-raw-insn\n+\n+.*: +file format .*arm.*\n+\n+Disassembly of section .text:\n+0+000 <[^>]*> eef1 fa10 \t(vmrs\tAPSR_nzcv, fpscr|fmstat)\n+0+004 <[^>]*> eeb4 0ac0 \t(vcmpe\\.f32|fcmpes)\ts0, s0\n+0+008 <[^>]*> eeb5 0ac0 \t(vcmpe\\.f32\ts0, #0.0|fcmpezs\ts0)\n+0+00c <[^>]*> eeb4 0a40 \t(vcmp\\.f32|fcmps)\ts0, s0\n+0+010 <[^>]*> eeb5 0a40 \t(vcmp\\.f32\ts0, #0.0|fcmpzs\ts0)\n+0+014 <[^>]*> eeb0 0ac0 \t(vabs\\.f32|fabss)\ts0, s0\n+0+018 <[^>]*> eeb0 0a40 \t(vmov\\.f32|fcpys)\ts0, s0\n+0+01c <[^>]*> eeb1 0a40 \t(vneg\\.f32|fnegs)\ts0, s0\n+0+020 <[^>]*> eeb1 0ac0 \t(vsqrt\\.f32|fsqrts)\ts0, s0\n+0+024 <[^>]*> ee30 0a00 \t(vadd\\.f32|fadds)\ts0, s0, s0\n+0+028 <[^>]*> ee80 0a00 \t(vdiv\\.f32|fdivs)\ts0, s0, s0\n+0+02c <[^>]*> ee00 0a00 \t(vmla\\.f32|fmacs)\ts0, s0, s0\n+0+030 <[^>]*> ee10 0a00 \t(vnmls\\.f32|fmscs)\ts0, s0, s0\n+0+034 <[^>]*> ee20 0a00 \t(vmul\\.f32|fmuls)\ts0, s0, s0\n+0+038 <[^>]*> ee00 0a40 \t(vmls\\.f32|fnmacs)\ts0, s0, s0\n+0+03c <[^>]*> ee10 0a40 \t(vnmla\\.f32|fnmscs)\ts0, s0, s0\n+0+040 <[^>]*> ee20 0a40 \t(vnmul\\.f32|fnmuls)\ts0, s0, s0\n+0+044 <[^>]*> ee30 0a40 \t(vsub\\.f32|fsubs)\ts0, s0, s0\n+0+048 <[^>]*> ed90 0a00 \t(vldr|flds)\ts0, \\[r0\\]\n+0+04c <[^>]*> ed80 0a00 \t(vstr|fsts)\ts0, \\[r0\\]\n+0+050 <[^>]*> ec90 0a01 \t(vldmia|fldmias)\tr0, {s0}\n+0+054 <[^>]*> ec90 0a01 \t(vldmia|fldmias)\tr0, {s0}\n+0+058 <[^>]*> ecb0 0a01 \t(vldmia|fldmias)\tr0!, {s0}\n+0+05c <[^>]*> ecb0 0a01 \t(vldmia|fldmias)\tr0!, {s0}\n+0+060 <[^>]*> ed30 0a01 \t(vldmdb|fldmdbs)\tr0!, {s0}\n+0+064 <[^>]*> ed30 0a01 \t(vldmdb|fldmdbs)\tr0!, {s0}\n+0+068 <[^>]*> ec90 0b03 \tfldmiax\tr0, {d0}(\t;@ Deprecated|)\n+0+06c <[^>]*> ec90 0b03 \tfldmiax\tr0, {d0}(\t;@ Deprecated|)\n+0+070 <[^>]*> ecb0 0b03 \tfldmiax\tr0!, {d0}(\t;@ Deprecated|)\n+0+074 <[^>]*> ecb0 0b03 \tfldmiax\tr0!, {d0}(\t;@ Deprecated|)\n+0+078 <[^>]*> ed30 0b03 \tfldmdbx\tr0!, {d0}(\t;@ Deprecated|)\n+0+07c <[^>]*> ed30 0b03 \tfldmdbx\tr0!, {d0}(\t;@ Deprecated|)\n+0+080 <[^>]*> ec80 0a01 \t(vstmia|fstmias)\tr0, {s0}\n+0+084 <[^>]*> ec80 0a01 \t(vstmia|fstmias)\tr0, {s0}\n+0+088 <[^>]*> eca0 0a01 \t(vstmia|fstmias)\tr0!, {s0}\n+0+08c <[^>]*> eca0 0a01 \t(vstmia|fstmias)\tr0!, {s0}\n+0+090 <[^>]*> ed20 0a01 \t(vstmdb|fstmdbs)\tr0!, {s0}\n+0+094 <[^>]*> ed20 0a01 \t(vstmdb|fstmdbs)\tr0!, {s0}\n+0+098 <[^>]*> ec80 0b03 \tfstmiax\tr0, {d0}(\t;@ Deprecated|)\n+0+09c <[^>]*> ec80 0b03 \tfstmiax\tr0, {d0}(\t;@ Deprecated|)\n+0+0a0 <[^>]*> eca0 0b03 \tfstmiax\tr0!, {d0}(\t;@ Deprecated|)\n+0+0a4 <[^>]*> eca0 0b03 \tfstmiax\tr0!, {d0}(\t;@ Deprecated|)\n+0+0a8 <[^>]*> ed20 0b03 \tfstmdbx\tr0!, {d0}(\t;@ Deprecated|)\n+0+0ac <[^>]*> ed20 0b03 \tfstmdbx\tr0!, {d0}(\t;@ Deprecated|)\n+0+0b0 <[^>]*> eeb8 0ac0 \t(vcvt\\.f32\\.s32|fsitos)\ts0, s0\n+0+0b4 <[^>]*> eeb8 0a40 \t(vcvt\\.f32\\.u32|fuitos)\ts0, s0\n+0+0b8 <[^>]*> eebd 0a40 \t(vcvtr\\.s32\\.f32|ftosis)\ts0, s0\n+0+0bc <[^>]*> eebd 0ac0 \t(vcvt\\.s32\\.f32|ftosizs)\ts0, s0\n+0+0c0 <[^>]*> eebc 0a40 \t(vcvtr\\.u32\\.f32|ftouis)\ts0, s0\n+0+0c4 <[^>]*> eebc 0ac0 \t(vcvt\\.u32\\.f32|ftouizs)\ts0, s0\n+0+0c8 <[^>]*> ee10 0a10 \t(vmov|fmrs)\tr0, s0\n+0+0cc <[^>]*> eef0 0a10 \t(vmrs|fmrx)\tr0, fpsid\n+0+0d0 <[^>]*> eef1 0a10 \t(vmrs|fmrx)\tr0, fpscr\n+0+0d4 <[^>]*> eef8 0a10 \t(vmrs|fmrx)\tr0, fpexc\n+0+0d8 <[^>]*> ee00 0a10 \t(vmov|fmsr)\ts0, r0\n+0+0dc <[^>]*> eee0 0a10 \t(vmsr|fmxr)\tfpsid, r0\n+0+0e0 <[^>]*> eee1 0a10 \t(vmsr|fmxr)\tfpscr, r0\n+0+0e4 <[^>]*> eee8 0a10 \t(vmsr|fmxr)\tfpexc, r0\n+0+0e8 <[^>]*> eef5 0a40 \t(vcmp\\.f32\ts1, #0.0|fcmpzs\ts1)\n+0+0ec <[^>]*> eeb5 1a40 \t(vcmp\\.f32\ts2, #0.0|fcmpzs\ts2)\n+0+0f0 <[^>]*> eef5 fa40 \t(vcmp\\.f32\ts31, #0.0|fcmpzs\ts31)\n+0+0f4 <[^>]*> eeb4 0a60 \t(vcmp\\.f32|fcmps)\ts0, s1\n+0+0f8 <[^>]*> eeb4 0a41 \t(vcmp\\.f32|fcmps)\ts0, s2\n+0+0fc <[^>]*> eeb4 0a6f \t(vcmp\\.f32|fcmps)\ts0, s31\n+0+100 <[^>]*> eef4 0a40 \t(vcmp\\.f32|fcmps)\ts1, s0\n+0+104 <[^>]*> eeb4 1a40 \t(vcmp\\.f32|fcmps)\ts2, s0\n+0+108 <[^>]*> eef4 fa40 \t(vcmp\\.f32|fcmps)\ts31, s0\n+0+10c <[^>]*> eef4 aa46 \t(vcmp\\.f32|fcmps)\ts21, s12\n+0+110 <[^>]*> eeb1 0a60 \t(vneg\\.f32|fnegs)\ts0, s1\n+0+114 <[^>]*> eeb1 0a41 \t(vneg\\.f32|fnegs)\ts0, s2\n+0+118 <[^>]*> eeb1 0a6f \t(vneg\\.f32|fnegs)\ts0, s31\n+0+11c <[^>]*> eef1 0a40 \t(vneg\\.f32|fnegs)\ts1, s0\n+0+120 <[^>]*> eeb1 1a40 \t(vneg\\.f32|fnegs)\ts2, s0\n+0+124 <[^>]*> eef1 fa40 \t(vneg\\.f32|fnegs)\ts31, s0\n+0+128 <[^>]*> eeb1 6a6a \t(vneg\\.f32|fnegs)\ts12, s21\n+0+12c <[^>]*> ee30 0a20 \t(vadd\\.f32|fadds)\ts0, s0, s1\n+0+130 <[^>]*> ee30 0a01 \t(vadd\\.f32|fadds)\ts0, s0, s2\n+0+134 <[^>]*> ee30 0a2f \t(vadd\\.f32|fadds)\ts0, s0, s31\n+0+138 <[^>]*> ee30 0a80 \t(vadd\\.f32|fadds)\ts0, s1, s0\n+0+13c <[^>]*> ee31 0a00 \t(vadd\\.f32|fadds)\ts0, s2, s0\n+0+140 <[^>]*> ee3f 0a80 \t(vadd\\.f32|fadds)\ts0, s31, s0\n+0+144 <[^>]*> ee70 0a00 \t(vadd\\.f32|fadds)\ts1, s0, s0\n+0+148 <[^>]*> ee30 1a00 \t(vadd\\.f32|fadds)\ts2, s0, s0\n+0+14c <[^>]*> ee70 fa00 \t(vadd\\.f32|fadds)\ts31, s0, s0\n+0+150 <[^>]*> ee3a 6aa2 \t(vadd\\.f32|fadds)\ts12, s21, s5\n+0+154 <[^>]*> eeb8 0ae0 \t(vcvt\\.f32\\.s32|fsitos)\ts0, s1\n+0+158 <[^>]*> eeb8 0ac1 \t(vcvt\\.f32\\.s32|fsitos)\ts0, s2\n+0+15c <[^>]*> eeb8 0aef \t(vcvt\\.f32\\.s32|fsitos)\ts0, s31\n+0+160 <[^>]*> eef8 0ac0 \t(vcvt\\.f32\\.s32|fsitos)\ts1, s0\n+0+164 <[^>]*> eeb8 1ac0 \t(vcvt\\.f32\\.s32|fsitos)\ts2, s0\n+0+168 <[^>]*> eef8 fac0 \t(vcvt\\.f32\\.s32|fsitos)\ts31, s0\n+0+16c <[^>]*> eebd 0a60 \t(vcvtr\\.s32\\.f32|ftosis)\ts0, s1\n+0+170 <[^>]*> eebd 0a41 \t(vcvtr\\.s32\\.f32|ftosis)\ts0, s2\n+0+174 <[^>]*> eebd 0a6f \t(vcvtr\\.s32\\.f32|ftosis)\ts0, s31\n+0+178 <[^>]*> eefd 0a40 \t(vcvtr\\.s32\\.f32|ftosis)\ts1, s0\n+0+17c <[^>]*> eebd 1a40 \t(vcvtr\\.s32\\.f32|ftosis)\ts2, s0\n+0+180 <[^>]*> eefd fa40 \t(vcvtr\\.s32\\.f32|ftosis)\ts31, s0\n+0+184 <[^>]*> ee00 1a10 \t(vmov|fmsr)\ts0, r1\n+0+188 <[^>]*> ee00 7a10 \t(vmov|fmsr)\ts0, r7\n+0+18c <[^>]*> ee00 ea10 \t(vmov|fmsr)\ts0, lr\n+0+190 <[^>]*> ee00 0a90 \t(vmov|fmsr)\ts1, r0\n+0+194 <[^>]*> ee01 0a10 \t(vmov|fmsr)\ts2, r0\n+0+198 <[^>]*> ee0f 0a90 \t(vmov|fmsr)\ts31, r0\n+0+19c <[^>]*> ee0a 7a90 \t(vmov|fmsr)\ts21, r7\n+0+1a0 <[^>]*> eee0 1a10 \t(vmsr|fmxr)\tfpsid, r1\n+0+1a4 <[^>]*> eee0 ea10 \t(vmsr|fmxr)\tfpsid, lr\n+0+1a8 <[^>]*> ee10 0a90 \t(vmov|fmrs)\tr0, s1\n+0+1ac <[^>]*> ee11 0a10 \t(vmov|fmrs)\tr0, s2\n+0+1b0 <[^>]*> ee1f 0a90 \t(vmov|fmrs)\tr0, s31\n+0+1b4 <[^>]*> ee10 1a10 \t(vmov|fmrs)\tr1, s0\n+0+1b8 <[^>]*> ee10 7a10 \t(vmov|fmrs)\tr7, s0\n+0+1bc <[^>]*> ee10 ea10 \t(vmov|fmrs)\tlr, s0\n+0+1c0 <[^>]*> ee15 9a90 \t(vmov|fmrs)\tr9, s11\n+0+1c4 <[^>]*> eef0 1a10 \t(vmrs|fmrx)\tr1, fpsid\n+0+1c8 <[^>]*> eef0 ea10 \t(vmrs|fmrx)\tlr, fpsid\n+0+1cc <[^>]*> ed91 0a00 \t(vldr|flds)\ts0, \\[r1\\]\n+0+1d0 <[^>]*> ed9e 0a00 \t(vldr|flds)\ts0, \\[lr\\]\n+0+1d4 <[^>]*> ed90 0a00 \t(vldr|flds)\ts0, \\[r0\\]\n+0+1d8 <[^>]*> ed90 0aff \t(vldr|flds)\ts0, \\[r0, #1020\\].*\n+0+1dc <[^>]*> ed10 0aff \t(vldr|flds)\ts0, \\[r0, #-1020\\].*\n+0+1e0 <[^>]*> edd0 0a00 \t(vldr|flds)\ts1, \\[r0\\]\n+0+1e4 <[^>]*> ed90 1a00 \t(vldr|flds)\ts2, \\[r0\\]\n+0+1e8 <[^>]*> edd0 fa00 \t(vldr|flds)\ts31, \\[r0\\]\n+0+1ec <[^>]*> edcc aac9 \t(vstr|fsts)\ts21, \\[ip, #804\\].*\n+0+1f0 <[^>]*> ecd0 0a01 \t(vldmia|fldmias)\tr0, {s1}\n+0+1f4 <[^>]*> ec90 1a01 \t(vldmia|fldmias)\tr0, {s2}\n+0+1f8 <[^>]*> ecd0 fa01 \t(vldmia|fldmias)\tr0, {s31}\n+0+1fc <[^>]*> ec90 0a02 \t(vldmia|fldmias)\tr0, {s0-s1}\n+0+200 <[^>]*> ec90 0a03 \t(vldmia|fldmias)\tr0, {s0-s2}\n+0+204 <[^>]*> ec90 0a20 \t(vldmia|fldmias)\tr0, {s0-s31}\n+0+208 <[^>]*> ecd0 0a1f \t(vldmia|fldmias)\tr0, {s1-s31}\n+0+20c <[^>]*> ec90 1a1e \t(vldmia|fldmias)\tr0, {s2-s31}\n+0+210 <[^>]*> ec90 fa02 \t(vldmia|fldmias)\tr0, {s30-s31}\n+0+214 <[^>]*> ec91 0a01 \t(vldmia|fldmias)\tr1, {s0}\n+0+218 <[^>]*> ec9e 0a01 \t(vldmia|fldmias)\tlr, {s0}\n+0+21c <[^>]*> ec80 1b03 \tfstmiax\tr0, {d1}(\t;@ Deprecated|)\n+0+220 <[^>]*> ec80 2b03 \tfstmiax\tr0, {d2}(\t;@ Deprecated|)\n+0+224 <[^>]*> ec80 fb03 \tfstmiax\tr0, {d15}(\t;@ Deprecated|)\n+0+228 <[^>]*> ec80 0b05 \tfstmiax\tr0, {d0-d1}(\t;@ Deprecated|)\n+0+22c <[^>]*> ec80 0b07 \tfstmiax\tr0, {d0-d2}(\t;@ Deprecated|)\n+0+230 <[^>]*> ec80 0b21 \tfstmiax\tr0, {d0-d15}(\t;@ Deprecated|)\n+0+234 <[^>]*> ec80 1b1f \tfstmiax\tr0, {d1-d15}(\t;@ Deprecated|)\n+0+238 <[^>]*> ec80 2b1d \tfstmiax\tr0, {d2-d15}(\t;@ Deprecated|)\n+0+23c <[^>]*> ec80 eb05 \tfstmiax\tr0, {d14-d15}(\t;@ Deprecated|)\n+0+240 <[^>]*> ec81 0b03 \tfstmiax\tr1, {d0}(\t;@ Deprecated|)\n+0+244 <[^>]*> ec8e 0b03 \tfstmiax\tlr, {d0}(\t;@ Deprecated|)\n+0+248 <[^>]*> eeb5 0a40 \t(vcmp\\.f32\ts0, #0.0|fcmpzs\ts0)\n+0+24c <[^>]*> eef5 0a40 \t(vcmp\\.f32\ts1, #0.0|fcmpzs\ts1)\n+0+250 <[^>]*> eeb5 1a40 \t(vcmp\\.f32\ts2, #0.0|fcmpzs\ts2)\n+0+254 <[^>]*> eef5 1a40 \t(vcmp\\.f32\ts3, #0.0|fcmpzs\ts3)\n+0+258 <[^>]*> eeb5 2a40 \t(vcmp\\.f32\ts4, #0.0|fcmpzs\ts4)\n+0+25c <[^>]*> eef5 2a40 \t(vcmp\\.f32\ts5, #0.0|fcmpzs\ts5)\n+0+260 <[^>]*> eeb5 3a40 \t(vcmp\\.f32\ts6, #0.0|fcmpzs\ts6)\n+0+264 <[^>]*> eef5 3a40 \t(vcmp\\.f32\ts7, #0.0|fcmpzs\ts7)\n+0+268 <[^>]*> eeb5 4a40 \t(vcmp\\.f32\ts8, #0.0|fcmpzs\ts8)\n+0+26c <[^>]*> eef5 4a40 \t(vcmp\\.f32\ts9, #0.0|fcmpzs\ts9)\n+0+270 <[^>]*> eeb5 5a40 \t(vcmp\\.f32\ts10, #0.0|fcmpzs\ts10)\n+0+274 <[^>]*> eef5 5a40 \t(vcmp\\.f32\ts11, #0.0|fcmpzs\ts11)\n+0+278 <[^>]*> eeb5 6a40 \t(vcmp\\.f32\ts12, #0.0|fcmpzs\ts12)\n+0+27c <[^>]*> eef5 6a40 \t(vcmp\\.f32\ts13, #0.0|fcmpzs\ts13)\n+0+280 <[^>]*> eeb5 7a40 \t(vcmp\\.f32\ts14, #0.0|fcmpzs\ts14)\n+0+284 <[^>]*> eef5 7a40 \t(vcmp\\.f32\ts15, #0.0|fcmpzs\ts15)\n+0+288 <[^>]*> eeb5 8a40 \t(vcmp\\.f32\ts16, #0.0|fcmpzs\ts16)\n+0+28c <[^>]*> eef5 8a40 \t(vcmp\\.f32\ts17, #0.0|fcmpzs\ts17)\n+0+290 <[^>]*> eeb5 9a40 \t(vcmp\\.f32\ts18, #0.0|fcmpzs\ts18)\n+0+294 <[^>]*> eef5 9a40 \t(vcmp\\.f32\ts19, #0.0|fcmpzs\ts19)\n+0+298 <[^>]*> eeb5 aa40 \t(vcmp\\.f32\ts20, #0.0|fcmpzs\ts20)\n+0+29c <[^>]*> eef5 aa40 \t(vcmp\\.f32\ts21, #0.0|fcmpzs\ts21)\n+0+2a0 <[^>]*> eeb5 ba40 \t(vcmp\\.f32\ts22, #0.0|fcmpzs\ts22)\n+0+2a4 <[^>]*> eef5 ba40 \t(vcmp\\.f32\ts23, #0.0|fcmpzs\ts23)\n+0+2a8 <[^>]*> eeb5 ca40 \t(vcmp\\.f32\ts24, #0.0|fcmpzs\ts24)\n+0+2ac <[^>]*> eef5 ca40 \t(vcmp\\.f32\ts25, #0.0|fcmpzs\ts25)\n+0+2b0 <[^>]*> eeb5 da40 \t(vcmp\\.f32\ts26, #0.0|fcmpzs\ts26)\n+0+2b4 <[^>]*> eef5 da40 \t(vcmp\\.f32\ts27, #0.0|fcmpzs\ts27)\n+0+2b8 <[^>]*> eeb5 ea40 \t(vcmp\\.f32\ts28, #0.0|fcmpzs\ts28)\n+0+2bc <[^>]*> eef5 ea40 \t(vcmp\\.f32\ts29, #0.0|fcmpzs\ts29)\n+0+2c0 <[^>]*> eeb5 fa40 \t(vcmp\\.f32\ts30, #0.0|fcmpzs\ts30)\n+0+2c4 <[^>]*> eef5 fa40 \t(vcmp\\.f32\ts31, #0.0|fcmpzs\ts31)\n+0+2c8 <[^>]*> bf01      \titttt\teq\n+0+2ca <[^>]*> eef1 fa10 \t(vmrseq\tAPSR_nzcv, fpscr|fmstateq)\n+0+2ce <[^>]*> eef4 1ae3 \t(vcmpeeq\\.f32|fcmpeseq)\ts3, s7\n+0+2d2 <[^>]*> eef5 2ac0 \t(vcmpeeq\\.f32\ts5, #0.0|fcmpezseq\ts5)\n+0+2d6 <[^>]*> eef4 0a41 \t(vcmpeq\\.f32|fcmpseq)\ts1, s2\n+0+2da <[^>]*> bf01      \titttt\teq\n+0+2dc <[^>]*> eef5 0a40 \t(vcmpeq\\.f32\ts1, #0.0|fcmpzseq\ts1)\n+0+2e0 <[^>]*> eef0 0ae1 \t(vabseq\\.f32|fabsseq)\ts1, s3\n+0+2e4 <[^>]*> eef0 fa69 \t(vmoveq\\.f32|fcpyseq)\ts31, s19\n+0+2e8 <[^>]*> eeb1 aa44 \t(vnegeq\\.f32|fnegseq)\ts20, s8\n+0+2ec <[^>]*> bf01      \titttt\teq\n+0+2ee <[^>]*> eef1 2ae3 \t(vsqrteq\\.f32|fsqrtseq)\ts5, s7\n+0+2f2 <[^>]*> ee32 3a82 \t(vaddeq\\.f32|faddseq)\ts6, s5, s4\n+0+2f6 <[^>]*> eec1 1a20 \t(vdiveq\\.f32|fdivseq)\ts3, s2, s1\n+0+2fa <[^>]*> ee4f fa2e \t(vmlaeq\\.f32|fmacseq)\ts31, s30, s29\n+0+2fe <[^>]*> bf01      \titttt\teq\n+0+300 <[^>]*> ee1d ea8d \t(vnmlseq\\.f32|fmscseq)\ts28, s27, s26\n+0+304 <[^>]*> ee6c ca2b \t(vmuleq\\.f32|fmulseq)\ts25, s24, s23\n+0+308 <[^>]*> ee0a baca \t(vmlseq\\.f32|fnmacseq)\ts22, s21, s20\n+0+30c <[^>]*> ee59 9a68 \t(vnmlaeq\\.f32|fnmscseq)\ts19, s18, s17\n+0+310 <[^>]*> bf01      \titttt\teq\n+0+312 <[^>]*> ee27 8ac7 \t(vnmuleq\\.f32|fnmulseq)\ts16, s15, s14\n+0+316 <[^>]*> ee76 6a65 \t(vsubeq\\.f32|fsubseq)\ts13, s12, s11\n+0+31a <[^>]*> ed98 5a00 \t(vldreq|fldseq)\ts10, \\[r8\\]\n+0+31e <[^>]*> edc7 4a00 \t(vstreq|fstseq)\ts9, \\[r7\\]\n+0+322 <[^>]*> bf01      \titttt\teq\n+0+324 <[^>]*> ec91 4a01 \t(vldmiaeq|fldmiaseq)\tr1, {s8}\n+0+328 <[^>]*> ecd2 3a01 \t(vldmiaeq|fldmiaseq)\tr2, {s7}\n+0+32c <[^>]*> ecb3 3a01 \t(vldmiaeq|fldmiaseq)\tr3!, {s6}\n+0+330 <[^>]*> ecf4 2a01 \t(vldmiaeq|fldmiaseq)\tr4!, {s5}\n+0+334 <[^>]*> bf01      \titttt\teq\n+0+336 <[^>]*> ed35 2a01 \t(vldmdbeq|fldmdbseq)\tr5!, {s4}\n+0+33a <[^>]*> ed76 1a01 \t(vldmdbeq|fldmdbseq)\tr6!, {s3}\n+0+33e <[^>]*> ec97 1b03 \tfldmiaxeq\tr7, {d1}(\t;@ Deprecated|)\n+0+342 <[^>]*> ec98 2b03 \tfldmiaxeq\tr8, {d2}(\t;@ Deprecated|)\n+0+346 <[^>]*> bf01      \titttt\teq\n+0+348 <[^>]*> ecb9 3b03 \tfldmiaxeq\tr9!, {d3}(\t;@ Deprecated|)\n+0+34c <[^>]*> ecba 4b03 \tfldmiaxeq\tsl!, {d4}(\t;@ Deprecated|)\n+0+350 <[^>]*> ed3b 5b03 \tfldmdbxeq\tfp!, {d5}(\t;@ Deprecated|)\n+0+354 <[^>]*> ed3c 6b03 \tfldmdbxeq\tip!, {d6}(\t;@ Deprecated|)\n+0+358 <[^>]*> bf01      \titttt\teq\n+0+35a <[^>]*> ec8d 1a01 \t(vstmiaeq|fstmiaseq)\tsp, {s2}\n+0+35e <[^>]*> ecce 0a01 \t(vstmiaeq|fstmiaseq)\tlr, {s1}\n+0+362 <[^>]*> ece1 fa01 \t(vstmiaeq|fstmiaseq)\tr1!, {s31}\n+0+366 <[^>]*> eca2 fa01 \t(vstmiaeq|fstmiaseq)\tr2!, {s30}\n+0+36a <[^>]*> bf01      \titttt\teq\n+0+36c <[^>]*> ed63 ea01 \t(vstmdbeq|fstmdbseq)\tr3!, {s29}\n+0+370 <[^>]*> ed24 ea01 \t(vstmdbeq|fstmdbseq)\tr4!, {s28}\n+0+374 <[^>]*> ec85 7b03 \tfstmiaxeq\tr5, {d7}(\t;@ Deprecated|)\n+0+378 <[^>]*> ec86 8b03 \tfstmiaxeq\tr6, {d8}(\t;@ Deprecated|)\n+0+37c <[^>]*> bf01      \titttt\teq\n+0+37e <[^>]*> eca7 9b03 \tfstmiaxeq\tr7!, {d9}(\t;@ Deprecated|)\n+0+382 <[^>]*> eca8 ab03 \tfstmiaxeq\tr8!, {d10}(\t;@ Deprecated|)\n+0+386 <[^>]*> ed29 bb03 \tfstmdbxeq\tr9!, {d11}(\t;@ Deprecated|)\n+0+38a <[^>]*> ed2a cb03 \tfstmdbxeq\tsl!, {d12}(\t;@ Deprecated|)\n+0+38e <[^>]*> bf01      \titttt\teq\n+0+390 <[^>]*> eef8 dac3 \t(vcvteq\\.f32\\.s32|fsitoseq)\ts27, s6\n+0+394 <[^>]*> eefd ca62 \t(vcvtreq\\.s32\\.f32|ftosiseq)\ts25, s5\n+0+398 <[^>]*> eefd bac2 \t(vcvteq\\.s32\\.f32|ftosizseq)\ts23, s4\n+0+39c <[^>]*> eefc aa61 \t(vcvtreq\\.u32\\.f32|ftouiseq)\ts21, s3\n+0+3a0 <[^>]*> bf01      \titttt\teq\n+0+3a2 <[^>]*> eefc 9ac1 \t(vcvteq\\.u32\\.f32|ftouizseq)\ts19, s2\n+0+3a6 <[^>]*> eef8 8a60 \t(vcvteq\\.f32\\.u32|fuitoseq)\ts17, s1\n+0+3aa <[^>]*> ee11 ba90 \t(vmoveq|fmrseq)\tfp, s3\n+0+3ae <[^>]*> eef0 9a10 \t(vmrseq|fmrxeq)\tr9, fpsid\n+0+3b2 <[^>]*> bf04      \titt\teq\n+0+3b4 <[^>]*> ee01 9a90 \t(vmoveq|fmsreq)\ts3, r9\n+0+3b8 <[^>]*> eee0 8a10 \t(vmsreq|fmxreq)\tfpsid, r8\n+0+3bc <[^>]*> eef9 0a10 \t(vmrs|fmrx)\tr0, fpinst\t@ Impl def\n+0+3c0 <[^>]*> eefa 0a10 \t(vmrs|fmrx)\tr0, fpinst2\t@ Impl def\n+0+3c4 <[^>]*> eef7 0a10 \t(vmrs|fmrx)\tr0, mvfr0\n+0+3c8 <[^>]*> eef6 0a10 \t(vmrs|fmrx)\tr0, mvfr1\n+0+3cc <[^>]*> eefc 0a10 \t(vmrs|fmrx)\tr0, (<impl def 0xc>|vpr)\n+0+3d0 <[^>]*> eee9 0a10 \t(vmsr|fmxr)\tfpinst, r0\t@ Impl def\n+0+3d4 <[^>]*> eeea 0a10 \t(vmsr|fmxr)\tfpinst2, r0\t@ Impl def\n+0+3d8 <[^>]*> eee7 0a10 \t(vmsr|fmxr)\tmvfr0, r0\n+0+3dc <[^>]*> eee6 0a10 \t(vmsr|fmxr)\tmvfr1, r0\n+0+3e0 <[^>]*> eeec 0a10 \t(vmsr|fmxr)\t(<impl def 0xc>|vpr), r0\n+0+3e4 <[^>]*> bf00      \tnop\n+0+3e6 <[^>]*> bf00      \tnop\n+0+3e8 <[^>]*> bf00      \tnop\n+0+3ea <[^>]*> bf00      \tnop\n+0+3ec <[^>]*> bf00      \tnop\n+0+3ee <[^>]*> bf00      \tnop"
    },
    {
      "sha": "1743d1e19cdc943d24cdfc756e67c5a52ff8f435",
      "filename": "gas/testsuite/gas/arm/armv8.1-m.main-hp.d",
      "status": "added",
      "additions": 75,
      "deletions": 0,
      "changes": 75,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e0991585ade56ff86a382978bb3b0268d6e1f31c/gas/testsuite/gas/arm/armv8.1-m.main-hp.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e0991585ade56ff86a382978bb3b0268d6e1f31c/gas/testsuite/gas/arm/armv8.1-m.main-hp.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8.1-m.main-hp.d?ref=e0991585ade56ff86a382978bb3b0268d6e1f31c",
      "patch": "@@ -0,0 +1,75 @@\n+# name: Half precision instructions for 'armv8.1-m.main'\n+# source: armv8-2-fp16-scalar.s\n+# as: -march=armv8.1-m.main+fp\n+# objdump: -d\n+# skip: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd\n+\n+.*: +file format .*arm.*\n+Disassembly of section .text:\n+\n+00000000 <label-0xc>:\n+   0:\tee00 1910 \tvmov.f16\ts0, r1\n+   4:\tee10 0990 \tvmov.f16\tr0, s1\n+   8:\teeb0 0900 \tvmov.f16\ts0, #0\t; 0x40000000  2.0\n+\n+0000000c <label>:\n+   c:\t00000ffe \t.word\t0x00000ffe\n+  10:\ted5f 1904 \tvldr.16\ts3, \\[pc, #-8\\]\t; c <label>\n+  14:\ted1f 3902 \tvldr.16\ts6, \\[pc, #-4\\]\t; 14 <label\\+0x8>\n+  18:\teddf 1902 \tvldr.16\ts3, \\[pc, #4\\]\t; 20 <label\\+0x14>\n+  1c:\tedd0 0902 \tvldr.16\ts1, \\[r0, #4\\]\n+  20:\ted10 1902 \tvldr.16\ts2, \\[r0, #-4\\]\n+  24:\ted80 3902 \tvstr.16\ts6, \\[r0, #4\\]\n+  28:\ted40 5902 \tvstr.16\ts11, \\[r0, #-4\\]\n+  2c:\teec6 298c \tvdiv.f16\ts5, s13, s24\n+  30:\teee6 298c \tvfma.f16\ts5, s13, s24\n+  34:\teee6 29cc \tvfms.f16\ts5, s13, s24\n+  38:\teed6 29cc \tvfnma.f16\ts5, s13, s24\n+  3c:\teed6 298c \tvfnms.f16\ts5, s13, s24\n+  40:\tfec6 298c \tvmaxnm.f16\ts5, s13, s24\n+  44:\tfec6 29cc \tvminnm.f16\ts5, s13, s24\n+  48:\tee46 298c \tvmla.f16\ts5, s13, s24\n+  4c:\tee46 29cc \tvmls.f16\ts5, s13, s24\n+  50:\tee66 298c \tvmul.f16\ts5, s13, s24\n+  54:\tee56 29cc \tvnmla.f16\ts5, s13, s24\n+  58:\tee56 298c \tvnmls.f16\ts5, s13, s24\n+  5c:\tee66 29cc \tvnmul.f16\ts5, s13, s24\n+  60:\tee76 29cc \tvsub.f16\ts5, s13, s24\n+  64:\teef0 29c6 \tvabs.f16\ts5, s12\n+  68:\tee72 2986 \tvadd.f16\ts5, s5, s12\n+  6c:\teef1 29c6 \tvsqrt.f16\ts5, s12\n+  70:\teef1 2946 \tvneg.f16\ts5, s12\n+  74:\teeb5 1940 \tvcmp.f16\ts2, #0.0\n+  78:\teeb5 19c0 \tvcmpe.f16\ts2, #0.0\n+  7c:\teef4 2966 \tvcmp.f16\ts5, s13\n+  80:\teef4 29e6 \tvcmpe.f16\ts5, s13\n+  84:\tfe46 29ab \tvseleq.f16\ts5, s13, s23\n+  88:\tfe66 29ab \tvselge.f16\ts5, s13, s23\n+  8c:\tfe56 29ab \tvselvs.f16\ts5, s13, s23\n+  90:\teefd 19c4 \tvcvt.s32.f16\ts3, s8\n+  94:\teefc 19c4 \tvcvt.u32.f16\ts3, s8\n+  98:\teef8 19c4 \tvcvt.f16.s32\ts3, s8\n+  9c:\teef8 1944 \tvcvt.f16.u32\ts3, s8\n+  a0:\teefa 39e1 \tvcvt.f16.s32\ts7, s7, #29\n+  a4:\teefb 39e1 \tvcvt.f16.u32\ts7, s7, #29\n+  a8:\teefe 39e1 \tvcvt.s32.f16\ts7, s7, #29\n+  ac:\teeff 39e1 \tvcvt.u32.f16\ts7, s7, #29\n+  b0:\tfefc 29c5 \tvcvta.s32.f16\ts5, s10\n+  b4:\tfefc 2945 \tvcvta.u32.f16\ts5, s10\n+  b8:\tfeff 29c5 \tvcvtm.s32.f16\ts5, s10\n+  bc:\tfeff 2945 \tvcvtm.u32.f16\ts5, s10\n+  c0:\tfefd 29c5 \tvcvtn.s32.f16\ts5, s10\n+  c4:\tfefd 2945 \tvcvtn.u32.f16\ts5, s10\n+  c8:\tfefe 29c5 \tvcvtp.s32.f16\ts5, s10\n+  cc:\tfefe 2945 \tvcvtp.u32.f16\ts5, s10\n+  d0:\teefc 2945 \tvcvtr.u32.f16\ts5, s10\n+  d4:\teefd 2945 \tvcvtr.s32.f16\ts5, s10\n+  d8:\tfef8 1965 \tvrinta.f16\ts3, s11\n+  dc:\tfefb 1965 \tvrintm.f16\ts3, s11\n+  e0:\tfef9 1965 \tvrintn.f16\ts3, s11\n+  e4:\tfefa 1965 \tvrintp.f16\ts3, s11\n+  e8:\teef6 1965 \tvrintr.f16\ts3, s11\n+  ec:\teef7 1965 \tvrintx.f16\ts3, s11\n+  f0:\teef6 19e5 \tvrintz.f16\ts3, s11\n+  f4:\tfef0 2ae4 \tvins.f16\ts5, s9\n+  f8:\tfef0 2a64 \tvmovx.f16\ts5, s9"
    }
  ]
}