{
  "module_name": "q6prm.h",
  "hash_id": "73b4adadd36f7e15c1861b4a6f0846b9d71da080d85c023599fc1690184b407e",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/qcom/qdsp6/q6prm.h",
  "human_readable_source": " \n\n#ifndef __Q6PRM_H__\n#define __Q6PRM_H__\n\n \n#define Q6PRM_LPASS_CLK_ID_PRI_MI2S_IBIT                          0x100\n \n#define Q6PRM_LPASS_CLK_ID_PRI_MI2S_EBIT                          0x101\n \n#define Q6PRM_LPASS_CLK_ID_SEC_MI2S_IBIT                          0x102\n \n#define Q6PRM_LPASS_CLK_ID_SEC_MI2S_EBIT                          0x103\n \n#define Q6PRM_LPASS_CLK_ID_TER_MI2S_IBIT                          0x104\n \n#define Q6PRM_LPASS_CLK_ID_TER_MI2S_EBIT                          0x105\n \n#define Q6PRM_LPASS_CLK_ID_QUAD_MI2S_IBIT                         0x106\n \n#define Q6PRM_LPASS_CLK_ID_QUAD_MI2S_EBIT                         0x107\n \n#define Q6PRM_LPASS_CLK_ID_SPEAKER_I2S_IBIT                       0x108\n \n#define Q6PRM_LPASS_CLK_ID_SPEAKER_I2S_EBIT                       0x109\n \n#define Q6PRM_LPASS_CLK_ID_SPEAKER_I2S_OSR                        0x10A\n\n \n#define Q6PRM_LPASS_CLK_ID_QUI_MI2S_IBIT\t\t\t0x10B\n \n#define Q6PRM_LPASS_CLK_ID_QUI_MI2S_EBIT\t\t\t0x10C\n \n#define Q6PRM_LPASS_CLK_ID_SEN_MI2S_IBIT\t\t\t0x10D\n \n#define Q6PRM_LPASS_CLK_ID_SEN_MI2S_EBIT\t\t\t0x10E\n \n#define Q6PRM_LPASS_CLK_ID_INT0_MI2S_IBIT                       0x10F\n \n#define Q6PRM_LPASS_CLK_ID_INT1_MI2S_IBIT                       0x110\n \n#define Q6PRM_LPASS_CLK_ID_INT2_MI2S_IBIT                       0x111\n \n#define Q6PRM_LPASS_CLK_ID_INT3_MI2S_IBIT                       0x112\n \n#define Q6PRM_LPASS_CLK_ID_INT4_MI2S_IBIT                       0x113\n \n#define Q6PRM_LPASS_CLK_ID_INT5_MI2S_IBIT                       0x114\n \n#define Q6PRM_LPASS_CLK_ID_INT6_MI2S_IBIT                       0x115\n\n \n#define Q6PRM_LPASS_CLK_ID_QUI_MI2S_OSR                         0x116\n\n#define Q6PRM_LPASS_CLK_ID_WSA_CORE_MCLK\t\t\t0x305\n#define Q6PRM_LPASS_CLK_ID_WSA_CORE_NPL_MCLK\t\t\t0x306\n\n#define Q6PRM_LPASS_CLK_ID_VA_CORE_MCLK\t\t\t\t0x307\n#define Q6PRM_LPASS_CLK_ID_VA_CORE_2X_MCLK\t\t\t0x308\n\n#define Q6PRM_LPASS_CLK_ID_TX_CORE_MCLK\t\t\t\t0x30c\n#define Q6PRM_LPASS_CLK_ID_TX_CORE_NPL_MCLK\t\t\t0x30d\n\n#define Q6PRM_LPASS_CLK_ID_RX_CORE_MCLK\t\t\t\t0x30e\n#define Q6PRM_LPASS_CLK_ID_RX_CORE_NPL_MCLK\t\t\t0x30f\n\n \n#define Q6PRM_LPASS_CLK_ID_WSA2_CORE_MCLK 0x310\n \n#define Q6PRM_LPASS_CLK_ID_WSA2_CORE_2X_MCLK 0x311\n \n#define Q6PRM_LPASS_CLK_ID_RX_CORE_TX_MCLK 0x312\n \n#define Q6PRM_LPASS_CLK_ID_RX_CORE_TX_2X_MCLK 0x313\n \n#define Q6PRM_LPASS_CLK_ID_WSA_CORE_TX_MCLK 0x314\n \n#define Q6PRM_LPASS_CLK_ID_WSA_CORE_TX_2X_MCLK 0x315\n \n#define Q6PRM_LPASS_CLK_ID_WSA2_CORE_TX_MCLK 0x316\n \n#define Q6PRM_LPASS_CLK_ID_WSA2_CORE_TX_2X_MCLK 0x317\n \n#define Q6PRM_LPASS_CLK_ID_RX_CORE_MCLK2_2X_MCLK 0x318\n\n#define Q6PRM_LPASS_CLK_SRC_INTERNAL\t1\n#define Q6PRM_LPASS_CLK_ROOT_DEFAULT\t0\n#define Q6PRM_HW_CORE_ID_LPASS\t\t1\n#define Q6PRM_HW_CORE_ID_DCODEC\t\t2\n\nint q6prm_set_lpass_clock(struct device *dev, int clk_id, int clk_attr,\n\t\t\t  int clk_root, unsigned int freq);\nint q6prm_vote_lpass_core_hw(struct device *dev, uint32_t hw_block_id,\n\t\t\t     const char *client_name, uint32_t *client_handle);\nint q6prm_unvote_lpass_core_hw(struct device *dev, uint32_t hw_block_id,\n\t\t\t       uint32_t client_handle);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}