<root><simulation><result_generated_time />2023-05-17 18:52:51<layer><layer_spec />{'B': 1, 'K': 128, 'C': 256, 'OY': 19, 'OX': 19, 'IY': 19, 'IX': 19, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />11829248<total_data_size_element />{'W': 32768, 'I': 92416, 'O': 46208}<total_data_reuse />{'W': 361, 'I': 128.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'K_8']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />56</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 19), ('K', 2), ('K', 16), ('OY', 19)], [('K', 2)], []]<I />[[('OX', 19), ('K', 2), ('K', 16)], [('OY', 19), ('K', 2)], []]<O />[[('OX', 19)], [('K', 2), ('K', 16), ('OY', 19), ('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 361, 1, 1], 'I': [2.0, 32.0, 2.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 524288, 524288], 'I': [152, 1478656, 1478656], 'O': [152, 369664, 369664], 'O_partial': [0, 0, 0], 'O_final': [152, 369664, 369664]}<actual_mem_utilization_individual />{'W': [0.5, 0.02, 0.0], 'I': [0.3, 0.04, 0.0], 'O': [0.3, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.07, 0.0], 'I': [0.3, 0.07, 0.0], 'O': [0.3, 0.07, 0.0]}<effective_mem_size_bit />{'W': [256, 262144, 524288], 'I': [152, 1478656, 1478656], 'O': [8, 184832, 369664], 'O_partial': [0, 0, 0], 'O_final': [8, 184832, 369664]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[622592, 32768], [32768, 32768], [32768, 0]]<I />[[5914624, 184832], [184832, 92416], [92416, 0]]<O />[[(0, 46208), (46208, 0)], [(0, 46208), (46208, 0)], [(0, 46208), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 46208), (46208, 0)], [(0, 46208), (46208, 0)], [(0, 46208), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[77824, 4096], [512, 512], [128, 0]]<I />[[739328, 23104], [2888, 1444], [361, 0]]<O />[[(0, 5776), (5776, 0)], [(0, 722), (722, 0)], [(0, 180), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 5776], [5776, 0]), ([0, 722], [722, 0]), ([0, 180], [0, 0])]</mem_access_count_word><mac_count><active />11829248<idle />0</mac_count></basic_info><energy><total_energy />25860599.1<mem_energy_breakdown><W />[27.6, 101.5, 170.5]<I />[256.9, 438.2, 480.8]<O />[4.0, 143.1, 240.4]</mem_energy_breakdown><MAC_energy><active_MAC />25858736.1<idle_MAC />0.0<total />25858736.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8504<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8504<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />27168<latency_cycle_without_data_loading />23104<ideal_computing_cycle />23104<data_loading><load_cycle_total />4064<load_cycle_individual />{'W': [512, 1024, 0], 'I': [152, 2888, 0]}<load_cycle_combined />{'W': 1024, 'I': 2888}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-23103], [-11548, -11040], [-23104, -23104]], 'I': [[-23103], [-22422, -16872], [-23104, -23104]], 'O': [[-23104], [-20672, -21888], [-22382, -22924]]}<mem_stall_cycle_shared />{'W': [[-23103], [-11548, 0], [0, 0]], 'I': [[-23103], [-22422, 0], [0, 0]], 'O': [[-23104], [-20672, -21888], [-22382, -22924]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 524288, 524288], 'I': [152, 1478656, 1478656], 'O': [152, 369664, 369664], 'O_partial': [0, 0, 0], 'O_final': [152, 369664, 369664]}<data_size_each_level_total />{'W': [262144, 524288, 524288], 'I': [77824, 1478656, 1478656], 'O': [304, 369664, 369664]}<loop_cycles_each_level />{'W': [11552, 23104, 23104], 'I': [608, 23104, 23104], 'O': [19, 23104, 23104]}<top_ir_loop_size />{'W': [19, 1, 1], 'I': [32, 2, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [22.7, 22.7], [22.7, 22.7]], 'I': [[8.0, 0.2], [128.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.4], [431.2, 22.7], [22.7, 22.7]], 'I': [[8.0, 8.0], [4096.0, 128.0], [128.0, 64.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [22.7, 22.7], [22.7, 0]], 'I': [[8.0, 0.2], [128.0, 64.0], [64.0, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [166.7, 102.7], [86.7, 16.0]], 'I': [[8.0, 0.2], [166.7, 102.7], [86.7, 16.0]], 'O': [[8.0, 8.0], [166.7, 102.7], [86.7, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 23104], [11552, 11552, 2], [23104, 23104, 1]], 'I': [[1, 1, 23104], [608, 608, 38], [23104, 23104, 1]], 'O': [[1, 1, 23104], [19, 19, 1216], [23104, 23104, 1]]}<trans_time_real />{'W': [[0, 1, 23104], [[4, 11552, 2], [512, 11552, 2]], [[1024, 23104, 1], [256, 23104, 1]]], 'I': [[0, 1, 23104], [[2, 608, 38], [152, 608, 38]], [[2888, 23104, 1], [722, 23104, 1]]], 'O': [[0, 1, 23104], [[2, 19, 1216], [1, 19, 1216]], [[722, 23104, 1], [180, 23104, 1]]]}<single_stall_cycle />{'W': [[-1], [-11548, -11040], [-22080, -22848]], 'I': [[-1], [-606, -456], [-20216, -22382]], 'O': [[-1], [-17, -18], [-22382, -22924]]}<single_stall_count />{'W': [23103, 1, 0], 'I': [23103, 37, 0], 'O': [23104, 1216, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [512, 0], 'I': [5624, 0], 'O': [2432, 722]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [722, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-16968, -23104], [-20672, -22382]], 1: [[-23104, -23104], [-22382, -23104]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>