
---------- Begin Simulation Statistics ----------
simSeconds                                   0.671528                       # Number of seconds simulated (Second)
simTicks                                 671528474000                       # Number of ticks simulated (Tick)
finalTick                                672518792000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2694.16                       # Real time elapsed on the host (Second)
hostTickRate                                249253834                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680116                       # Number of bytes of host memory used (Byte)
simInsts                                    271754726                       # Number of instructions simulated (Count)
simOps                                      329390813                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   100868                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     122261                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1343056948                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       329213993                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      579584727                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 332833                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1749668                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           4442576                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples          1343054359                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.431542                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.234081                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                1165092178     86.75%     86.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  28253868      2.10%     88.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  37495978      2.79%     91.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  22934295      1.71%     93.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  51098297      3.80%     97.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  27768973      2.07%     99.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   8809035      0.66%     99.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1370125      0.10%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    231610      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1343054359                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                   8516      0.02%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    306      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                   236      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               44204033     99.98%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   720      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     19121238      3.30%      3.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     117346029     20.25%     23.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          200      0.00%     23.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     23.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     23.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     23.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     23.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     23.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     23.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     23.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     23.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     23.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd     38282052      6.61%     30.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     30.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         6087      0.00%     30.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     30.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     30.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     38240361      6.60%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult     38242076      6.60%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     43.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    309215494     53.35%     96.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     19131190      3.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      579584727                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.431541                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            44213813                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.076285                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1826420173                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               156293756                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       155545499                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                720350280                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites               174669906                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses       172151274                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   248242947                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                   356434355                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         579488642                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     309156187                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     96079                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   3                       # Number of nop insts executed (Count)
system.cpu.numRefs                          328287370                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       19495882                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     19131183                       # Number of stores executed (Count)
system.cpu.numRate                           0.431470                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              32                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            2589                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   270097332                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     327464323                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.972492                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.972492                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.201106                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.201106                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  523176282                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 135676131                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                  363456359                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    58487613                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   58488570                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 669802503                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       57798060                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      19171026                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                19974477                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          19974421                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            187380                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             19792465                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   40                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                19792451                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999999                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              43                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               43                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1813958                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            187378                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1342740247                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.243878                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.110609                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1232543519     91.79%     91.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        48269858      3.59%     95.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        30607251      2.28%     97.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           24051      0.00%     97.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           27498      0.00%     97.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         7953439      0.59%     98.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          518616      0.04%     98.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         7449193      0.55%     98.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        15346822      1.14%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1342740247                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            270097332                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              327464323                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    76488217                       # Number of memory references committed (Count)
system.cpu.commit.loads                      57357063                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   19484099                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions        172125836                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   212342018                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     19118400      5.84%      5.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    117102440     35.76%     41.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          194      0.00%     41.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     41.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     41.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     41.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     41.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     41.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     41.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     41.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     41.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     41.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd     38276864     11.69%     53.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         6080      0.00%     53.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     53.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     53.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     38235328     11.68%     64.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult     38236800     11.68%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     57357063     17.52%     94.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     19131154      5.84%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    327464323                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      15346822                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       21359502                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          21359502                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      21359502                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         21359502                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     55154485                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        55154485                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     55154485                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       55154485                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 3758981124232                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 3758981124232                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 3758981124232                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 3758981124232                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     76513987                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      76513987                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     76513987                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     76513987                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.720842                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.720842                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.720842                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.720842                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 68153.680054                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 68153.680054                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 68153.680054                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 68153.680054                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs   1286305688                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     28881848                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      44.536821                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     19119713                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          19119713                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     26268654                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      26268654                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     26268654                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     26268654                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     28885831                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     28885831                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     28885831                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     28885831                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 2657678660000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 2657678660000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 2657678660000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 2657678660000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.377524                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.377524                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.377524                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.377524                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 92006.307868                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 92006.307868                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 92006.307868                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 92006.307868                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               28885828                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2237692                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2237692                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     55145141                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      55145141                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 3758364217000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 3758364217000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     57382833                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     57382833                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.961004                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.961004                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 68154.041296                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 68154.041296                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     26260910                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     26260910                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     28884231                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     28884231                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 2657550959000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 2657550959000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.503360                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.503360                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 92006.983291                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 92006.983291                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     19121810                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       19121810                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         9344                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         9344                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    616907232                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    616907232                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     19131154                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     19131154                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000488                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000488                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 66021.750000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 66021.750000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         7744                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         7744                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1600                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1600                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    127701000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    127701000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000084                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000084                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 79813.125000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 79813.125000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             50298637                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           28885828                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.741291                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          253                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          759                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          334941776                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         334941776                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 10980084                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            1289717176                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  16444884                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              25723096                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 189119                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             19439818                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              331351992                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    16                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           39820542                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      277988085                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    19974477                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           19792452                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    1303044696                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  378242                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                  39765037                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 74919                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1343054359                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.251010                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.237199                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1275700766     94.99%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2798390      0.21%     95.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 18507266      1.38%     96.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  5331371      0.40%     96.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  3743799      0.28%     97.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3732566      0.28%     97.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  4337705      0.32%     97.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  9570735      0.71%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 19331761      1.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1343054359                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014872                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.206982                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       39765006                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          39765006                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      39765006                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         39765006                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           31                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              31                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           31                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             31                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      2756500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      2756500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      2756500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      2756500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     39765037                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      39765037                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     39765037                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     39765037                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 88919.354839                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 88919.354839                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 88919.354839                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 88919.354839                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           31                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                31                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            1                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           30                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           30                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           30                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           30                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2677000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2677000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2677000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2677000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 89233.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 89233.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 89233.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 89233.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     31                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     39765006                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        39765006                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           31                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            31                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      2756500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      2756500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     39765037                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     39765037                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 88919.354839                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 88919.354839                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            1                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           30                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           30                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2677000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2677000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 89233.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 89233.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 5770                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 31                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             186.129032                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          159060179                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         159060179                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    189119                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                 1133750026                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 19856846                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              329213997                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                56010                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 57798060                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                19171026                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                  11944839                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    30156                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         187346                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           50                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               187396                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                327718166                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               327696773                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 246342992                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 316811229                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.243993                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.777570                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                           0                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  440993                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  39874                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   67                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               28880610                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           57357063                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            333.647076                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           135.276898                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   5963      0.01%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  731      0.00%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1104      0.00%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  755      0.00%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  721      0.00%      0.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  765      0.00%      0.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  713      0.00%      0.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1507      0.00%      0.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 9991      0.02%      0.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 6935      0.01%      0.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               2888      0.01%      0.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3789      0.01%      0.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               5034      0.01%      0.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             123604      0.22%      0.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             474585      0.83%      1.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            1205966      2.10%      3.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            1705595      2.97%      6.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179            2577483      4.49%     10.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             845599      1.47%     12.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199            1345302      2.35%     14.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209            1519076      2.65%     17.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219            1060018      1.85%     19.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229            1256458      2.19%     21.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239            1025447      1.79%     22.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249             730530      1.27%     24.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259            1627419      2.84%     27.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269            1700919      2.97%     30.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279            1909386      3.33%     33.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289            5280630      9.21%     42.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299            4088965      7.13%     49.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows         28839185     50.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1444                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             57357063                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 189119                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 21035642                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              1212962101                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  27124476                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              81743021                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              330085675                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    75                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               75320794                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    111                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  68797                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           369330546                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   853043425                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                273018733                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                212355014                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             366419901                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2910642                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 160408972                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1656649073                       # The number of ROB reads (Count)
system.cpu.rob.writes                       658870828                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                270097332                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  327464323                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandMisses::cpu.inst                   30                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             28885830                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                28885860                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  30                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            28885830                       # number of overall misses (Count)
system.l2.overallMisses::total               28885860                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         2629000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    2604302038500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       2604304667500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        2629000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   2604302038500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      2604304667500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 30                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           28885830                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              28885860                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                30                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          28885830                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             28885860                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total                     1                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total                    1                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 87633.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 90158.463111                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    90158.460489                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 87633.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 90158.463111                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   90158.460489                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks             19119569                       # number of writebacks (Count)
system.l2.writebacks::total                  19119569                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               30                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         28885830                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            28885860                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              30                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        28885830                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           28885860                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      2319000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 2315443758500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   2315446077500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      2319000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 2315443758500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  2315446077500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total                 1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total                1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst        77300                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 80158.463804                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 80158.460835                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst        77300                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 80158.463804                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 80158.460835                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       28885947                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           38                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             38                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            30                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               30                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      2629000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      2629000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           30                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             30                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 87633.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 87633.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           30                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           30                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      2319000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      2319000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        77300                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        77300                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data             1600                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1600                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    124985000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      124985000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           1600                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              1600                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 78115.625000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 78115.625000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1600                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1600                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    108985000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    108985000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 68115.625000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 68115.625000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.data     28884230                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        28884230                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 2604177053500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 2604177053500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     28884230                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      28884230                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 90159.130207                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 90159.130207                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     28884230                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     28884230                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 2315334773500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 2315334773500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 80159.130899                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 80159.130899                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           31                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               31                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           31                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           31                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks     19119713                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total         19119713                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks     19119713                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total     19119713                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     57775638                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   28885947                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.000130                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.055269                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.165658                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4095.779074                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000013                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000040                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.999946                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  420                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1367                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2309                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  491059699                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 491059699                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples  19119569.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        31.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples  28885830.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000072878750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds      1194383                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds      1194383                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            69453428                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState           17959012                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    28885861                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                   19119569                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  28885861                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                 19119569                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.95                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.90                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              28885861                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6             19119569                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 9097396                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 8954018                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 7590491                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                 3243949                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 234848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 866569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                1259560                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                1316069                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                1326910                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                1292966                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                1303360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                1308630                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                1370243                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                1408739                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                1254216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                1233731                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                1228755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                1198399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                1197136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                1197299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  24980                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  18772                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  14527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  12449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  11022                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   9523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   7689                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   6227                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   5228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   4261                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   2963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   1867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   1246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    373                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples      1194383                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      24.184833                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     23.853043                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      4.043842                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15          10036      0.84%      0.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31       1113599     93.24%     94.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47         69753      5.84%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63           965      0.08%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             6      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::400-415            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-431            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total       1194383                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples      1194383                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.007905                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.007653                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.091964                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16          1185304     99.24%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             8719      0.73%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              358      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total       1194383                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              1848695104                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys           1223652416                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2752966070.05825901                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1822189919.52975607                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  671528546500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      13988.60                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         1984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data   1848693120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks   1223652480                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2954.454020664506                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2752963115.604238510132                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1822190014.834724426270                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           31                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data     28885830                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks     19119569                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1036250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 1115348764500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 17171651190500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33427.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     38612.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    898119.16                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data   1848692992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     1848694976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks   1223652416                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total   1223652416                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data     28885828                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        28885859                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks     19119569                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total       19119569                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst           2954                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2752962925                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2752965879                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         2954                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total          2954                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1822189920                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1822189920                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1822189920                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          2954                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2752962925                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       4575155799                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             28885861                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts            19119570                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0      1937992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1      1778801                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2      1860701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3      1929673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4      1773100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5      1605514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6      1786722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7      1751669                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8      1805800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9      2013037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10      1919743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11      1781603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12      1853932                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13      1683000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14      1610492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15      1794082                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0      1172674                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1      1196983                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2      1187345                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3      1164798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4      1198628                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5      1217615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6      1198420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7      1203239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8      1223965                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9      1180903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10      1178121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11      1198369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12      1185696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13      1203295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14      1222235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15      1187284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            573739907000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat          144429305000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       1115349800750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19862.31                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           38612.31                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits            26195599                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits           16798181                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.69                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           87.86                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      5011642                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   613.041356                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   456.326966                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   361.424268                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       468935      9.36%      9.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       622310     12.42%     21.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       480660      9.59%     31.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       398793      7.96%     39.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       508033     10.14%     49.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767       425336      8.49%     57.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895       253830      5.06%     63.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023       206986      4.13%     67.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151      1646759     32.86%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      5011642                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead            1848695104                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten         1223652480                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2752.966070                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1822.190015                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   35.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               21.51                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              14.24                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.56                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     17878759920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      9502759695                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   102988652340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   49797244440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 53009626800.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 299319062340                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   5809194720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  538305300255                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   801.612026                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  12503714750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  22423700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 636602149250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     17904471060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      9516425490                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   103256516580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   50006910960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 53009626800.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 299220288750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   5892411360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  538806651000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   802.358607                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  12721707750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  22423700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 636384256750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            28884259                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      19119569                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           9766093                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1600                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1600                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       28884261                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     86657382                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                86657382                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   3072347392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               3072347392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           28885861                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 28885861    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             28885861                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy        142187764000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       152290289500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       57771523                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     28885662                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp           28884259                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     38239282                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           31                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         19532493                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              1600                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             1600                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             30                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      28884230                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           92                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     86657486                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               86657578                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   3072354624                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              3072358592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        28885947                       # Total snoops (Count)
system.tol2bus.snoopTraffic                1223652416                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          57771807                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000006                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.002368                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                57771483    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     324      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            57771807                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 672518792000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        48005603500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             46500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       43328742000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      57771719                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     28885859                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             324                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          324                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000027                       # Number of seconds simulated (Second)
simTicks                                     26873000                       # Number of ticks simulated (Tick)
finalTick                                672545665000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                265117925                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                    271764811                       # Number of instructions simulated (Count)
simOps                                      329402831                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               2678050430                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 3245669106                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            53746                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           21228                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      246                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18544                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     40                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9484                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5411                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  91                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               35431                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.523383                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.397978                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     28935     81.67%     81.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2288      6.46%     88.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1326      3.74%     91.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       835      2.36%     94.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       677      1.91%     96.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       505      1.43%     97.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       417      1.18%     98.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       220      0.62%     99.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       228      0.64%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 35431                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      90     17.68%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     17.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    245     48.13%     65.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   174     34.18%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          492      2.65%      2.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11607     62.59%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           35      0.19%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            16      0.09%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4274     23.05%     88.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2107     11.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18544                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.345030                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 509                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.027448                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    72479                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   30631                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16898                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      595                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     338                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18235                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         326                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             18217                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4163                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       333                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  66                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6234                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3147                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2071                       # Number of stores executed (Count)
system.cpu.numRate                           0.338946                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             167                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           18315                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10085                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12018                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.329301                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.329301                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.187642                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.187642                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18837                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11938                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2838                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2931                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2270                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4713                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2345                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          558                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          133                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5347                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3785                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               373                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1941                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  230                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1656                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.853168                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     404                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             583                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              567                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           81                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9683                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               696                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        33513                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.358995                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.343800                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           29931     89.31%     89.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1316      3.93%     93.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             611      1.82%     95.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             291      0.87%     95.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             349      1.04%     96.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             184      0.55%     97.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             124      0.37%     97.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              96      0.29%     98.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             611      1.82%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        33513                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10098                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12031                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4190                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2641                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2192                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11224                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   199                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7713     64.11%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     65.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2641     21.95%     87.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1549     12.88%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12031                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           611                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4548                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4548                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4548                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4548                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          760                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             760                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          760                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            760                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     62229487                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     62229487                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     62229487                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     62229487                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5308                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5308                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5308                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5308                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.143180                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.143180                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.143180                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.143180                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 81880.903947                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 81880.903947                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 81880.903947                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 81880.903947                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3189                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           56                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      56.946429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           48                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                48                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          422                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           422                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          422                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          422                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          338                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          338                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     30834998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     30834998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     30834998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     30834998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063677                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063677                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063677                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063677                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 91227.804734                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 91227.804734                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 91227.804734                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 91227.804734                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    344                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3190                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3190                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          645                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           645                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     55390000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     55390000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3835                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3835                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.168188                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.168188                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 85875.968992                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 85875.968992                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          333                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          333                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          312                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          312                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     28805000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     28805000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.081356                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.081356                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 92323.717949                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 92323.717949                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       487000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       487000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 162333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 162333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       484000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       484000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 161333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 161333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1358                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1358                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          115                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          115                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      6839487                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      6839487                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.078072                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.078072                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59473.800000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59473.800000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           89                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           89                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      2029998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      2029998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.017651                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.017651                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 78076.846154                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 78076.846154                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 6308                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1368                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.611111                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          894                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21880                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21880                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8510                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 21805                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      4008                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   387                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    721                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1546                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    87                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23840                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   309                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               7583                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          23255                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5347                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2076                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         23948                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1608                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  415                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2668                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      3043                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   203                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              35431                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.754650                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.100913                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    30493     86.06%     86.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      434      1.22%     87.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      524      1.48%     88.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      436      1.23%     90.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      452      1.28%     91.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      547      1.54%     92.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      322      0.91%     93.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      311      0.88%     94.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1912      5.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                35431                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.099486                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.432683                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2765                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2765                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2765                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2765                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          278                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             278                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          278                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            278                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     21256999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     21256999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     21256999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     21256999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3043                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3043                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3043                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3043                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.091357                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.091357                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.091357                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.091357                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 76464.025180                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 76464.025180                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 76464.025180                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 76464.025180                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          184                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      61.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          218                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               218                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           59                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            59                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           59                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           59                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          219                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          219                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          219                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          219                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     16618499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     16618499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     16618499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     16618499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.071968                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.071968                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.071968                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.071968                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 75883.557078                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 75883.557078                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 75883.557078                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 75883.557078                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    218                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2765                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2765                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          278                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           278                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     21256999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     21256999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3043                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3043                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.091357                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.091357                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 76464.025180                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 76464.025180                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           59                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           59                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          219                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          219                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     16618499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     16618499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.071968                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.071968                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 75883.557078                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 75883.557078                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             39843280                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                474                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           84057.552743                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           98                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12390                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12390                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       721                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6851                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1153                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21540                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   86                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4713                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2345                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   246                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        66                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1049                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             88                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          694                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  782                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17708                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   17162                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8923                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14894                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.319317                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.599100                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         167                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2077                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    798                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   55                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     44                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2641                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             31.756153                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            69.332578                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2202     83.38%     83.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   15      0.57%     83.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    4      0.15%     84.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.08%     84.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.04%     84.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.04%     84.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  5      0.19%     84.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  4      0.15%     84.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 25      0.95%     85.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                122      4.62%     90.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 29      1.10%     91.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 10      0.38%     91.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 29      1.10%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  9      0.34%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  8      0.30%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                125      4.73%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 26      0.98%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  3      0.11%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.04%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.04%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  3      0.11%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.04%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.04%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               14      0.53%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              621                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2641                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    721                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8782                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8905                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           9611                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      4045                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3367                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22829                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    821                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1632                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1159                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20769                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30571                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23867                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      239                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11181                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9620                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   8                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1795                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            54395                       # The number of ROB reads (Count)
system.cpu.rob.writes                           45175                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10085                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12018                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     19                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        20                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    19                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       20                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  200                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  338                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     538                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 200                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 338                       # number of overall misses (Count)
system.l2.overallMisses::total                    538                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        16082500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        30686500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           46769000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       16082500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       30686500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          46769000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                219                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                339                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   558                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               219                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               339                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  558                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.913242                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.997050                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.964158                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.913242                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.997050                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.964158                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80412.500000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 90788.461538                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    86931.226766                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80412.500000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 90788.461538                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   86931.226766                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   83                       # number of writebacks (Count)
system.l2.writebacks::total                        83                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              200                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              338                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 538                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             200                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             338                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                538                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     14092500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     27286500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       41379000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     14092500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     27286500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      41379000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.913242                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.997050                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.964158                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.913242                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.997050                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.964158                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70462.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 80729.289941                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 76912.639405                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70462.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 80729.289941                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 76912.639405                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            714                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        57000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        57000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              19                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 19                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           200                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              200                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     16082500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     16082500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          219                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            219                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.913242                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.913242                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80412.500000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80412.500000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          200                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          200                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     14092500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     14092500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.913242                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.913242                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70462.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70462.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               26                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  26                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2381500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2381500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             26                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                26                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 91596.153846                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 91596.153846                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           26                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              26                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      2121500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      2121500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 81596.153846                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 81596.153846                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          312                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             312                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     28305000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     28305000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          313                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           313                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996805                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996805                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 90721.153846                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 90721.153846                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          312                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          312                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     25165000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     25165000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996805                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996805                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 80657.051282                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 80657.051282                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          218                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              218                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          218                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          218                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           48                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               48                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           48                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           48                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         8288                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4810                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.723077                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      90.550742                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        94.178026                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3911.271232                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.022107                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.022993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.954900                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  221                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1839                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2036                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9698                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9698                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        83.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       199.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       338.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000029599750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1090                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 75                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         537                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         83                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       537                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       83                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.84                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   537                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   83                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     280                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     156                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      62                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      95.800000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     93.749378                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     21.970435                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             2     40.00%     40.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::100-103            1     20.00%     60.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-107            1     20.00%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::124-127            1     20.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                5    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   34368                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 5312                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1278904476.61221313                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              197670524.31808880                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      26795500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      43218.55                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        12736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         5120                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 473932943.846983969212                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 804971532.765229105949                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 190525806.571651846170                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          199                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          338                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           83                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      5890500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     13144750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    499491250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29600.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     38889.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   6017966.87                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        12736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          34496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        12736                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        12736                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         5312                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         5312                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          199                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          340                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             539                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           83                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             83                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      473932944                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      809734678                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1283667622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    473932944                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     473932944                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    197670524                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        197670524                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    197670524                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     473932944                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     809734678                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1481338146                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  537                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  80                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           75                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           73                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 8966500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2685000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           19035250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16697.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           35447.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 337                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 54                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            62.76                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           67.50                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          239                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   183.966527                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   128.765958                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   185.815664                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          110     46.03%     46.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           70     29.29%     75.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           22      9.21%     84.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           18      7.53%     92.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            6      2.51%     94.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            7      2.93%     97.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            3      1.26%     98.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      0.84%     99.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            1      0.42%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          239                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 34368                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               5120                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1278.904477                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              190.525807                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   11.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.49                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               63.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          828240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          459195                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1970640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        167040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     12112500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       119040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      18115215                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   674.104678                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       199000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     25634000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          792540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          447810                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1870680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        250560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     12008190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       206880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      18035220                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   671.127898                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       428000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     25405000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 513                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            83                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               627                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 26                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                26                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            511                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1789                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1789                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        39808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    39808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                540                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      540    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  540                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1715500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2888000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1250                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          710                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                533                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          131                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          218                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              927                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                26                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               26                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            219                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           313                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             3                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          655                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1030                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1685                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        24896                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   52800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             714                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      5312                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1275                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003137                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.055945                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1271     99.69%     99.69% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       4      0.31%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1275                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     26873000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             827500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            327000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            513000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1123                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          562                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               4                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
