Fitter report for q4-quartus
Wed Jun 30 14:21:56 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Wed Jun 30 14:21:56 2021      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; q4-quartus                                 ;
; Top-level Entity Name              ; dff_logic_mix                              ;
; Family                             ; Cyclone IV GX                              ;
; Device                             ; EP4CGX15BN11C8                             ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 8 / 14,400 ( < 1 % )                       ;
;     Total combinational functions  ; 4 / 14,400 ( < 1 % )                       ;
;     Dedicated logic registers      ; 8 / 14,400 ( < 1 % )                       ;
; Total registers                    ; 8                                          ;
; Total pins                         ; 20 / 81 ( 25 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 552,960 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0 / 2 ( 0 % )                              ;
; Total GXB Receiver Channel PMA     ; 0 / 2 ( 0 % )                              ;
; Total GXB Transmitter Channel PCS  ; 0 / 2 ( 0 % )                              ;
; Total GXB Transmitter Channel PMA  ; 0 / 2 ( 0 % )                              ;
; Total PLLs                         ; 0 / 3 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CGX15BN11C8                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; q_preset[0] ; Incomplete set of assignments ;
; q_preset[1] ; Incomplete set of assignments ;
; q_preset[2] ; Incomplete set of assignments ;
; q_preset[3] ; Incomplete set of assignments ;
; q_reset[0]  ; Incomplete set of assignments ;
; q_reset[1]  ; Incomplete set of assignments ;
; q_reset[2]  ; Incomplete set of assignments ;
; q_reset[3]  ; Incomplete set of assignments ;
; d_preset[0] ; Incomplete set of assignments ;
; clk_preset  ; Incomplete set of assignments ;
; preset      ; Incomplete set of assignments ;
; d_preset[1] ; Incomplete set of assignments ;
; d_preset[2] ; Incomplete set of assignments ;
; d_preset[3] ; Incomplete set of assignments ;
; d_reset[0]  ; Incomplete set of assignments ;
; clk_reset   ; Incomplete set of assignments ;
; reset       ; Incomplete set of assignments ;
; d_reset[1]  ; Incomplete set of assignments ;
; d_reset[2]  ; Incomplete set of assignments ;
; d_reset[3]  ; Incomplete set of assignments ;
+-------------+-------------------------------+


+-------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                    ;
+---------------------+-------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]     ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+-------------------+----------------------------+--------------------------+
; Placement (by node) ;                   ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 67 ) ; 0.00 % ( 0 / 67 )          ; 0.00 % ( 0 / 67 )        ;
;     -- Achieved     ; 0.00 % ( 0 / 67 ) ; 0.00 % ( 0 / 67 )          ; 0.00 % ( 0 / 67 )        ;
;                     ;                   ;                            ;                          ;
; Routing (by net)    ;                   ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )  ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )  ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+-------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 57 )     ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Iagof/Documents/Estudos/Per-odo-6-facul/SISTEMAS-EMBARCADOS/trabalhofinal01/q4/output_files/q4-quartus.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 8 / 14,400 ( < 1 % ) ;
;     -- Combinational with no register       ; 0                    ;
;     -- Register only                        ; 4                    ;
;     -- Combinational with a register        ; 4                    ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 0                    ;
;     -- 3 input functions                    ; 0                    ;
;     -- <=2 input functions                  ; 4                    ;
;     -- Register only                        ; 4                    ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 4                    ;
;     -- arithmetic mode                      ; 0                    ;
;                                             ;                      ;
; Total registers*                            ; 8 / 14,733 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 8 / 14,400 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 333 ( 0 % )      ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 8 / 900 ( < 1 % )    ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 20 / 81 ( 25 % )     ;
;     -- Clock pins                           ; 2 / 6 ( 33 % )       ;
;     -- Dedicated input pins                 ; 0 / 12 ( 0 % )       ;
;                                             ;                      ;
; Global signals                              ; 4                    ;
; M9Ks                                        ; 0 / 60 ( 0 % )       ;
; Total block memory bits                     ; 0 / 552,960 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 552,960 ( 0 % )  ;
; PLLs                                        ; 0 / 3 ( 0 % )        ;
; Global clocks                               ; 4 / 20 ( 20 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; GXB Receiver channel PCSs                   ; 0 / 2 ( 0 % )        ;
; GXB Receiver channel PMAs                   ; 0 / 2 ( 0 % )        ;
; GXB Transmitter channel PCSs                ; 0 / 2 ( 0 % )        ;
; GXB Transmitter channel PMAs                ; 0 / 2 ( 0 % )        ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%         ;
; Peak interconnect usage (total/H/V)         ; 0% / 0% / 0%         ;
; Maximum fan-out                             ; 4                    ;
; Highest non-global fan-out                  ; 1                    ;
; Total fan-out                               ; 67                   ;
; Average fan-out                             ; 0.99                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 8 / 14400 ( < 1 % ) ; 0 / 14400 ( 0 % )              ;
;     -- Combinational with no register       ; 0                   ; 0                              ;
;     -- Register only                        ; 4                   ; 0                              ;
;     -- Combinational with a register        ; 4                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 0                   ; 0                              ;
;     -- 3 input functions                    ; 0                   ; 0                              ;
;     -- <=2 input functions                  ; 4                   ; 0                              ;
;     -- Register only                        ; 4                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 4                   ; 0                              ;
;     -- arithmetic mode                      ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 8                   ; 0                              ;
;     -- Dedicated logic registers            ; 8 / 14400 ( < 1 % ) ; 0 / 14400 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 8 / 900 ( < 1 % )   ; 0 / 900 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 20                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0                   ; 0                              ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
; Clock control block                         ; 4 / 23 ( 17 % )     ; 0 / 23 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 62                  ; 5                              ;
;     -- Registered Connections               ; 8                   ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 12                  ; 0                              ;
;     -- Output Ports                         ; 8                   ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; clk_preset  ; B27   ; 3A       ; 16           ; 0            ; 14           ; 4                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; clk_reset   ; A31   ; 3A       ; 16           ; 0            ; 21           ; 4                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; d_preset[0] ; B22   ; 3        ; 8            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; d_preset[1] ; B41   ; 5        ; 33           ; 15           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; d_preset[2] ; A58   ; 6        ; 33           ; 28           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; d_preset[3] ; A48   ; 5        ; 33           ; 14           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; d_reset[0]  ; B38   ; 5        ; 33           ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; d_reset[1]  ; B56   ; 7        ; 22           ; 31           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; d_reset[2]  ; A37   ; 4        ; 26           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; d_reset[3]  ; B32   ; 4        ; 26           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; preset      ; B28   ; 4        ; 16           ; 0            ; 0            ; 4                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; reset       ; A32   ; 4        ; 16           ; 0            ; 7            ; 4                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; q_preset[0] ; A26   ; 3        ; 8            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; q_preset[1] ; B39   ; 5        ; 33           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; q_preset[2] ; A57   ; 6        ; 33           ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; q_preset[3] ; A49   ; 5        ; 33           ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; q_reset[0]  ; A46   ; 5        ; 33           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; q_reset[1]  ; A36   ; 4        ; 24           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; q_reset[2]  ; A43   ; 5        ; 33           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; q_reset[3]  ; B31   ; 4        ; 24           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                       ;
+----------+------------------+--------------------------+------------------+---------------------------+
; Location ; Pin Name         ; Reserved As              ; User Signal Name ; Pin Type                  ;
+----------+------------------+--------------------------+------------------+---------------------------+
; A23      ; MSEL2            ; -                        ; -                ; Dedicated Programming Pin ;
; B20      ; MSEL1            ; -                        ; -                ; Dedicated Programming Pin ;
; A24      ; MSEL0            ; -                        ; -                ; Dedicated Programming Pin ;
; B21      ; CONF_DONE        ; -                        ; -                ; Dedicated Programming Pin ;
; A25      ; nSTATUS          ; -                        ; -                ; Dedicated Programming Pin ;
; A28      ; DIFFIO_B1n, NCEO ; Use as programming pin   ; ~ALTERA_NCEO~    ; Dual Purpose Pin          ;
; A74      ; DATA0            ; As input tri-stated      ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; B63      ; ASDO             ; As input tri-stated      ; ~ALTERA_ASDO~    ; Dual Purpose Pin          ;
; A75      ; NCSO             ; As input tri-stated      ; ~ALTERA_NCSO~    ; Dual Purpose Pin          ;
; B64      ; DCLK             ; As output driving ground ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; A76      ; nCONFIG          ; -                        ; -                ; Dedicated Programming Pin ;
; B65      ; nCE              ; -                        ; -                ; Dedicated Programming Pin ;
+----------+------------------+--------------------------+------------------+---------------------------+


+------------------------------------------------------------------------------+
; I/O Bank Usage                                                               ;
+----------+-----------------+---------------+--------------+------------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+-----------------+---------------+--------------+------------------+
; QL0      ; 0 / 8 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 3 / 8 ( 38 % )  ; 2.5V          ; --           ; --               ;
; 3A       ; 2 / 2 ( 100 % ) ; --            ; --           ; 2.5V             ;
; 4        ; 6 / 14 ( 43 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 7 / 12 ( 58 % ) ; 2.5V          ; --           ; --               ;
; 6        ; 2 / 12 ( 17 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )   ; --            ; --           ; 2.5V             ;
; 8        ; 0 / 5 ( 0 % )   ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % ) ; 2.5V          ; --           ; --               ;
+----------+-----------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; A2       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; A4       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; A5       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A8       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A10      ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A15      ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A17      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; A18      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A19      ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A20      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; A21      ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A23      ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A24      ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A25      ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A26      ; 22         ; 3        ; q_preset[0]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A27      ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A28      ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A29      ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A30      ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A31      ; 29         ; 3A       ; clk_reset                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A32      ; 31         ; 4        ; reset                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A33      ; 33         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A34      ; 35         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A35      ; 36         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A36      ; 37         ; 4        ; q_reset[1]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A37      ; 39         ; 4        ; d_reset[2]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A38      ; 41         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A39      ; 43         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A40      ; 44         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A41      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; A42      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A43      ; 45         ; 5        ; q_reset[2]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A44      ; 46         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; A45      ; 48         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; A46      ; 50         ; 5        ; q_reset[0]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A47      ; 51         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; A48      ; 52         ; 5        ; d_preset[3]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A49      ; 54         ; 5        ; q_preset[3]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A50      ; 55         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; A51      ; 57         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; A52      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A53      ; 60         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; A54      ; 62         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; A55      ; 63         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; A56      ; 65         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; A57      ; 66         ; 6        ; q_preset[2]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A58      ; 68         ; 6        ; d_preset[2]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A59      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A60      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; A61      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A62      ; 71         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A63      ; 73         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A64      ; 75         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A65      ; 77         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A66      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A67      ; 79         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A68      ; 81         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A69      ; 83         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A70      ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A71      ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A72      ; 87         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A73      ; 89         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A74      ; 90         ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A75      ; 92         ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A76      ; 94         ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A77      ; 96         ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A78      ; 98         ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A79      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; A80      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; B6       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B7       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B8       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; B9       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B11      ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; B13      ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B15      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B19      ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B20      ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ; 21         ; 3        ; d_preset[0]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B23      ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B25      ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B27      ; 30         ; 3A       ; clk_preset                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B28      ; 32         ; 4        ; preset                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B29      ; 34         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B30      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B31      ; 38         ; 4        ; q_reset[3]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B32      ; 40         ; 4        ; d_reset[3]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B33      ; 42         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B34      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B35      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; B36      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B37      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B38      ; 47         ; 5        ; d_reset[0]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B39      ; 49         ; 5        ; q_preset[1]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B40      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; B41      ; 53         ; 5        ; d_preset[1]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B42      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B43      ; 56         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; B44      ; 58         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; B45      ; 59         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B46      ; 61         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B47      ; 64         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B48      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B49      ; 67         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B50      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; B51      ; 69         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B52      ; 70         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B53      ; 72         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B54      ; 74         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B55      ; 76         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B56      ; 78         ; 7        ; d_reset[1]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B57      ; 80         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B58      ; 82         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B59      ; 84         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B60      ; 85         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B61      ; 86         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B62      ; 88         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B63      ; 91         ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B64      ; 93         ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B65      ; 95         ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B66      ; 97         ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; B67      ; 99         ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; B68      ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                       ;
+----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+
; |dff_logic_mix             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 20   ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |dff_logic_mix      ; work         ;
+----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; q_preset[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q_preset[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q_preset[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q_preset[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q_reset[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q_reset[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q_reset[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q_reset[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; d_preset[0] ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; clk_preset  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; preset      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; d_preset[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; d_preset[2] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; d_preset[3] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; d_reset[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk_reset   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; d_reset[1]  ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; d_reset[2]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; d_reset[3]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                             ;
+------------------------------+-------------------+---------+
; Source Pin / Fanout          ; Pad To Core Index ; Setting ;
+------------------------------+-------------------+---------+
; d_preset[0]                  ;                   ;         ;
;      - q_preset[0]~0         ; 0                 ; 6       ;
; clk_preset                   ;                   ;         ;
; preset                       ;                   ;         ;
; d_preset[1]                  ;                   ;         ;
;      - q_preset[1]~1         ; 0                 ; 6       ;
; d_preset[2]                  ;                   ;         ;
;      - q_preset[2]~2         ; 1                 ; 6       ;
; d_preset[3]                  ;                   ;         ;
;      - q_preset[3]~3         ; 0                 ; 6       ;
; d_reset[0]                   ;                   ;         ;
;      - q_reset[0]~reg0feeder ; 0                 ; 6       ;
; clk_reset                    ;                   ;         ;
; reset                        ;                   ;         ;
; d_reset[1]                   ;                   ;         ;
;      - q_reset[1]~reg0       ; 1                 ; 6       ;
; d_reset[2]                   ;                   ;         ;
;      - q_reset[2]~reg0       ; 0                 ; 6       ;
; d_reset[3]                   ;                   ;         ;
;      - q_reset[3]~reg0feeder ; 0                 ; 6       ;
+------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                               ;
+------------+----------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name       ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------+----------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk_preset ; PIN_B27  ; 4       ; Clock        ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; clk_reset  ; PIN_A31  ; 4       ; Clock        ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; preset     ; PIN_B28  ; 4       ; Async. clear ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; reset      ; PIN_A32  ; 4       ; Async. clear ; yes    ; Global Clock         ; GCLK16           ; --                        ;
+------------+----------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                  ;
+------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name       ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_preset ; PIN_B27  ; 4       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; clk_reset  ; PIN_A31  ; 4       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; preset     ; PIN_B28  ; 4       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; reset      ; PIN_A32  ; 4       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
+------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-------------------+-------------+
; Name              ; Fan-Out     ;
+-------------------+-------------+
; d_reset[3]~input  ; 1           ;
; d_reset[2]~input  ; 1           ;
; d_reset[1]~input  ; 1           ;
; d_reset[0]~input  ; 1           ;
; d_preset[3]~input ; 1           ;
; d_preset[2]~input ; 1           ;
; d_preset[1]~input ; 1           ;
; d_preset[0]~input ; 1           ;
; q_preset[3]~3     ; 1           ;
; q_preset[2]~2     ; 1           ;
; q_preset[1]~1     ; 1           ;
; q_preset[0]~0     ; 1           ;
; q_reset[3]~reg0   ; 1           ;
; q_reset[2]~reg0   ; 1           ;
; q_reset[1]~reg0   ; 1           ;
; q_reset[0]~reg0   ; 1           ;
; q_preset[3]~reg0  ; 1           ;
; q_preset[2]~reg0  ; 1           ;
; q_preset[1]~reg0  ; 1           ;
; q_preset[0]~reg0  ; 1           ;
+-------------------+-------------+


+-----------------------------------------------------------+
; Routing Usage Summary                                     ;
+-----------------------------------+-----------------------+
; Routing Resource Type             ; Usage                 ;
+-----------------------------------+-----------------------+
; Block interconnects               ; 16 / 42,960 ( < 1 % ) ;
; C16 interconnects                 ; 4 / 1,518 ( < 1 % )   ;
; C4 interconnects                  ; 9 / 26,928 ( < 1 % )  ;
; Direct links                      ; 1 / 42,960 ( < 1 % )  ;
; GXB block output buffers          ; 0 / 1,200 ( 0 % )     ;
; Global clocks                     ; 4 / 20 ( 20 % )       ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )         ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )         ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )         ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )         ;
; Local interconnects               ; 0 / 14,400 ( 0 % )    ;
; R24 interconnects                 ; 0 / 1,710 ( 0 % )     ;
; R4 interconnects                  ; 6 / 37,740 ( < 1 % )  ;
+-----------------------------------+-----------------------+


+--------------------------------------------------------------------------+
; LAB Logic Elements                                                       ;
+--------------------------------------------+-----------------------------+
; Number of Logic Elements  (Average = 1.00) ; Number of LABs  (Total = 8) ;
+--------------------------------------------+-----------------------------+
; 1                                          ; 8                           ;
; 2                                          ; 0                           ;
; 3                                          ; 0                           ;
; 4                                          ; 0                           ;
; 5                                          ; 0                           ;
; 6                                          ; 0                           ;
; 7                                          ; 0                           ;
; 8                                          ; 0                           ;
; 9                                          ; 0                           ;
; 10                                         ; 0                           ;
; 11                                         ; 0                           ;
; 12                                         ; 0                           ;
; 13                                         ; 0                           ;
; 14                                         ; 0                           ;
; 15                                         ; 0                           ;
; 16                                         ; 0                           ;
+--------------------------------------------+-----------------------------+


+------------------------------------------------------------------+
; LAB-wide Signals                                                 ;
+------------------------------------+-----------------------------+
; LAB-wide Signals  (Average = 2.00) ; Number of LABs  (Total = 8) ;
+------------------------------------+-----------------------------+
; 1 Async. clear                     ; 8                           ;
; 1 Clock                            ; 8                           ;
+------------------------------------+-----------------------------+


+---------------------------------------------------------------------------+
; LAB Signals Sourced                                                       ;
+---------------------------------------------+-----------------------------+
; Number of Signals Sourced  (Average = 1.75) ; Number of LABs  (Total = 8) ;
+---------------------------------------------+-----------------------------+
; 0                                           ; 0                           ;
; 1                                           ; 2                           ;
; 2                                           ; 6                           ;
+---------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                       ;
+-------------------------------------------------+-----------------------------+
; Number of Signals Sourced Out  (Average = 1.00) ; Number of LABs  (Total = 8) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 0                           ;
; 1                                               ; 8                           ;
+-------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------+
; LAB Distinct Inputs                                                       ;
+---------------------------------------------+-----------------------------+
; Number of Distinct Inputs  (Average = 3.00) ; Number of LABs  (Total = 8) ;
+---------------------------------------------+-----------------------------+
; 0                                           ; 0                           ;
; 1                                           ; 0                           ;
; 2                                           ; 0                           ;
; 3                                           ; 8                           ;
+---------------------------------------------+-----------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 20        ; 0            ; 0            ; 20        ; 20        ; 0            ; 8            ; 0            ; 0            ; 12           ; 0            ; 8            ; 12           ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 20        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 20           ; 20           ; 20           ; 20           ; 20           ; 0         ; 20           ; 20           ; 0         ; 0         ; 20           ; 12           ; 20           ; 20           ; 8            ; 20           ; 12           ; 8            ; 20           ; 20           ; 20           ; 12           ; 20           ; 20           ; 20           ; 20           ; 20           ; 0         ; 20           ; 20           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; q_preset[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_preset[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_preset[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_preset[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_reset[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_reset[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_reset[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_reset[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d_preset[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_preset         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; preset             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d_preset[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d_preset[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d_preset[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d_reset[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_reset          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d_reset[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d_reset[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d_reset[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CGX15BN11C8 for design "q4-quartus"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location A28
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A74
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B63
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location A75
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location B64
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 20 pins of 20 total pins
    Info (169086): Pin q_preset[0] not assigned to an exact location on the device
    Info (169086): Pin q_preset[1] not assigned to an exact location on the device
    Info (169086): Pin q_preset[2] not assigned to an exact location on the device
    Info (169086): Pin q_preset[3] not assigned to an exact location on the device
    Info (169086): Pin q_reset[0] not assigned to an exact location on the device
    Info (169086): Pin q_reset[1] not assigned to an exact location on the device
    Info (169086): Pin q_reset[2] not assigned to an exact location on the device
    Info (169086): Pin q_reset[3] not assigned to an exact location on the device
    Info (169086): Pin d_preset[0] not assigned to an exact location on the device
    Info (169086): Pin clk_preset not assigned to an exact location on the device
    Info (169086): Pin preset not assigned to an exact location on the device
    Info (169086): Pin d_preset[1] not assigned to an exact location on the device
    Info (169086): Pin d_preset[2] not assigned to an exact location on the device
    Info (169086): Pin d_preset[3] not assigned to an exact location on the device
    Info (169086): Pin d_reset[0] not assigned to an exact location on the device
    Info (169086): Pin clk_reset not assigned to an exact location on the device
    Info (169086): Pin reset not assigned to an exact location on the device
    Info (169086): Pin d_reset[1] not assigned to an exact location on the device
    Info (169086): Pin d_reset[2] not assigned to an exact location on the device
    Info (169086): Pin d_reset[3] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'q4-quartus.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk_preset~input (placed in PIN B27 (CLK13, DIFFCLK_7n, REFCLK0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node clk_reset~input (placed in PIN A31 (CLK12, DIFFCLK_7p, REFCLK0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node preset~input (placed in PIN B28 (CLK15, DIFFCLK_6n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node reset~input (placed in PIN A32 (CLK14, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 8 input, 8 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X33_Y9
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.06 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clk_preset uses I/O standard 2.5 V at B27
    Info (169178): Pin clk_reset uses I/O standard 2.5 V at A31
Info (144001): Generated suppressed messages file C:/Users/Iagof/Documents/Estudos/Per-odo-6-facul/SISTEMAS-EMBARCADOS/trabalhofinal01/q4/output_files/q4-quartus.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5026 megabytes
    Info: Processing ended: Wed Jun 30 14:21:57 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Iagof/Documents/Estudos/Per-odo-6-facul/SISTEMAS-EMBARCADOS/trabalhofinal01/q4/output_files/q4-quartus.fit.smsg.


