design_file
../examples/paper_v3/paper_v3.v
prop_file
../examples/paper_v3/prop.v
prop_sig
prop
prop_cycle
0
clock_sig
clk
clock_model
init_0_oscillating
top_module
paper_v3
dump_model
paper_v3.model
dump_blif
off
pdr_corr_regs
off
//dump_ref
//paper_v3.ref
//dump_viol
//paper_v3.viol
pdr_verbosity
//2222222
6666666
