; MinZ generated code
; Generated: 2025-08-02 13:03:28


; Code section
    ORG $8000

; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.test_what_works.add_numbers
.Users.alice.dev.minz-ts.examples.test_what_works.add_numbers:
; TRUE SMC function with immediate anchors
a$immOP:
    LD A, 0        ; a anchor (will be patched)
a$imm0 EQU a$immOP+1
b$immOP:
    LD B, 0        ; b anchor (will be patched)
b$imm0 EQU b$immOP+1
    ; r5 = r3 + r4
    LD D, H
    LD E, L
    ADD HL, DE
    ; return r5
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.test_what_works.test_for_loops
.Users.alice.dev.minz-ts.examples.test_what_works.test_for_loops:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    ; r4 = 10
    LD A, 10
    LD E, A         ; Store to physical register E
    ; Initialize loop variable i
    ; for_loop_1:
for_loop_1:
    ; Check i < end
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP M, .L1
    LD HL, 0
    JP .L2
.L1:
    LD HL, 1
.L2:
    ; jump_if_not r6, for_end_2
    EXX               ; Switch to shadow registers
    LD A, B'         ; From shadow B'
    EXX               ; Switch back to main registers
    OR A
    JP Z, for_end_2
    ; Increment i
    LD D, H
    LD E, L
    ADD HL, DE
    ; r10 = 1
    LD A, 1
    EXX               ; Switch to shadow registers
    LD C', A         ; Store to shadow C'
    EXX               ; Switch back to main registers
    ; jump for_loop_1
    JP for_loop_1
    ; for_end_2:
for_end_2:
    ; r11 = load sum
    LD HL, ($F002)
    ; return r11
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.test_what_works.test_arrays
.Users.alice.dev.minz-ts.examples.test_what_works.test_arrays:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    ; Store to array[index] (u8)
    LD HL, ($F00A)    ; Virtual register 5 from memory
    PUSH HL
    ; Register 2 already in A
    POP HL
    LD (HL), A
    ; Store to array[index] (u8)
    LD HL, ($F012)    ; Virtual register 9 from memory
    PUSH HL
    LD A, H
    POP HL
    LD (HL), A
    ; Load array element (u8)
    PUSH HL
    LD A, E
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    LD H, A         ; Store to physical register H
    ; Load array element (u8)
    PUSH HL
    LD A, C
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    ; Register 15 already in A
    ; r16 = r12 + r15
    LD D, H
    LD E, L
    ADD HL, DE
    ; return r16
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.test_what_works.test_structs
.Users.alice.dev.minz-ts.examples.test_what_works.test_structs:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    PUSH DE
    ; r6 = load p
    LD HL, ($F002)
    ; Load field x (offset 0)
    LD E, (HL)
    INC HL
    LD D, (HL)
    EX DE, HL
    ; r8 = load p
    LD HL, ($F002)
    ; Load field y (offset 1)
    LD DE, 1
    ADD HL, DE
    LD E, (HL)
    INC HL
    LD D, (HL)
    EX DE, HL
    ; r10 = r7 + r9
    LD D, H
    LD E, L
    ADD HL, DE
    ; return r10
    POP DE
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.test_what_works.test_while
.Users.alice.dev.minz-ts.examples.test_what_works.test_while:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    ; loop_3:
loop_3:
    ; r5 = load i
    LD A, ($F002)
    ; Register 5 already in A
    ; r6 = 5
    LD A, 5
    EXX               ; Switch to shadow registers
    LD C', A         ; Store to shadow C'
    EXX               ; Switch back to main registers
    ; r7 = r5 < r6
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP M, .L3
    LD HL, 0
    JP .L4
.L3:
    LD HL, 1
.L4:
    LD ($F00E), HL    ; Virtual register 7 to memory
    ; jump_if_not r7, end_loop_4
    LD A, ($F00E)     ; Virtual register 7 from memory
    OR A
    JP Z, end_loop_4
    ; jump loop_3
    JP loop_3
    ; end_loop_4:
end_loop_4:
    ; r14 = load sum
    LD A, ($F006)
    LD C, A         ; Store to physical register C
    ; return r14
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.test_what_works.test_if
.Users.alice.dev.minz-ts.examples.test_what_works.test_if:
; TRUE SMC function with immediate anchors
x$immOP:
    LD C, 0        ; x anchor (will be patched)
x$imm0 EQU x$immOP+1
    ; r3 = 10
    LD A, 10
    ; Register 3 already in A
    ; r4 = r2 > r3
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP Z, .L6
    JP P, .L5
    LD HL, 0
    JP .L6
.L5:
    LD HL, 1
.L6:
    LD ($F008), HL    ; Virtual register 4 to memory
    ; jump_if_not r4, else_5
    LD A, ($F008)     ; Virtual register 4 from memory
    OR A
    JP Z, else_5
    LD A, (x$imm0)    ; Reuse from anchor
    LD ($F00A), A     ; Virtual register 5 to memory
    ; r7 = r5 << r0
    ; Shift left
    LD A, ($F00A)     ; Virtual register 5 from memory
    LD B, A       ; B = value to shift
    LD A, ($F000)     ; Virtual register 0 from memory
    LD C, A       ; C = shift count
    LD A, B       ; A = value
    OR A          ; Clear carry
    JR Z, .shl_done_6
    LD B, C       ; B = counter
.shl_loop_6:
    DEC B
    JP M, .shl_done_6
    SLA A         ; Shift left, 0 into bit 0
    JR .shl_loop_6
.shl_done_6:
    LD L, A
    LD H, 0
    ; return r7
    RET
    ; else_5:
else_5:
    LD A, (x$imm0)    ; Reuse from anchor
    EXX               ; Switch to shadow registers
    LD E', A         ; Store to shadow E'
    EXX               ; Switch back to main registers
    ; r9 = 5
    LD A, 5
    EXX               ; Switch to shadow registers
    LD E', A         ; Store to shadow E'
    EXX               ; Switch back to main registers
    ; r10 = r8 + r9
    LD D, H
    LD E, L
    ADD HL, DE
    ; return r10
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.test_what_works.test_tsmc
.Users.alice.dev.minz-ts.examples.test_what_works.test_tsmc:
; TRUE SMC function with immediate anchors
ptr$immOP:
    LD HL, 0       ; ptr anchor (will be patched)
ptr$imm0 EQU ptr$immOP+1
    LD ($F006), HL    ; Virtual register 3 to memory
    ; r4 = *r3
    LD HL, ($F006)    ; Virtual register 3 from memory
    LD A, (HL)
    LD D, A         ; Store to physical register D
    LD HL, (ptr$imm0)   ; Reuse from anchor
    LD D, H
    LD E, L
    ; Update TSMC reference ptr
    ; Register 7 already in HL
    LD (ptr$imm0), HL    ; Update TSMC reference immediate
    ; r8 = load result
    LD A, ($F004)
    LD H, A         ; Store to physical register H
    ; return r8
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: .Users.alice.dev.minz-ts.examples.test_what_works.main
.Users.alice.dev.minz-ts.examples.test_what_works.main:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    PUSH BC
    PUSH DE
    ; r4 = call test_for_loops
    ; Call to test_for_loops (args: 0)
    ; Found function, UsesTrueSMC=false
    CALL .Users.alice.dev.minz-ts.examples.test_what_works.test_for_loops
    ; r7 = call test_arrays
    ; Call to test_arrays (args: 0)
    ; Found function, UsesTrueSMC=false
    CALL .Users.alice.dev.minz-ts.examples.test_what_works.test_arrays
    LD ($F00E), HL    ; Virtual register 7 to memory
    ; r10 = call test_structs
    ; Call to test_structs (args: 0)
    ; Found function, UsesTrueSMC=false
    CALL .Users.alice.dev.minz-ts.examples.test_what_works.test_structs
    ; r13 = call test_while
    ; Call to test_while (args: 0)
    ; Found function, UsesTrueSMC=false
    CALL .Users.alice.dev.minz-ts.examples.test_what_works.test_while
    ; r17 = call test_if
    ; Call to test_if (args: 1)
    ; Stack-based parameter passing
    LD HL, ($F020)    ; Virtual register 16 from memory
    PUSH HL       ; Argument 0
    ; Found function, UsesTrueSMC=true
    ; TRUE SMC call to .Users.alice.dev.minz-ts.examples.test_what_works.test_if
    LD A, ($F020)     ; Virtual register 16 from memory
    LD (x$imm0), A        ; Patch x
    CALL .Users.alice.dev.minz-ts.examples.test_what_works.test_if
    ; Register 17 already in HL
    ; r19 = load result
    LD HL, ($F002)
    ; return r19
    POP DE
    POP BC
    RET

; TRUE SMC PATCH-TABLE
; Format: DW anchor_addr, DB size, DB param_tag
PATCH_TABLE:
    DW a$imm0           ; .Users.alice.dev.minz-ts.examples.test_what_works.add_numbers.a
    DB 1              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW b$imm0           ; .Users.alice.dev.minz-ts.examples.test_what_works.add_numbers.b
    DB 1              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW x$imm0           ; .Users.alice.dev.minz-ts.examples.test_what_works.test_if.x
    DB 1              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW ptr$imm0           ; .Users.alice.dev.minz-ts.examples.test_what_works.test_tsmc.ptr
    DB 2              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW 0              ; End of table
PATCH_TABLE_END:

; Runtime print helper functions
print_string:
    LD B, (HL)         ; B = length from first byte
    INC HL             ; HL -> string data
    LD A, B            ; Check if length is zero
    OR A
    RET Z              ; Return if empty string
print_loop:
    LD A, (HL)         ; Load character
    RST 16             ; Print character
    INC HL             ; Next character
    DJNZ print_loop    ; Decrement B and loop
    RET

print_u8_decimal:
    LD H, 0            ; HL = A (zero extend)
    LD L, A
    CALL print_u16_decimal
    RET

print_u16_decimal:
    LD BC, -10000
    LD DE, -1000
    CALL print_digit
    LD BC, -1000
    LD DE, -100
    CALL print_digit
    LD BC, -100
    LD DE, -10
    CALL print_digit
    LD BC, -10
    LD DE, -1
    CALL print_digit
    LD A, L
    ADD A, '0'         ; Convert to ASCII
    RST 16             ; Print last digit
    RET

print_digit:
    LD A, '0'-1
print_digit_loop:
    INC A
    ADD HL, BC         ; Subtract power of 10
    JR C, print_digit_loop
    ADD HL, DE         ; Add back one power of 10
    RST 16             ; Print digit
    RET

print_i8_decimal:
    BIT 7, A           ; Check sign bit
    JR Z, print_u8_decimal
    PUSH AF
    LD A, '-'          ; Print minus sign
    RST 16
    POP AF
    NEG                ; Make positive
    JR print_u8_decimal

print_i16_decimal:
    BIT 7, H           ; Check sign bit
    JR Z, print_u16_decimal
    PUSH HL
    LD A, '-'          ; Print minus sign
    RST 16
    POP HL
    LD A, H            ; Negate HL
    CPL
    LD H, A
    LD A, L
    CPL
    LD L, A
    INC HL
    JR print_u16_decimal

print_bool:
    OR A               ; Test if A is zero
    JR NZ, print_true
    LD HL, bool_false_str
    JR print_string
print_true:
    LD HL, bool_true_str
    JR print_string

bool_true_str:
    DB 4, "true"      ; Length + data
bool_false_str:
    DB 5, "false"     ; Length + data


    END main
