###############################################################
#  Generated by:      Cadence Encounter 11.12-s119_1
#  OS:                Linux x86_64(Host ID khalid.fransg)
#  Generated on:      Mon May 12 15:04:42 2014
#  Design:            mini_mips_p
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix mini_mips_p_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[LO][29]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][29]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.121
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.379
- Arrival Time                  4.870
= Slack Time                   -0.491
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.491 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.491 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.491 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.491 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.807 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    0.864 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    0.935 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.540 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    1.967 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.120 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.181 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.242 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.411 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.724 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.053 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.226 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.324 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.429 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.513 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.555 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.580 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.620 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.650 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.693 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.714 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.732 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.765 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.811 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3860 | A ^ -> Z v      | HS65_LH_IVX4           | 0.062 |   4.363 |    3.872 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5019 | B v -> Z ^      | HS65_LH_AOI12X2        | 0.078 |   4.441 |    3.950 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4986 | B ^ -> Z ^      | HS65_LHS_XOR2X3        | 0.266 |   4.707 |    4.216 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U701          | D1 ^ -> Z ^     | HS65_LH_MUX21I1X6      | 0.163 |   4.870 |    4.379 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^             | HS65_LH_DFPRQX4        | 0.000 |   4.870 |    4.379 | 
     | O][29]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.491 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.491 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.491 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.491 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |    0.491 | 
     | O][29]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[LO][31]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][31]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.121
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.379
- Arrival Time                  4.859
= Slack Time                   -0.480
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.480 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.480 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.480 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.480 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.818 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    0.875 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    0.945 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.550 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    1.978 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.131 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.192 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.253 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.422 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.735 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.064 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.237 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.335 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.439 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.524 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.565 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.591 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.631 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.660 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.704 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.725 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.743 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.775 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.821 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3860 | A ^ -> Z v      | HS65_LH_IVX4           | 0.062 |   4.363 |    3.883 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3846 | B v -> Z ^      | HS65_LH_AOI12X2        | 0.076 |   4.439 |    3.959 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5355 | B ^ -> Z ^      | HS65_LHS_XOR2X3        | 0.259 |   4.699 |    4.218 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U711          | D1 ^ -> Z ^     | HS65_LH_MUX21I1X6      | 0.160 |   4.859 |    4.379 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^             | HS65_LH_DFPRQX4        | 0.000 |   4.859 |    4.379 | 
     | O][31]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.480 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.480 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.480 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.480 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |    0.480 | 
     | O][31]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][0]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][0]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                           (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.121
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.379
- Arrival Time                  4.812
= Slack Time                   -0.433
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.433 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.433 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.433 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.433 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.864 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    0.922 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    0.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.597 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.025 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.178 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.238 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.299 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.469 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.782 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.110 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.283 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.381 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.486 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.571 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.612 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.637 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.677 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.707 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.751 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.771 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.790 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.822 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.868 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3860 | A ^ -> Z v      | HS65_LH_IVX4           | 0.062 |   4.363 |    3.930 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4008 | A v -> Z ^      | HS65_LH_AOI12X3        | 0.065 |   4.428 |    3.995 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4980 | B ^ -> Z ^      | HS65_LHS_XOR2X3        | 0.234 |   4.661 |    4.228 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U713          | D1 ^ -> Z ^     | HS65_LH_MUX21I1X6      | 0.150 |   4.812 |    4.379 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^             | HS65_LH_DFPRQX4        | 0.000 |   4.812 |    4.379 | 
     | I][0]                                              |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.433 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.433 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.433 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.433 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |    0.433 | 
     | I][0]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[LO][30]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][30]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.152
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.348
- Arrival Time                  4.713
= Slack Time                   -0.364
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.364 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.364 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.364 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.364 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.933 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    0.991 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.061 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.666 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.094 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.247 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.307 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.368 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.538 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.851 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.179 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.352 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.450 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.555 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.640 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.681 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.706 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.746 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.776 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.820 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.840 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.859 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.891 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.937 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3860 | A ^ -> Z v      | HS65_LH_IVX4           | 0.062 |   4.363 |    3.999 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3847 | B v -> Z ^      | HS65_LH_AOI12X2        | 0.072 |   4.435 |    4.070 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3848 | B ^ -> Z v      | HS65_LH_XOR2X4         | 0.174 |   4.609 |    4.244 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U699          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.104 |   4.713 |    4.348 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D v             | HS65_LH_DFPRQX4        | 0.000 |   4.713 |    4.348 | 
     | O][30]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.364 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.364 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.364 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.364 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |    0.364 | 
     | O][30]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][8]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][8]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                           (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.152
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.348
- Arrival Time                  4.710
= Slack Time                   -0.362
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.362 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.362 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.362 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.362 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.936 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    0.993 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.063 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.668 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.096 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.249 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.310 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.371 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.540 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.853 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.182 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.355 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.453 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.558 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.642 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.684 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.709 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.749 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.779 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.822 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.843 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.861 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.894 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.940 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    3.998 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2693 | A v -> Z ^      | HS65_LH_IVX9           | 0.078 |   4.438 |    4.076 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3659 | B ^ -> Z v      | HS65_LH_OAI21X3        | 0.090 |   4.528 |    4.166 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5278 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.102 |   4.630 |    4.268 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U723          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.080 |   4.710 |    4.348 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LH_DFPRQX4        | 0.000 |   4.710 |    4.348 | 
     | I][8]                                              |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.362 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.362 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.362 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.362 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |    0.362 | 
     | I][8]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][14]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][14]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.357
- Arrival Time                  4.719
= Slack Time                   -0.362
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.362 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.362 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.362 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.362 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.936 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    0.994 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.064 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.669 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.096 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.249 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.310 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.371 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.541 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.854 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.182 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.355 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.453 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.558 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.642 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.684 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.709 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.749 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.779 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.822 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.843 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.862 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.894 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.940 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    3.998 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4606 | B v -> Z ^      | HS65_LH_AOI21X17       | 0.086 |   4.446 |    4.084 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3768 | B ^ -> Z v      | HS65_LH_OAI12X3        | 0.064 |   4.510 |    4.148 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3720 | B v -> Z v      | HS65_LHS_XNOR2X3       | 0.119 |   4.629 |    4.267 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U91           | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.090 |   4.719 |    4.357 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX35     | 0.000 |   4.719 |    4.357 | 
     | I][14]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.362 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.362 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.362 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.362 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX35     | 0.000 |   0.000 |    0.362 | 
     | I][14]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][11]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][11]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.359
- Arrival Time                  4.696
= Slack Time                   -0.337
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.337 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.337 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.337 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.337 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.961 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.018 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.088 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.693 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.121 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.274 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.335 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.396 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.565 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.878 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.207 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.380 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.478 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.582 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.667 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.708 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.734 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.774 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.803 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.847 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.868 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.886 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.918 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.964 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.023 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.119 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4256 | B ^ -> Z v      | HS65_LH_OAI12X3        | 0.075 |   4.531 |    4.194 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5325 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.091 |   4.622 |    4.285 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U717          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.074 |   4.696 |    4.359 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX35     | 0.000 |   4.696 |    4.359 | 
     | I][11]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.337 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.337 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.337 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.337 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX35     | 0.000 |   0.000 |    0.337 | 
     | I][11]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][10]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][10]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.359
- Arrival Time                  4.694
= Slack Time                   -0.335
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.335 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.335 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.335 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.335 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.963 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.020 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.090 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.695 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.123 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.276 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.337 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.398 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.567 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.880 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.209 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.382 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.480 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.584 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.669 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.710 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.736 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.776 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.805 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.849 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.870 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.888 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.920 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.966 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.025 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.121 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4702 | B ^ -> Z v      | HS65_LH_OAI12X3        | 0.070 |   4.526 |    4.191 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5327 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.091 |   4.618 |    4.283 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U718          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.077 |   4.694 |    4.359 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX35     | 0.000 |   4.694 |    4.359 | 
     | I][10]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.335 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.335 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.335 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.335 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX35     | 0.000 |   0.000 |    0.335 | 
     | I][10]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][5]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][5]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                           (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.358
- Arrival Time                  4.691
= Slack Time                   -0.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.333 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.333 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.333 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.333 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.964 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.022 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.092 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.697 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.125 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.278 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.338 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.399 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.569 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.882 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.210 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.383 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.085 |   3.802 |    3.469 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4466 | A0 ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.097 |   3.899 |    3.566 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4841 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.076 |   3.975 |    3.641 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3510 | B ^ -> Z v      | HS65_LH_NAND2X2        | 0.056 |   4.031 |    3.698 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2882 | A v -> Z ^      | HS65_LH_IVX9           | 0.062 |   4.093 |    3.760 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2810 | B ^ -> Z v      | HS65_LH_NOR2X38        | 0.026 |   4.119 |    3.785 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2738 | C v -> Z ^      | HS65_LH_OAI12X24       | 0.026 |   4.145 |    3.812 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | B ^ -> Z v      | HS65_LH_AOI12X17       | 0.030 |   4.175 |    3.841 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A v -> Z ^      | HS65_LH_IVX18          | 0.020 |   4.195 |    3.862 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.020 |   4.215 |    3.882 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.030 |   4.245 |    3.912 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B ^ -> Z v      | HS65_LH_AOI12X23       | 0.034 |   4.279 |    3.946 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A v -> Z ^      | HS65_LH_OAI12X24       | 0.067 |   4.346 |    4.013 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2693 | A ^ -> Z v      | HS65_LH_IVX9           | 0.076 |   4.422 |    4.089 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2954 | B v -> Z ^      | HS65_LH_OAI12X3        | 0.055 |   4.477 |    4.144 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3870 | B ^ -> Z v      | HS65_LH_XNOR2X4        | 0.131 |   4.609 |    4.275 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U733          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.082 |   4.691 |    4.358 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX35     | 0.000 |   4.691 |    4.358 | 
     | I][5]                                              |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.333 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.333 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.333 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.333 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX35     | 0.000 |   0.000 |    0.333 | 
     | I][5]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][2]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][2]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                           (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.154
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.346
- Arrival Time                  4.679
= Slack Time                   -0.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.333 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.333 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.333 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.333 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.965 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.022 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.092 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.697 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.125 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.278 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.339 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.400 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.569 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.882 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.211 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.384 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.482 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.587 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.671 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.712 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.738 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.778 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.807 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.851 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.872 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.890 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.922 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.968 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.027 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2693 | A v -> Z ^      | HS65_LH_IVX9           | 0.078 |   4.438 |    4.105 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3868 | B ^ -> Z v      | HS65_LH_OAI12X3        | 0.058 |   4.496 |    4.163 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5280 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.098 |   4.594 |    4.261 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U664          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.085 |   4.679 |    4.346 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LH_DFPRQX4        | 0.000 |   4.679 |    4.346 | 
     | I][2]                                              |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.333 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.333 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.333 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.333 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |    0.333 | 
     | I][2]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][12]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][12]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.148
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.352
- Arrival Time                  4.683
= Slack Time                   -0.330
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.330 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.330 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.330 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.330 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.967 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.025 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.095 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.700 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.128 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.281 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.341 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.402 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.572 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.885 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.213 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.386 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.484 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.589 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.674 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.715 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.740 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.780 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.810 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.854 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.874 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.893 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.925 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.971 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.029 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4606 | B v -> Z ^      | HS65_LH_AOI21X17       | 0.086 |   4.446 |    4.116 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3661 | B ^ -> Z v      | HS65_LH_OAI12X3        | 0.068 |   4.514 |    4.183 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3660 | B v -> Z v      | HS65_LHS_XOR2X6        | 0.096 |   4.610 |    4.279 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U745          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.073 |   4.683 |    4.352 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX18     | 0.000 |   4.683 |    4.352 | 
     | I][12]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.330 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.330 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.330 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.330 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX18     | 0.000 |   0.000 |    0.330 | 
     | I][12]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][4]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][4]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                           (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.357
- Arrival Time                  4.685
= Slack Time                   -0.328
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.328 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.328 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.328 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.328 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.970 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.027 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.097 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.702 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.130 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.283 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.344 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.404 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.574 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.887 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.216 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.389 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.487 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.591 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.676 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.717 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.742 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.783 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.812 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.856 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.877 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.895 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.927 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.973 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.032 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2693 | A v -> Z ^      | HS65_LH_IVX9           | 0.078 |   4.438 |    4.109 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3657 | B ^ -> Z v      | HS65_LH_OAI21X3        | 0.066 |   4.504 |    4.175 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3515 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.098 |   4.601 |    4.273 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U725          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.084 |   4.685 |    4.357 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX35     | 0.000 |   4.685 |    4.357 | 
     | I][4]                                              |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.328 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.328 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.328 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.328 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX35     | 0.000 |   0.000 |    0.328 | 
     | I][4]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][9]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][9]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                           (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.349
- Arrival Time                  4.677
= Slack Time                   -0.328
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.328 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.328 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.328 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.328 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.970 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.028 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.098 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.703 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.130 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.283 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.344 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.405 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.575 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.888 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.216 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.389 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.487 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.592 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.676 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.718 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.743 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.783 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.813 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.856 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.877 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.896 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.928 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.974 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.032 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.129 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3733 | B ^ -> Z v      | HS65_LH_XOR2X4         | 0.144 |   4.600 |    4.273 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U716          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.076 |   4.677 |    4.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.677 |    4.349 | 
     | I][9]                                              |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.328 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.328 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.328 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.328 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.328 | 
     | I][9]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][16]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][16]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.152
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.348
- Arrival Time                  4.675
= Slack Time                   -0.326
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.326 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.326 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.326 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.326 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.971 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.029 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.099 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.704 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.132 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.285 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.345 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.406 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.576 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.889 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.217 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.390 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.488 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.593 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.678 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.719 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.744 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.784 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.814 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.858 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.878 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.897 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.929 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.975 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.033 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4606 | B v -> Z ^      | HS65_LH_AOI21X17       | 0.086 |   4.446 |    4.120 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3859 | B ^ -> Z v      | HS65_LH_OAI12X3        | 0.071 |   4.517 |    4.191 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5346 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.086 |   4.604 |    4.277 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U742          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.071 |   4.675 |    4.348 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.675 |    4.348 | 
     | I][16]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.326 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.326 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.326 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.326 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.326 | 
     | I][16]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][15]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][15]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.349
- Arrival Time                  4.674
= Slack Time                   -0.325
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.325 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.325 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.325 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.325 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.972 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.030 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.100 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.705 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.133 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.286 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.346 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.407 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.577 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.890 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.218 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.391 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.489 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.594 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.679 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.720 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.745 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.785 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.815 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.859 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.879 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.898 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.930 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.976 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.034 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.131 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3863 | B ^ -> Z v      | HS65_LH_OAI12X5        | 0.063 |   4.520 |    4.194 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5335 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.083 |   4.603 |    4.278 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U727          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.072 |   4.674 |    4.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.674 |    4.349 | 
     | I][15]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.325 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.325 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.325 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.325 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.325 | 
     | I][15]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][17]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][17]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.349
- Arrival Time                  4.672
= Slack Time                   -0.323
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.323 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.323 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.323 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.323 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.974 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.032 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.102 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.707 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.135 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.288 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.348 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.409 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.579 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.892 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.220 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.393 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.491 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.596 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.681 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.722 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.747 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.787 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.817 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.861 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.881 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.900 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.932 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.978 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.036 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.133 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3862 | B ^ -> Z v      | HS65_LH_OAI12X5        | 0.066 |   4.523 |    4.199 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5337 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.080 |   4.603 |    4.280 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U734          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.069 |   4.672 |    4.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.672 |    4.349 | 
     | I][17]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.323 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.323 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.323 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.323 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.323 | 
     | I][17]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][7]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][7]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                           (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.349
- Arrival Time                  4.668
= Slack Time                   -0.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.319 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.319 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.319 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.319 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.979 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.036 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.106 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.711 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.139 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.292 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.353 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.414 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.583 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.896 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.225 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.398 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.496 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.601 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.685 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.726 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.752 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.792 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.821 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.865 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.886 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.904 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.936 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.983 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.041 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2693 | A v -> Z ^      | HS65_LH_IVX9           | 0.078 |   4.438 |    4.119 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3789 | B ^ -> Z v      | HS65_LH_OAI12X3        | 0.059 |   4.496 |    4.177 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5283 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.093 |   4.589 |    4.270 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U721          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.079 |   4.668 |    4.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LH_DFPRQX4        | 0.000 |   4.668 |    4.349 | 
     | I][7]                                              |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.319 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.319 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.319 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.319 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |    0.319 | 
     | I][7]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][19]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][19]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.349
- Arrival Time                  4.666
= Slack Time                   -0.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.317 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.317 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.317 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.317 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.980 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.038 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.108 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.713 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.141 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.294 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.354 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.415 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.585 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.898 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.226 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.399 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.497 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.602 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.687 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.728 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.753 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.793 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.823 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.867 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.887 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.906 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.938 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.984 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.042 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.139 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2878 | B ^ -> Z v      | HS65_LH_OAI12X5        | 0.062 |   4.518 |    4.201 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5350 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.079 |   4.597 |    4.280 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U736          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.069 |   4.666 |    4.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQX27      | 0.000 |   4.666 |    4.349 | 
     | I][19]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.317 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.317 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.317 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.317 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQX27      | 0.000 |   0.000 |    0.317 | 
     | I][19]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][13]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][13]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.354
- Arrival Time                  4.670
= Slack Time                   -0.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.316 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.316 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.316 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.316 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.982 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.039 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.109 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.714 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.142 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.295 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.356 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.417 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.586 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.899 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.228 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.401 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.499 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.604 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.688 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.729 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.755 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.795 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.824 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.868 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.889 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.907 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.939 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.986 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.044 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4606 | B v -> Z ^      | HS65_LH_AOI21X17       | 0.086 |   4.446 |    4.130 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3766 | B ^ -> Z v      | HS65_LH_OAI12X3        | 0.064 |   4.510 |    4.194 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5344 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.086 |   4.596 |    4.280 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U739          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.074 |   4.670 |    4.354 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX18     | 0.000 |   4.670 |    4.354 | 
     | I][13]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.316 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.316 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.316 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.316 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX18     | 0.000 |   0.000 |    0.316 | 
     | I][13]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][6]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][6]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                           (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.359
- Arrival Time                  4.671
= Slack Time                   -0.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.312 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.312 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.312 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.312 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.986 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.043 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.113 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.718 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.146 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.299 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.360 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.420 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.590 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.903 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.232 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.405 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.085 |   3.802 |    3.490 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4466 | A0 ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.097 |   3.899 |    3.587 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4841 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.076 |   3.975 |    3.663 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3510 | B ^ -> Z v      | HS65_LH_NAND2X2        | 0.056 |   4.031 |    3.719 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2882 | A v -> Z ^      | HS65_LH_IVX9           | 0.062 |   4.093 |    3.781 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2810 | B ^ -> Z v      | HS65_LH_NOR2X38        | 0.026 |   4.119 |    3.807 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2738 | C v -> Z ^      | HS65_LH_OAI12X24       | 0.026 |   4.145 |    3.833 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | B ^ -> Z v      | HS65_LH_AOI12X17       | 0.030 |   4.175 |    3.863 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A v -> Z ^      | HS65_LH_IVX18          | 0.020 |   4.195 |    3.883 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.020 |   4.215 |    3.903 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.030 |   4.245 |    3.933 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B ^ -> Z v      | HS65_LH_AOI12X23       | 0.034 |   4.279 |    3.967 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A v -> Z ^      | HS65_LH_OAI12X24       | 0.067 |   4.346 |    4.034 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2693 | A ^ -> Z v      | HS65_LH_IVX9           | 0.076 |   4.422 |    4.110 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3658 | B v -> Z ^      | HS65_LH_OAI21X3        | 0.074 |   4.497 |    4.184 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2823 | B ^ -> Z v      | HS65_LH_XOR2X9         | 0.107 |   4.603 |    4.291 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U719          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.068 |   4.671 |    4.359 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX35     | 0.000 |   4.671 |    4.359 | 
     | I][6]                                              |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.312 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.312 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.312 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.312 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX35     | 0.000 |   0.000 |    0.312 | 
     | I][6]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][22]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][22]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.349
- Arrival Time                  4.659
= Slack Time                   -0.310
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.310 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.310 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.310 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.310 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.987 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.045 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.115 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.720 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.148 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.301 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.362 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.422 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.592 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.905 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.233 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.406 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.504 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.609 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.694 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.735 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.760 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.800 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.830 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.874 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.895 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.913 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.945 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.991 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.050 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.146 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3972 | B ^ -> Z v      | HS65_LH_OAI12X5        | 0.062 |   4.518 |    4.208 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5342 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.075 |   4.593 |    4.283 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U731          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.066 |   4.659 |    4.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.659 |    4.349 | 
     | I][22]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.310 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.310 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.310 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.310 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.310 | 
     | I][22]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][27]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][27]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.349
- Arrival Time                  4.658
= Slack Time                   -0.309
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.309 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.309 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.309 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.309 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.989 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.046 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.116 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.721 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.149 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.302 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.363 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.424 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.593 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.906 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.235 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.408 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.506 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.611 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.695 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.737 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.762 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.802 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.832 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.875 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.896 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.946 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.993 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.051 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4606 | B v -> Z ^      | HS65_LH_AOI21X17       | 0.086 |   4.446 |    4.137 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3670 | A ^ -> Z v      | HS65_LH_IVX7           | 0.041 |   4.487 |    4.178 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3129 | B v -> Z ^      | HS65_LH_NAND2X7        | 0.025 |   4.512 |    4.203 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2812 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.030 |   4.542 |    4.233 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5340 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.057 |   4.599 |    4.290 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U730          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.059 |   4.658 |    4.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.658 |    4.349 | 
     | I][27]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.309 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.309 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.309 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.309 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.309 | 
     | I][27]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][3]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][3]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                           (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.349
- Arrival Time                  4.657
= Slack Time                   -0.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.308 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.308 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.308 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.308 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.990 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.047 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.117 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.722 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.150 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.303 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.364 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.425 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.594 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.907 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.236 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.409 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.507 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.612 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.696 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.737 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.763 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.803 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.832 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.876 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.897 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.947 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.994 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.052 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2693 | A v -> Z ^      | HS65_LH_IVX9           | 0.078 |   4.438 |    4.130 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3274 | B ^ -> Z v      | HS65_LH_OAI12X5        | 0.052 |   4.489 |    4.181 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3514 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.089 |   4.578 |    4.270 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U724          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.079 |   4.657 |    4.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.657 |    4.349 | 
     | I][3]                                              |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.308 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.308 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.308 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.308 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.308 | 
     | I][3]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[LO][25]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][25]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.152
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.348
- Arrival Time                  4.651
= Slack Time                   -0.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.303 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.303 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.303 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.303 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.995 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.052 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.122 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.727 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.155 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.308 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.369 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.430 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.599 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.912 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.241 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.414 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.512 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.616 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.701 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.742 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.767 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.808 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.837 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.881 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.902 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.920 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.952 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4013 | A v -> Z ^      | HS65_LH_IVX2           | 0.077 |   4.332 |    4.029 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4006 | B ^ -> Z v      | HS65_LH_OAI12X2        | 0.081 |   4.413 |    4.110 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4983 | B v -> Z v      | HS65_LHS_XNOR2X3       | 0.140 |   4.553 |    4.250 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U695          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.097 |   4.651 |    4.348 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D v             | HS65_LH_DFPRQX4        | 0.000 |   4.651 |    4.348 | 
     | O][25]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.303 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.303 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.303 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.303 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |    0.303 | 
     | O][25]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][23]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][23]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.359
- Arrival Time                  4.662
= Slack Time                   -0.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.303 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.303 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.303 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.303 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.995 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.052 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.122 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.727 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.155 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.308 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.369 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.430 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.599 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.912 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.241 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.414 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.512 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.617 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.701 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.743 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.768 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.808 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.838 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.881 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.902 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.920 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.953 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.999 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.057 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.154 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3899 | B ^ -> Z v      | HS65_LH_OAI12X5        | 0.066 |   4.522 |    4.219 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5363 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.074 |   4.597 |    4.294 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U741          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.065 |   4.662 |    4.359 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX35     | 0.000 |   4.662 |    4.359 | 
     | I][23]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.303 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.303 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.303 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.303 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX35     | 0.000 |   0.000 |    0.303 | 
     | I][23]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][1]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][1]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                           (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.349
- Arrival Time                  4.651
= Slack Time                   -0.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.302 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.302 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.302 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.302 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.995 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.053 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.123 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.728 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.156 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.309 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.369 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.430 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.600 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.913 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.241 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.414 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.512 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.617 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.702 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.743 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.768 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.808 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.838 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.882 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.902 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.921 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.953 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    3.999 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.057 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2693 | A v -> Z ^      | HS65_LH_IVX9           | 0.078 |   4.438 |    4.135 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3719 | B ^ -> Z v      | HS65_LH_XOR2X4         | 0.135 |   4.573 |    4.271 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U662          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.078 |   4.651 |    4.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LH_DFPRQX4        | 0.000 |   4.651 |    4.349 | 
     | I][1]                                              |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.302 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.302 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.302 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.302 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |    0.302 | 
     | I][1]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][18]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][18]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.349
- Arrival Time                  4.651
= Slack Time                   -0.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.302 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.302 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.302 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.302 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.996 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.053 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.124 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.729 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.156 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.309 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.370 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.431 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.600 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.913 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.242 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.415 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.513 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.618 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.702 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.744 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.769 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.809 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.839 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.882 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.903 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.921 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.954 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    4.000 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.058 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4606 | B v -> Z ^      | HS65_LH_AOI21X17       | 0.086 |   4.446 |    4.144 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3718 | B ^ -> Z v      | HS65_LH_OAI12X3        | 0.064 |   4.510 |    4.208 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3244 | B v -> Z v      | HS65_LH_XOR2X9         | 0.082 |   4.591 |    4.290 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U729          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.059 |   4.651 |    4.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQX27      | 0.000 |   4.651 |    4.349 | 
     | I][18]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.302 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.302 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.302 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.302 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQX27      | 0.000 |   0.000 |    0.302 | 
     | I][18]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][28]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][28]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.357
- Arrival Time                  4.657
= Slack Time                   -0.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.300 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.300 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.300 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.300 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    0.998 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.055 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.125 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.730 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.158 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.311 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.372 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.432 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.602 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.244 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.417 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.515 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.619 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.704 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.745 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.770 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.811 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.840 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.884 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.905 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.923 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.955 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    4.001 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.060 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.156 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3494 | A ^ -> Z v      | HS65_LH_IVX18          | 0.045 |   4.502 |    4.202 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3800 | A v -> Z ^      | HS65_LH_IVX18          | 0.022 |   4.524 |    4.224 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3961 | B ^ -> Z v      | HS65_LH_OAI21X12       | 0.023 |   4.548 |    4.247 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5364 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.051 |   4.598 |    4.298 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U738          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.059 |   4.657 |    4.357 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX35     | 0.000 |   4.657 |    4.357 | 
     | I][28]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.300 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.300 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.300 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.300 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX35     | 0.000 |   0.000 |    0.300 | 
     | I][28]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][21]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][21]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.359
- Arrival Time                  4.657
= Slack Time                   -0.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.298 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.298 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.298 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.298 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    1.000 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.057 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.128 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.733 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.160 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.313 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.374 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.435 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.604 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.917 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.246 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.419 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.517 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.622 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.706 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.748 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.773 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.813 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.843 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.886 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.907 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.925 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.958 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    4.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.062 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.159 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3732 | B ^ -> Z v      | HS65_LH_OAI12X5        | 0.064 |   4.520 |    4.223 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5329 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.072 |   4.593 |    4.295 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U740          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.064 |   4.657 |    4.359 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX35     | 0.000 |   4.657 |    4.359 | 
     | I][21]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.298 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.298 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.298 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.298 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX35     | 0.000 |   0.000 |    0.298 | 
     | I][21]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][24]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][24]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.349
- Arrival Time                  4.647
= Slack Time                   -0.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.297 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.297 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.297 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.297 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    1.000 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.058 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.128 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.733 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.161 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.314 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.374 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.435 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.605 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.918 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.246 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.419 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.517 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.622 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.706 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.748 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.773 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.813 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.843 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.887 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.907 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.926 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.958 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    4.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.062 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.159 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3971 | B ^ -> Z v      | HS65_LH_OAI12X5        | 0.062 |   4.518 |    4.221 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5331 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.067 |   4.585 |    4.288 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U737          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.061 |   4.647 |    4.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.647 |    4.349 | 
     | I][24]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.297 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.297 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.297 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.297 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.297 | 
     | I][24]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][29]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][29]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.358
- Arrival Time                  4.656
= Slack Time                   -0.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.297 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.297 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.297 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.297 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    1.000 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.058 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.128 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.733 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.161 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.314 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.374 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.435 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.605 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.918 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.246 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.419 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.517 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.622 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.707 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.748 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.773 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.813 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.843 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.887 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.907 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.926 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.958 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    4.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.062 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.159 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4257 | B ^ -> Z v      | HS65_LH_OAI12X3        | 0.073 |   4.529 |    4.232 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5334 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.068 |   4.598 |    4.300 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U732          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.058 |   4.656 |    4.358 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX35     | 0.000 |   4.656 |    4.358 | 
     | I][29]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.297 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.297 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.297 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.297 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX35     | 0.000 |   0.000 |    0.297 | 
     | I][29]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][30]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][30]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.357
- Arrival Time                  4.654
= Slack Time                   -0.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.297 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.297 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.297 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.297 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    1.000 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.058 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.128 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.733 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.161 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.314 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.375 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.435 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.605 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.918 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.246 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.419 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.517 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.622 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.707 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.748 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.773 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.813 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.843 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.887 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.908 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.926 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.958 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    4.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.063 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.159 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4542 | B ^ -> Z v      | HS65_LH_OAI12X3        | 0.072 |   4.529 |    4.232 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5333 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.067 |   4.596 |    4.299 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U744          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.058 |   4.654 |    4.357 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX35     | 0.000 |   4.654 |    4.357 | 
     | I][30]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.297 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.297 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.297 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.297 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX35     | 0.000 |   0.000 |    0.297 | 
     | I][30]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][31]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][31]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.137
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.363
- Arrival Time                  4.654
= Slack Time                   -0.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.290 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.290 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.290 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.290 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    1.007 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.065 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.135 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.740 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.168 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.321 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.381 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.442 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.612 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.925 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.253 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.426 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.524 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.629 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.713 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.755 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.780 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.820 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.850 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.894 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.933 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.965 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    4.011 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.069 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.166 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3494 | A ^ -> Z v      | HS65_LH_IVX18          | 0.045 |   4.502 |    4.211 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3770 | B v -> Z ^      | HS65_LH_NAND2X11       | 0.026 |   4.528 |    4.237 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3970 | A ^ -> Z v      | HS65_LH_NAND2X14       | 0.030 |   4.558 |    4.268 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3030 | B v -> Z ^      | HS65_LH_NAND2X11       | 0.027 |   4.585 |    4.294 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3032 | A ^ -> Z v      | HS65_LH_NAND2X14       | 0.022 |   4.607 |    4.316 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U71           | D1 v -> Z v     | HS65_LH_MUX21I1X12     | 0.047 |   4.654 |    4.363 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX35     | 0.000 |   4.654 |    4.363 | 
     | I][31]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.290 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.290 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.290 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.290 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX35     | 0.000 |   0.000 |    0.290 | 
     | I][31]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[LO][28]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][28]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.153
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.347
- Arrival Time                  4.636
= Slack Time                   -0.288
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.288 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.288 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.288 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.288 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    1.010 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.067 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.137 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.742 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.170 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.323 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.384 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.444 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.614 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.927 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.256 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.429 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.527 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.631 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.716 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.757 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.782 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.823 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.896 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.917 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.935 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.967 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    4.013 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3860 | A ^ -> Z v      | HS65_LH_IVX4           | 0.062 |   4.363 |    4.075 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4007 | B v -> Z v      | HS65_LH_XNOR2X4        | 0.168 |   4.531 |    4.243 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U675          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.104 |   4.636 |    4.347 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D v             | HS65_LH_DFPRQX4        | 0.000 |   4.636 |    4.347 | 
     | O][28]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.288 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.288 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.288 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.288 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |    0.288 | 
     | O][28]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][26]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][26]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.359
- Arrival Time                  4.643
= Slack Time                   -0.284
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.284 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.284 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.284 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.284 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    1.014 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.071 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.141 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.746 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.174 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.327 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.388 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.449 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.618 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.931 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.260 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.433 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.531 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.636 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.720 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.762 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.787 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.827 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.857 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.900 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.921 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.939 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.972 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    4.018 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.076 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.173 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3734 | B ^ -> Z v      | HS65_LH_OAI12X5        | 0.063 |   4.520 |    4.236 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5361 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.065 |   4.584 |    4.301 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U726          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.058 |   4.643 |    4.359 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX35     | 0.000 |   4.643 |    4.359 | 
     | I][26]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.284 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.284 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.284 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.284 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX35     | 0.000 |   0.000 |    0.284 | 
     | I][26]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][20]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][20]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.359
- Arrival Time                  4.641
= Slack Time                   -0.282
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.282 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.282 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.282 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.282 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    1.016 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.073 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.144 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.749 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.176 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.329 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.390 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.451 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.620 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.933 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.262 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.435 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.533 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.638 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.722 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.764 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.789 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.829 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.859 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.902 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.923 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.941 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.974 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    4.020 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.078 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4555 | B v -> Z ^      | HS65_LH_AOI21X23       | 0.096 |   4.456 |    4.175 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3796 | B ^ -> Z v      | HS65_LH_OAI21X6        | 0.064 |   4.520 |    4.239 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5274 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.061 |   4.581 |    4.299 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U653          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.060 |   4.641 |    4.359 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LHS_DFPRQNX35     | 0.000 |   4.641 |    4.359 | 
     | I][20]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.282 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.282 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.282 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.282 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LHS_DFPRQNX35     | 0.000 |   0.000 |    0.282 | 
     | I][20]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[HI][25]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][25]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.349
- Arrival Time                  4.629
= Slack Time                   -0.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.280 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.280 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.280 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.280 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    1.017 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.075 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.145 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.750 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.178 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.331 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.391 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.452 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.622 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.935 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.263 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.436 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.534 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.639 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.724 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.765 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.790 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.830 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.860 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.904 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.924 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.943 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.975 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3799 | B v -> Z ^      | HS65_LH_AOI12X23       | 0.046 |   4.301 |    4.021 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3795 | A ^ -> Z v      | HS65_LH_OAI12X24       | 0.058 |   4.360 |    4.080 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4606 | B v -> Z ^      | HS65_LH_AOI21X17       | 0.086 |   4.446 |    4.166 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2917 | B ^ -> Z v      | HS65_LH_OAI12X5        | 0.058 |   4.504 |    4.224 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5348 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.066 |   4.570 |    4.290 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U743          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.059 |   4.629 |    4.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.629 |    4.349 | 
     | I][25]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.280 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.280 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.280 | 
     | clk_i__L2_I5                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.280 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.280 | 
     | I][25]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[LO][26]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][26]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.154
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.346
- Arrival Time                  4.614
= Slack Time                   -0.267
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.267 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.267 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.267 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.267 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    1.031 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.088 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.158 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.763 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.191 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.344 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.405 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.466 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.635 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.948 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.277 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.450 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.548 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.652 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.737 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.778 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.804 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.844 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.873 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.917 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.938 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.956 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.988 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4013 | A v -> Z ^      | HS65_LH_IVX2           | 0.077 |   4.332 |    4.065 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4716 | B ^ -> Z v      | HS65_LH_OAI12X2        | 0.090 |   4.422 |    4.155 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5299 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.108 |   4.530 |    4.263 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U689          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.083 |   4.614 |    4.346 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D v             | HS65_LH_DFPRQX4        | 0.000 |   4.614 |    4.346 | 
     | O][26]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.267 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.267 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.267 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.267 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |    0.267 | 
     | O][26]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[LO][27]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][27]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.153
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.347
- Arrival Time                  4.610
= Slack Time                   -0.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.264 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.264 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.264 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.264 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    1.034 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.091 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.162 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.767 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.194 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.347 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.408 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.469 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.638 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.951 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.280 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.453 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.551 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.656 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.740 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.782 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.807 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.847 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.877 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2942 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.044 |   4.184 |    3.920 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2908 | A ^ -> Z v      | HS65_LH_IVX18          | 0.021 |   4.205 |    3.941 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2875 | B v -> Z ^      | HS65_LH_NAND2X14       | 0.018 |   4.223 |    3.959 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3356 | B ^ -> Z v      | HS65_LH_NAND2X14       | 0.032 |   4.255 |    3.992 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4013 | A v -> Z ^      | HS65_LH_IVX2           | 0.077 |   4.332 |    4.069 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4730 | B ^ -> Z v      | HS65_LH_OAI12X2        | 0.089 |   4.421 |    4.157 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5301 | B v -> Z v      | HS65_LHS_XNOR2X6       | 0.107 |   4.528 |    4.264 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U679          | D1 v -> Z v     | HS65_LH_MUX21I1X6      | 0.082 |   4.610 |    4.347 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D v             | HS65_LH_DFPRQX4        | 0.000 |   4.610 |    4.347 | 
     | O][27]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.264 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.264 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.264 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.264 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |    0.264 | 
     | O][27]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[LO][23]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][23]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.378
- Arrival Time                  4.640
= Slack Time                   -0.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.262 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.262 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.262 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.262 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    1.036 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.093 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.163 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.768 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.196 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.349 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.410 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.470 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.640 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.953 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.282 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.455 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.553 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.657 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.742 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.783 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.808 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.849 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.878 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3591 | C v -> Z v      | HS65_LH_AO12X4         | 0.096 |   4.236 |    3.974 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4775 | B v -> Z ^      | HS65_LH_AOI21X2        | 0.075 |   4.311 |    4.048 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4985 | B ^ -> Z ^      | HS65_LHS_XOR2X3        | 0.199 |   4.510 |    4.248 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U693          | D1 ^ -> Z ^     | HS65_LH_MUX21I1X6      | 0.131 |   4.640 |    4.378 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^             | HS65_LH_DFPRQX4        | 0.000 |   4.640 |    4.378 | 
     | O][23]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.262 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.262 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.262 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.262 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |    0.262 | 
     | O][23]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_
LO_c_reg[LO][22]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][22]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[24]                                            (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.121
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.379
- Arrival Time                  4.639
= Slack Time                   -0.260
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.260 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.260 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.260 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.260 | 
     | imem_inst                                          | CK ^ -> Q[24] v | ST_SPHDL_4096x32m8_L   | 1.298 |   1.298 |    1.037 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U769       | A v -> Z ^      | HS65_LH_IVX49          | 0.057 |   1.355 |    1.095 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U181       | B ^ -> Z ^      | HS65_LH_AND3X27        | 0.070 |   1.425 |    1.165 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1077      | A ^ -> Z v      | HS65_LH_NAND2X4        | 0.605 |   2.030 |    1.770 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2720      | B v -> Z ^      | HS65_LH_OAI212X3       | 0.428 |   2.458 |    2.198 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2702      | D ^ -> Z v      | HS65_LH_NOR4X9         | 0.153 |   2.611 |    2.351 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3132      | B v -> Z v      | HS65_LH_AO12X18        | 0.061 |   2.672 |    2.411 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U978       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.061 |   2.733 |    2.472 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3201 | A ^ -> Z ^      | HS65_LH_XNOR2X35       | 0.170 |   2.902 |    2.642 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3199 | A ^ -> Z v      | HS65_LH_NAND2X7        | 0.313 |   3.215 |    2.955 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4111 | B v -> Z ^      | HS65_LH_OAI22X3        | 0.329 |   3.544 |    3.283 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4504 | CI ^ -> S0 ^    | HS65_LHS1_FA1X9        | 0.173 |   3.717 |    3.456 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4334 | CI ^ -> CO ^    | HS65_LHS1_FA1X9        | 0.098 |   3.815 |    3.554 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4591 | B0 ^ -> S0 v    | HS65_LHS1_FA1X9        | 0.105 |   3.919 |    3.659 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4839 | CI v -> CO v    | HS65_LHS1_FA1X9        | 0.084 |   4.004 |    3.744 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3963 | A v -> Z ^      | HS65_LH_NAND2X5        | 0.041 |   4.045 |    3.785 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2877 | A ^ -> Z v      | HS65_LH_IVX18          | 0.025 |   4.071 |    3.810 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3518 | C v -> Z ^      | HS65_LH_AOI12X17       | 0.040 |   4.111 |    3.850 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4107 | B ^ -> Z v      | HS65_LH_OAI12X18       | 0.030 |   4.140 |    3.880 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3591 | C v -> Z v      | HS65_LH_AO12X4         | 0.096 |   4.236 |    3.976 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U5016 | B v -> Z ^      | HS65_LH_AOI12X2        | 0.075 |   4.310 |    4.050 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U4984 | B ^ -> Z ^      | HS65_LHS_XOR2X3        | 0.201 |   4.511 |    4.251 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U673          | D1 ^ -> Z ^     | HS65_LH_MUX21I1X6      | 0.128 |   4.639 |    4.379 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^             | HS65_LH_DFPRQX4        | 0.000 |   4.639 |    4.379 | 
     | O][22]                                             |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.260 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.260 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.260 | 
     | clk_i__L2_I6                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.260 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX4        | 0.000 |   0.000 |    0.260 | 
     | O][22]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[20][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[20][11]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[16]                                                 (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.164
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.336
- Arrival Time                  4.586
= Slack Time                   -0.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.250 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.250 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.250 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.250 | 
     | imem_inst                                          | CK ^ -> Q[16] v | ST_SPHDL_4096x32m8_L   | 1.295 |   1.295 |    1.045 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U342       | A v -> Z ^      | HS65_LH_IVX53          | 0.049 |   1.345 |    1.095 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U195       | A ^ -> Z ^      | HS65_LH_AND3X27        | 0.078 |   1.423 |    1.173 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1241      | A ^ -> Z v      | HS65_LH_NAND2X5        | 0.438 |   1.861 |    1.611 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3604      | D v -> Z ^      | HS65_LH_OAI212X5       | 0.264 |   2.125 |    1.875 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3605      | D ^ -> Z v      | HS65_LH_NOR4X18        | 0.117 |   2.242 |    1.992 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3606      | B v -> Z v      | HS65_LH_AO12X18        | 0.053 |   2.295 |    2.045 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U354       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.051 |   2.346 |    2.096 | 
     | mini_mips_inst/exe_top_inst/U14                    | A ^ -> Z v      | HS65_LH_NAND2X21       | 0.051 |   2.397 |    2.148 | 
     | mini_mips_inst/exe_top_inst/U16                    | A v -> Z ^      | HS65_LH_NAND2X21       | 0.048 |   2.446 |    2.196 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U122          | A ^ -> Z ^      | HS65_LH_BFX2           | 0.319 |   2.765 |    2.515 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U638     | B ^ -> Z v      | HS65_LH_NAND2X2        | 0.201 |   2.965 |    2.715 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U539     | C v -> Z ^      | HS65_LH_OAI21X3        | 0.095 |   3.061 |    2.811 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U436     | A ^ -> Z v      | HS65_LH_AOI12X4        | 0.075 |   3.136 |    2.886 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U413     | B v -> Z ^      | HS65_LH_OAI12X6        | 0.067 |   3.203 |    2.953 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U536     | A ^ -> Z v      | HS65_LH_IVX9           | 0.068 |   3.271 |    3.021 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U449     | B v -> Z ^      | HS65_LH_OAI12X3        | 0.070 |   3.341 |    3.092 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U540     | B ^ -> Z v      | HS65_LHS_XNOR2X6       | 0.045 |   3.386 |    3.136 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U414          | E v -> Z ^      | HS65_LH_AOI222X2       | 0.075 |   3.461 |    3.211 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U412          | C ^ -> Z v      | HS65_LH_NAND4ABX3      | 0.344 |   3.805 |    3.555 | 
     | mini_mips_inst/U14                                 | A v -> Z v      | HS65_LH_AO22X9         | 0.369 |   4.174 |    3.924 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2527      | A v -> Z ^      | HS65_LH_IVX9           | 0.269 |   4.443 |    4.193 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1652      | A ^ -> Z v      | HS65_LH_OAI22X1        | 0.143 |   4.586 |    4.336 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v             | HS65_LH_DFPRQX9        | 0.000 |   4.586 |    4.336 | 
     | reg[20][11]                                        |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.250 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.250 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.250 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.250 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.250 | 
     | reg[20][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[15][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[15][11]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[16]                                                 (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.136
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.364
- Arrival Time                  4.601
= Slack Time                   -0.238
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.238 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.238 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.238 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.238 | 
     | imem_inst                                          | CK ^ -> Q[16] v | ST_SPHDL_4096x32m8_L   | 1.295 |   1.295 |    1.058 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U342       | A v -> Z ^      | HS65_LH_IVX53          | 0.049 |   1.345 |    1.107 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U195       | A ^ -> Z ^      | HS65_LH_AND3X27        | 0.078 |   1.423 |    1.185 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1241      | A ^ -> Z v      | HS65_LH_NAND2X5        | 0.438 |   1.861 |    1.623 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3604      | D v -> Z ^      | HS65_LH_OAI212X5       | 0.264 |   2.125 |    1.887 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3605      | D ^ -> Z v      | HS65_LH_NOR4X18        | 0.117 |   2.242 |    2.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3606      | B v -> Z v      | HS65_LH_AO12X18        | 0.053 |   2.295 |    2.057 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U354       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.051 |   2.346 |    2.108 | 
     | mini_mips_inst/exe_top_inst/U14                    | A ^ -> Z v      | HS65_LH_NAND2X21       | 0.051 |   2.397 |    2.160 | 
     | mini_mips_inst/exe_top_inst/U16                    | A v -> Z ^      | HS65_LH_NAND2X21       | 0.048 |   2.446 |    2.208 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U122          | A ^ -> Z ^      | HS65_LH_BFX2           | 0.319 |   2.765 |    2.527 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U638     | B ^ -> Z v      | HS65_LH_NAND2X2        | 0.201 |   2.965 |    2.728 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U539     | C v -> Z ^      | HS65_LH_OAI21X3        | 0.095 |   3.061 |    2.823 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U436     | A ^ -> Z v      | HS65_LH_AOI12X4        | 0.075 |   3.136 |    2.898 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U413     | B v -> Z ^      | HS65_LH_OAI12X6        | 0.067 |   3.203 |    2.966 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U536     | A ^ -> Z v      | HS65_LH_IVX9           | 0.068 |   3.271 |    3.033 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U449     | B v -> Z ^      | HS65_LH_OAI12X3        | 0.070 |   3.341 |    3.104 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U540     | B ^ -> Z v      | HS65_LHS_XNOR2X6       | 0.045 |   3.386 |    3.148 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U414          | E v -> Z ^      | HS65_LH_AOI222X2       | 0.075 |   3.461 |    3.223 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U412          | C ^ -> Z v      | HS65_LH_NAND4ABX3      | 0.344 |   3.805 |    3.567 | 
     | mini_mips_inst/U14                                 | A v -> Z v      | HS65_LH_AO22X9         | 0.369 |   4.174 |    3.937 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2527      | A v -> Z ^      | HS65_LH_IVX9           | 0.269 |   4.443 |    4.206 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1371      | A ^ -> Z v      | HS65_LH_OAI22X1        | 0.158 |   4.601 |    4.364 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.601 |    4.364 | 
     | reg[15][11]                                        |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.238 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.238 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.238 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.238 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.238 | 
     | reg[15][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[28][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[28][11]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[16]                                                 (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.156
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.344
- Arrival Time                  4.581
= Slack Time                   -0.238
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.238 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.238 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.238 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.238 | 
     | imem_inst                                          | CK ^ -> Q[16] v | ST_SPHDL_4096x32m8_L   | 1.295 |   1.295 |    1.058 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U342       | A v -> Z ^      | HS65_LH_IVX53          | 0.049 |   1.345 |    1.107 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U195       | A ^ -> Z ^      | HS65_LH_AND3X27        | 0.078 |   1.423 |    1.185 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1241      | A ^ -> Z v      | HS65_LH_NAND2X5        | 0.438 |   1.861 |    1.623 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3604      | D v -> Z ^      | HS65_LH_OAI212X5       | 0.264 |   2.125 |    1.887 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3605      | D ^ -> Z v      | HS65_LH_NOR4X18        | 0.117 |   2.242 |    2.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3606      | B v -> Z v      | HS65_LH_AO12X18        | 0.053 |   2.295 |    2.057 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U354       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.051 |   2.346 |    2.108 | 
     | mini_mips_inst/exe_top_inst/U14                    | A ^ -> Z v      | HS65_LH_NAND2X21       | 0.051 |   2.397 |    2.160 | 
     | mini_mips_inst/exe_top_inst/U16                    | A v -> Z ^      | HS65_LH_NAND2X21       | 0.048 |   2.446 |    2.208 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U122          | A ^ -> Z ^      | HS65_LH_BFX2           | 0.319 |   2.765 |    2.527 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U638     | B ^ -> Z v      | HS65_LH_NAND2X2        | 0.201 |   2.965 |    2.728 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U539     | C v -> Z ^      | HS65_LH_OAI21X3        | 0.095 |   3.061 |    2.823 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U436     | A ^ -> Z v      | HS65_LH_AOI12X4        | 0.075 |   3.136 |    2.898 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U413     | B v -> Z ^      | HS65_LH_OAI12X6        | 0.067 |   3.203 |    2.966 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U536     | A ^ -> Z v      | HS65_LH_IVX9           | 0.068 |   3.271 |    3.033 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U449     | B v -> Z ^      | HS65_LH_OAI12X3        | 0.070 |   3.341 |    3.104 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U540     | B ^ -> Z v      | HS65_LHS_XNOR2X6       | 0.045 |   3.386 |    3.148 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U414          | E v -> Z ^      | HS65_LH_AOI222X2       | 0.075 |   3.461 |    3.223 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U412          | C ^ -> Z v      | HS65_LH_NAND4ABX3      | 0.344 |   3.805 |    3.567 | 
     | mini_mips_inst/U14                                 | A v -> Z v      | HS65_LH_AO22X9         | 0.369 |   4.174 |    3.937 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2527      | A v -> Z ^      | HS65_LH_IVX9           | 0.269 |   4.443 |    4.206 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1374      | A ^ -> Z v      | HS65_LH_OAI22X1        | 0.138 |   4.581 |    4.344 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.581 |    4.344 | 
     | reg[28][11]                                        |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.238 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.238 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.238 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.238 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.238 | 
     | reg[28][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[29][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[29][11]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[16]                                                 (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.153
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.347
- Arrival Time                  4.580
= Slack Time                   -0.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.234 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.234 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.234 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.234 | 
     | imem_inst                                          | CK ^ -> Q[16] v | ST_SPHDL_4096x32m8_L   | 1.295 |   1.295 |    1.062 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U342       | A v -> Z ^      | HS65_LH_IVX53          | 0.049 |   1.345 |    1.111 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U195       | A ^ -> Z ^      | HS65_LH_AND3X27        | 0.078 |   1.423 |    1.189 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1241      | A ^ -> Z v      | HS65_LH_NAND2X5        | 0.438 |   1.861 |    1.627 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3604      | D v -> Z ^      | HS65_LH_OAI212X5       | 0.264 |   2.125 |    1.891 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3605      | D ^ -> Z v      | HS65_LH_NOR4X18        | 0.117 |   2.242 |    2.008 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3606      | B v -> Z v      | HS65_LH_AO12X18        | 0.053 |   2.295 |    2.061 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U354       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.051 |   2.346 |    2.112 | 
     | mini_mips_inst/exe_top_inst/U14                    | A ^ -> Z v      | HS65_LH_NAND2X21       | 0.051 |   2.397 |    2.164 | 
     | mini_mips_inst/exe_top_inst/U16                    | A v -> Z ^      | HS65_LH_NAND2X21       | 0.048 |   2.446 |    2.212 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U122          | A ^ -> Z ^      | HS65_LH_BFX2           | 0.319 |   2.765 |    2.531 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U638     | B ^ -> Z v      | HS65_LH_NAND2X2        | 0.201 |   2.965 |    2.732 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U539     | C v -> Z ^      | HS65_LH_OAI21X3        | 0.095 |   3.061 |    2.827 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U436     | A ^ -> Z v      | HS65_LH_AOI12X4        | 0.075 |   3.136 |    2.902 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U413     | B v -> Z ^      | HS65_LH_OAI12X6        | 0.067 |   3.203 |    2.970 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U536     | A ^ -> Z v      | HS65_LH_IVX9           | 0.068 |   3.271 |    3.037 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U449     | B v -> Z ^      | HS65_LH_OAI12X3        | 0.070 |   3.341 |    3.108 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U540     | B ^ -> Z v      | HS65_LHS_XNOR2X6       | 0.045 |   3.386 |    3.152 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U414          | E v -> Z ^      | HS65_LH_AOI222X2       | 0.075 |   3.461 |    3.227 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U412          | C ^ -> Z v      | HS65_LH_NAND4ABX3      | 0.344 |   3.805 |    3.571 | 
     | mini_mips_inst/U14                                 | A v -> Z v      | HS65_LH_AO22X9         | 0.369 |   4.174 |    3.941 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2527      | A v -> Z ^      | HS65_LH_IVX9           | 0.269 |   4.443 |    4.209 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1540      | A ^ -> Z v      | HS65_LH_OAI22X1        | 0.137 |   4.580 |    4.347 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.580 |    4.347 | 
     | reg[29][11]                                        |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.234 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.234 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.234 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.234 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.234 | 
     | reg[29][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[26][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[26][11]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[16]                                                 (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.154
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.346
- Arrival Time                  4.580
= Slack Time                   -0.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.234 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.234 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.234 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.234 | 
     | imem_inst                                          | CK ^ -> Q[16] v | ST_SPHDL_4096x32m8_L   | 1.295 |   1.295 |    1.062 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U342       | A v -> Z ^      | HS65_LH_IVX53          | 0.049 |   1.345 |    1.111 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U195       | A ^ -> Z ^      | HS65_LH_AND3X27        | 0.078 |   1.423 |    1.189 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1241      | A ^ -> Z v      | HS65_LH_NAND2X5        | 0.438 |   1.861 |    1.627 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3604      | D v -> Z ^      | HS65_LH_OAI212X5       | 0.264 |   2.125 |    1.891 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3605      | D ^ -> Z v      | HS65_LH_NOR4X18        | 0.117 |   2.242 |    2.008 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3606      | B v -> Z v      | HS65_LH_AO12X18        | 0.053 |   2.295 |    2.061 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U354       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.051 |   2.346 |    2.112 | 
     | mini_mips_inst/exe_top_inst/U14                    | A ^ -> Z v      | HS65_LH_NAND2X21       | 0.051 |   2.397 |    2.164 | 
     | mini_mips_inst/exe_top_inst/U16                    | A v -> Z ^      | HS65_LH_NAND2X21       | 0.048 |   2.446 |    2.212 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U122          | A ^ -> Z ^      | HS65_LH_BFX2           | 0.319 |   2.765 |    2.531 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U638     | B ^ -> Z v      | HS65_LH_NAND2X2        | 0.201 |   2.965 |    2.732 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U539     | C v -> Z ^      | HS65_LH_OAI21X3        | 0.095 |   3.061 |    2.827 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U436     | A ^ -> Z v      | HS65_LH_AOI12X4        | 0.075 |   3.136 |    2.902 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U413     | B v -> Z ^      | HS65_LH_OAI12X6        | 0.067 |   3.203 |    2.970 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U536     | A ^ -> Z v      | HS65_LH_IVX9           | 0.068 |   3.271 |    3.037 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U449     | B v -> Z ^      | HS65_LH_OAI12X3        | 0.070 |   3.341 |    3.108 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U540     | B ^ -> Z v      | HS65_LHS_XNOR2X6       | 0.045 |   3.386 |    3.152 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U414          | E v -> Z ^      | HS65_LH_AOI222X2       | 0.075 |   3.461 |    3.227 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U412          | C ^ -> Z v      | HS65_LH_NAND4ABX3      | 0.344 |   3.805 |    3.571 | 
     | mini_mips_inst/U14                                 | A v -> Z v      | HS65_LH_AO22X9         | 0.369 |   4.174 |    3.941 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2527      | A v -> Z ^      | HS65_LH_IVX9           | 0.269 |   4.443 |    4.209 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1372      | A ^ -> Z v      | HS65_LH_OAI22X1        | 0.137 |   4.580 |    4.346 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.580 |    4.346 | 
     | reg[26][11]                                        |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.234 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.234 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.234 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.234 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.234 | 
     | reg[26][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[2][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[2][11]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[16]                                                (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.139
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.361
- Arrival Time                  4.591
= Slack Time                   -0.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.230 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.230 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.230 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.230 | 
     | imem_inst                                          | CK ^ -> Q[16] v | ST_SPHDL_4096x32m8_L   | 1.295 |   1.295 |    1.065 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U342       | A v -> Z ^      | HS65_LH_IVX53          | 0.049 |   1.345 |    1.114 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U195       | A ^ -> Z ^      | HS65_LH_AND3X27        | 0.078 |   1.423 |    1.193 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1241      | A ^ -> Z v      | HS65_LH_NAND2X5        | 0.438 |   1.861 |    1.631 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3604      | D v -> Z ^      | HS65_LH_OAI212X5       | 0.264 |   2.125 |    1.894 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3605      | D ^ -> Z v      | HS65_LH_NOR4X18        | 0.117 |   2.242 |    2.012 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3606      | B v -> Z v      | HS65_LH_AO12X18        | 0.053 |   2.295 |    2.065 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U354       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.051 |   2.346 |    2.116 | 
     | mini_mips_inst/exe_top_inst/U14                    | A ^ -> Z v      | HS65_LH_NAND2X21       | 0.051 |   2.397 |    2.167 | 
     | mini_mips_inst/exe_top_inst/U16                    | A v -> Z ^      | HS65_LH_NAND2X21       | 0.048 |   2.446 |    2.215 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U122          | A ^ -> Z ^      | HS65_LH_BFX2           | 0.319 |   2.765 |    2.534 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U638     | B ^ -> Z v      | HS65_LH_NAND2X2        | 0.201 |   2.965 |    2.735 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U539     | C v -> Z ^      | HS65_LH_OAI21X3        | 0.095 |   3.061 |    2.830 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U436     | A ^ -> Z v      | HS65_LH_AOI12X4        | 0.075 |   3.136 |    2.906 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U413     | B v -> Z ^      | HS65_LH_OAI12X6        | 0.067 |   3.203 |    2.973 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U536     | A ^ -> Z v      | HS65_LH_IVX9           | 0.068 |   3.271 |    3.041 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U449     | B v -> Z ^      | HS65_LH_OAI12X3        | 0.070 |   3.341 |    3.111 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U540     | B ^ -> Z v      | HS65_LHS_XNOR2X6       | 0.045 |   3.386 |    3.156 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U414          | E v -> Z ^      | HS65_LH_AOI222X2       | 0.075 |   3.461 |    3.231 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U412          | C ^ -> Z v      | HS65_LH_NAND4ABX3      | 0.344 |   3.805 |    3.575 | 
     | mini_mips_inst/U14                                 | A v -> Z v      | HS65_LH_AO22X9         | 0.369 |   4.174 |    3.944 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2527      | A v -> Z ^      | HS65_LH_IVX9           | 0.269 |   4.443 |    4.213 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1650      | A ^ -> Z v      | HS65_LH_OAI22X1        | 0.148 |   4.591 |    4.361 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v             | HS65_LH_DFPRQX9        | 0.000 |   4.591 |    4.361 | 
     | reg[2][11]                                         |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.230 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.230 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.230 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.230 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.230 | 
     | reg[2][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[4][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[4][11]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[16]                                                (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.362
- Arrival Time                  4.588
= Slack Time                   -0.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.225 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.225 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.225 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.225 | 
     | imem_inst                                          | CK ^ -> Q[16] v | ST_SPHDL_4096x32m8_L   | 1.295 |   1.295 |    1.070 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U342       | A v -> Z ^      | HS65_LH_IVX53          | 0.049 |   1.345 |    1.120 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U195       | A ^ -> Z ^      | HS65_LH_AND3X27        | 0.078 |   1.423 |    1.198 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1241      | A ^ -> Z v      | HS65_LH_NAND2X5        | 0.438 |   1.861 |    1.636 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3604      | D v -> Z ^      | HS65_LH_OAI212X5       | 0.264 |   2.125 |    1.900 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3605      | D ^ -> Z v      | HS65_LH_NOR4X18        | 0.117 |   2.242 |    2.017 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3606      | B v -> Z v      | HS65_LH_AO12X18        | 0.053 |   2.295 |    2.070 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U354       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.051 |   2.346 |    2.121 | 
     | mini_mips_inst/exe_top_inst/U14                    | A ^ -> Z v      | HS65_LH_NAND2X21       | 0.051 |   2.397 |    2.172 | 
     | mini_mips_inst/exe_top_inst/U16                    | A v -> Z ^      | HS65_LH_NAND2X21       | 0.048 |   2.446 |    2.221 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U122          | A ^ -> Z ^      | HS65_LH_BFX2           | 0.319 |   2.765 |    2.540 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U638     | B ^ -> Z v      | HS65_LH_NAND2X2        | 0.201 |   2.965 |    2.740 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U539     | C v -> Z ^      | HS65_LH_OAI21X3        | 0.095 |   3.061 |    2.836 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U436     | A ^ -> Z v      | HS65_LH_AOI12X4        | 0.075 |   3.136 |    2.911 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U413     | B v -> Z ^      | HS65_LH_OAI12X6        | 0.067 |   3.203 |    2.978 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U536     | A ^ -> Z v      | HS65_LH_IVX9           | 0.068 |   3.271 |    3.046 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U449     | B v -> Z ^      | HS65_LH_OAI12X3        | 0.070 |   3.341 |    3.116 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U540     | B ^ -> Z v      | HS65_LHS_XNOR2X6       | 0.045 |   3.386 |    3.161 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U414          | E v -> Z ^      | HS65_LH_AOI222X2       | 0.075 |   3.461 |    3.236 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U412          | C ^ -> Z v      | HS65_LH_NAND4ABX3      | 0.344 |   3.805 |    3.580 | 
     | mini_mips_inst/U14                                 | A v -> Z v      | HS65_LH_AO22X9         | 0.369 |   4.174 |    3.949 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2527      | A v -> Z ^      | HS65_LH_IVX9           | 0.269 |   4.443 |    4.218 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1651      | A ^ -> Z v      | HS65_LH_OAI22X1        | 0.144 |   4.588 |    4.362 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v             | HS65_LH_DFPRQX9        | 0.000 |   4.588 |    4.362 | 
     | reg[4][11]                                         |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.225 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.225 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.225 | 
     | clk_i__L2_I7                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.225 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.225 | 
     | reg[4][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[27][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[27][11]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[16]                                                 (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.350
- Arrival Time                  4.575
= Slack Time                   -0.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.225 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.225 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.225 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.225 | 
     | imem_inst                                          | CK ^ -> Q[16] v | ST_SPHDL_4096x32m8_L   | 1.295 |   1.295 |    1.070 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U342       | A v -> Z ^      | HS65_LH_IVX53          | 0.049 |   1.345 |    1.120 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U195       | A ^ -> Z ^      | HS65_LH_AND3X27        | 0.078 |   1.423 |    1.198 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1241      | A ^ -> Z v      | HS65_LH_NAND2X5        | 0.438 |   1.861 |    1.636 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3604      | D v -> Z ^      | HS65_LH_OAI212X5       | 0.264 |   2.125 |    1.900 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3605      | D ^ -> Z v      | HS65_LH_NOR4X18        | 0.117 |   2.242 |    2.017 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3606      | B v -> Z v      | HS65_LH_AO12X18        | 0.053 |   2.295 |    2.070 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U354       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.051 |   2.346 |    2.121 | 
     | mini_mips_inst/exe_top_inst/U14                    | A ^ -> Z v      | HS65_LH_NAND2X21       | 0.051 |   2.397 |    2.172 | 
     | mini_mips_inst/exe_top_inst/U16                    | A v -> Z ^      | HS65_LH_NAND2X21       | 0.048 |   2.446 |    2.221 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U122          | A ^ -> Z ^      | HS65_LH_BFX2           | 0.319 |   2.765 |    2.540 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U638     | B ^ -> Z v      | HS65_LH_NAND2X2        | 0.201 |   2.965 |    2.740 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U539     | C v -> Z ^      | HS65_LH_OAI21X3        | 0.095 |   3.061 |    2.836 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U436     | A ^ -> Z v      | HS65_LH_AOI12X4        | 0.075 |   3.136 |    2.911 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U413     | B v -> Z ^      | HS65_LH_OAI12X6        | 0.067 |   3.203 |    2.978 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U536     | A ^ -> Z v      | HS65_LH_IVX9           | 0.068 |   3.271 |    3.046 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U449     | B v -> Z ^      | HS65_LH_OAI12X3        | 0.070 |   3.341 |    3.116 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U540     | B ^ -> Z v      | HS65_LHS_XNOR2X6       | 0.045 |   3.386 |    3.161 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U414          | E v -> Z ^      | HS65_LH_AOI222X2       | 0.075 |   3.461 |    3.236 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U412          | C ^ -> Z v      | HS65_LH_NAND4ABX3      | 0.344 |   3.805 |    3.580 | 
     | mini_mips_inst/U14                                 | A v -> Z v      | HS65_LH_AO22X9         | 0.369 |   4.174 |    3.949 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2527      | A v -> Z ^      | HS65_LH_IVX9           | 0.269 |   4.443 |    4.218 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1376      | A ^ -> Z v      | HS65_LH_OAI22X1        | 0.131 |   4.575 |    4.350 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.575 |    4.350 | 
     | reg[27][11]                                        |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.225 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.225 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.225 | 
     | clk_i__L2_I0                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.225 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.225 | 
     | reg[27][11]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[8][11]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[8][11]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: imem_inst/Q[16]                                                (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                   5.500
- Uncertainty                   1.000
= Required Time                 4.370
- Arrival Time                  4.590
= Slack Time                   -0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^           |                        |       |   0.000 |   -0.220 | 
     | clk_pad_in                                         | IO ^ -> ZI ^    | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -0.220 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^      | HS65_LH_BFX53          | 0.000 |   0.000 |   -0.220 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^      | HS65_LH_BFX71          | 0.000 |   0.000 |   -0.220 | 
     | imem_inst                                          | CK ^ -> Q[16] v | ST_SPHDL_4096x32m8_L   | 1.295 |   1.295 |    1.075 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U342       | A v -> Z ^      | HS65_LH_IVX53          | 0.049 |   1.345 |    1.125 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U195       | A ^ -> Z ^      | HS65_LH_AND3X27        | 0.078 |   1.423 |    1.203 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1241      | A ^ -> Z v      | HS65_LH_NAND2X5        | 0.438 |   1.861 |    1.641 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3604      | D v -> Z ^      | HS65_LH_OAI212X5       | 0.264 |   2.125 |    1.905 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3605      | D ^ -> Z v      | HS65_LH_NOR4X18        | 0.117 |   2.242 |    2.022 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U3606      | B v -> Z v      | HS65_LH_AO12X18        | 0.053 |   2.295 |    2.075 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U354       | C v -> Z ^      | HS65_LH_OAI12X18       | 0.051 |   2.346 |    2.126 | 
     | mini_mips_inst/exe_top_inst/U14                    | A ^ -> Z v      | HS65_LH_NAND2X21       | 0.051 |   2.397 |    2.178 | 
     | mini_mips_inst/exe_top_inst/U16                    | A v -> Z ^      | HS65_LH_NAND2X21       | 0.048 |   2.446 |    2.226 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U122          | A ^ -> Z ^      | HS65_LH_BFX2           | 0.319 |   2.765 |    2.545 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U638     | B ^ -> Z v      | HS65_LH_NAND2X2        | 0.201 |   2.965 |    2.745 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U539     | C v -> Z ^      | HS65_LH_OAI21X3        | 0.095 |   3.061 |    2.841 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U436     | A ^ -> Z v      | HS65_LH_AOI12X4        | 0.075 |   3.136 |    2.916 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U413     | B v -> Z ^      | HS65_LH_OAI12X6        | 0.067 |   3.203 |    2.983 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U536     | A ^ -> Z v      | HS65_LH_IVX9           | 0.068 |   3.271 |    3.051 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U449     | B v -> Z ^      | HS65_LH_OAI12X3        | 0.070 |   3.341 |    3.122 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U540     | B ^ -> Z v      | HS65_LHS_XNOR2X6       | 0.045 |   3.386 |    3.166 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U414          | E v -> Z ^      | HS65_LH_AOI222X2       | 0.075 |   3.461 |    3.241 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U412          | C ^ -> Z v      | HS65_LH_NAND4ABX3      | 0.344 |   3.805 |    3.585 | 
     | mini_mips_inst/U14                                 | A v -> Z v      | HS65_LH_AO22X9         | 0.369 |   4.174 |    3.954 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U2527      | A v -> Z ^      | HS65_LH_IVX9           | 0.269 |   4.443 |    4.223 | 
     | mini_mips_inst/id_top_inst/regfile_inst/U1373      | A ^ -> Z v      | HS65_LH_OAI22X1        | 0.147 |   4.590 |    4.370 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | D v             | HS65_LH_DFPRQNX9       | 0.000 |   4.590 |    4.370 | 
     | reg[8][11]                                         |                 |                        |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.220 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.220 | 
     | clk_i__L1_I3                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.220 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.220 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQNX9       | 0.000 |   0.000 |    0.220 | 
     | reg[8][11]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

