Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 22 02:28:57 2024
| Host         : DESKTOP-LUJNASU running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 8          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/myFND_0/inst/myFND_v1_0_S00_AXI_inst/oTen1_carry__0_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/myFND_0/inst/fnd0/oDigitSel_reg/CLR, design_1_i/myFND_0/inst/fnd0/oSeg_reg[0]/CLR, design_1_i/myFND_0/inst/fnd0/oSeg_reg[1]/CLR, design_1_i/myFND_0/inst/fnd0/oSeg_reg[2]/CLR, design_1_i/myFND_0/inst/fnd0/oSeg_reg[3]/CLR, design_1_i/myFND_0/inst/fnd0/oSeg_reg[4]/CLR, design_1_i/myFND_0/inst/fnd0/oSeg_reg[5]/CLR, design_1_i/myFND_0/inst/fnd0/oSeg_reg[6]/CLR, design_1_i/myFND_0/inst/fnd0/rCounter_reg[0]/CLR, design_1_i/myFND_0/inst/fnd0/rCounter_reg[10]/CLR, design_1_i/myFND_0/inst/fnd0/rCounter_reg[11]/CLR, design_1_i/myFND_0/inst/fnd0/rCounter_reg[12]/CLR, design_1_i/myFND_0/inst/fnd0/rCounter_reg[13]/CLR, design_1_i/myFND_0/inst/fnd0/rCounter_reg[14]/CLR, design_1_i/myFND_0/inst/fnd0/rCounter_reg[15]/CLR (the first 15 of 40 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on FND[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on FND[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on FND[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on FND[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on FND[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on FND[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on FND[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on SEL[0] relative to clock(s) clk_fpga_0
Related violations: <none>


