Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep 20 02:51:16 2019
| Host         : DESKTOP-3KH954F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk3/count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk4/count_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: debouncer/FF1_reg_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_present_state_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_present_state_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_present_state_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_present_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_present_state_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_present_state_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_present_state_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_present_state_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_present_state_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_present_state_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ssd/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ssd/count_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    150.335        0.000                      0                   27        0.252        0.000                      0                   27        3.000        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_gen_6M/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0     {0.000 76.300}       152.600         6.553           
  clk_out2_clk_wiz_0     {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen_6M/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         150.335        0.000                      0                   15        0.252        0.000                      0                   15       60.760        0.000                       0                    17  
  clk_out2_clk_wiz_0         197.767        0.000                      0                   12        0.254        0.000                      0                   12       13.360        0.000                       0                    14  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_6M/inst/clk_in1
  To Clock:  clk_gen_6M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_6M/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_6M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_6M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_6M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_6M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_6M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_6M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_6M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      150.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       60.760ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             150.335ns  (required time - arrival time)
  Source:                 clk3/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            152.600ns  (clk_out1_clk_wiz_0 rise@152.600ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 154.104 - 152.600 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.618     1.618    clk3/clk_out1
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  clk3/count_reg[1]/Q
                         net (fo=1, routed)           0.480     2.554    clk3/count_reg_n_0_[1]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.228 r  clk3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.228    clk3/count_reg[0]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.342 r  clk3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.342    clk3/count_reg[4]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.456 r  clk3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.456    clk3/count_reg[8]_i_1_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.790 r  clk3/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.790    clk3/count_reg[12]_i_1_n_6
    SLICE_X61Y87         FDRE                                         r  clk3/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.600   152.600 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   152.600 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   154.057    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   150.928 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   152.509    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   152.600 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.504   154.104    clk3/clk_out1
    SLICE_X61Y87         FDRE                                         r  clk3/count_reg[13]/C
                         clock pessimism              0.092   154.196    
                         clock uncertainty           -0.133   154.063    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.062   154.125    clk3/count_reg[13]
  -------------------------------------------------------------------
                         required time                        154.125    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                150.335    

Slack (MET) :             150.430ns  (required time - arrival time)
  Source:                 clk3/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            152.600ns  (clk_out1_clk_wiz_0 rise@152.600ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 154.104 - 152.600 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.618     1.618    clk3/clk_out1
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  clk3/count_reg[1]/Q
                         net (fo=1, routed)           0.480     2.554    clk3/count_reg_n_0_[1]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.228 r  clk3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.228    clk3/count_reg[0]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.342 r  clk3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.342    clk3/count_reg[4]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.456 r  clk3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.456    clk3/count_reg[8]_i_1_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.695 r  clk3/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.695    clk3/count_reg[12]_i_1_n_5
    SLICE_X61Y87         FDRE                                         r  clk3/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.600   152.600 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   152.600 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   154.057    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   150.928 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   152.509    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   152.600 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.504   154.104    clk3/clk_out1
    SLICE_X61Y87         FDRE                                         r  clk3/count_reg[14]/C
                         clock pessimism              0.092   154.196    
                         clock uncertainty           -0.133   154.063    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.062   154.125    clk3/count_reg[14]
  -------------------------------------------------------------------
                         required time                        154.125    
                         arrival time                          -3.695    
  -------------------------------------------------------------------
                         slack                                150.430    

Slack (MET) :             150.446ns  (required time - arrival time)
  Source:                 clk3/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            152.600ns  (clk_out1_clk_wiz_0 rise@152.600ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 154.104 - 152.600 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.618     1.618    clk3/clk_out1
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  clk3/count_reg[1]/Q
                         net (fo=1, routed)           0.480     2.554    clk3/count_reg_n_0_[1]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.228 r  clk3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.228    clk3/count_reg[0]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.342 r  clk3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.342    clk3/count_reg[4]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.456 r  clk3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.456    clk3/count_reg[8]_i_1_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.679 r  clk3/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.679    clk3/count_reg[12]_i_1_n_7
    SLICE_X61Y87         FDRE                                         r  clk3/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.600   152.600 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   152.600 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   154.057    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   150.928 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   152.509    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   152.600 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.504   154.104    clk3/clk_out1
    SLICE_X61Y87         FDRE                                         r  clk3/count_reg[12]/C
                         clock pessimism              0.092   154.196    
                         clock uncertainty           -0.133   154.063    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.062   154.125    clk3/count_reg[12]
  -------------------------------------------------------------------
                         required time                        154.125    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                150.446    

Slack (MET) :             150.448ns  (required time - arrival time)
  Source:                 clk3/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            152.600ns  (clk_out1_clk_wiz_0 rise@152.600ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 154.103 - 152.600 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.618     1.618    clk3/clk_out1
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  clk3/count_reg[1]/Q
                         net (fo=1, routed)           0.480     2.554    clk3/count_reg_n_0_[1]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.228 r  clk3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.228    clk3/count_reg[0]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.342 r  clk3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.342    clk3/count_reg[4]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.676 r  clk3/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.676    clk3/count_reg[8]_i_1_n_6
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.600   152.600 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   152.600 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   154.057    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   150.928 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   152.509    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   152.600 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.503   154.103    clk3/clk_out1
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[9]/C
                         clock pessimism              0.092   154.195    
                         clock uncertainty           -0.133   154.062    
    SLICE_X61Y86         FDRE (Setup_fdre_C_D)        0.062   154.124    clk3/count_reg[9]
  -------------------------------------------------------------------
                         required time                        154.124    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                150.448    

Slack (MET) :             150.469ns  (required time - arrival time)
  Source:                 clk3/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            152.600ns  (clk_out1_clk_wiz_0 rise@152.600ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 154.103 - 152.600 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.618     1.618    clk3/clk_out1
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  clk3/count_reg[1]/Q
                         net (fo=1, routed)           0.480     2.554    clk3/count_reg_n_0_[1]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.228 r  clk3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.228    clk3/count_reg[0]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.342 r  clk3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.342    clk3/count_reg[4]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.655 r  clk3/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.655    clk3/count_reg[8]_i_1_n_4
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.600   152.600 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   152.600 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   154.057    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   150.928 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   152.509    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   152.600 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.503   154.103    clk3/clk_out1
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[11]/C
                         clock pessimism              0.092   154.195    
                         clock uncertainty           -0.133   154.062    
    SLICE_X61Y86         FDRE (Setup_fdre_C_D)        0.062   154.124    clk3/count_reg[11]
  -------------------------------------------------------------------
                         required time                        154.124    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                150.469    

Slack (MET) :             150.543ns  (required time - arrival time)
  Source:                 clk3/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            152.600ns  (clk_out1_clk_wiz_0 rise@152.600ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 154.103 - 152.600 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.618     1.618    clk3/clk_out1
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  clk3/count_reg[1]/Q
                         net (fo=1, routed)           0.480     2.554    clk3/count_reg_n_0_[1]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.228 r  clk3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.228    clk3/count_reg[0]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.342 r  clk3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.342    clk3/count_reg[4]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.581 r  clk3/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.581    clk3/count_reg[8]_i_1_n_5
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.600   152.600 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   152.600 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   154.057    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   150.928 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   152.509    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   152.600 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.503   154.103    clk3/clk_out1
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[10]/C
                         clock pessimism              0.092   154.195    
                         clock uncertainty           -0.133   154.062    
    SLICE_X61Y86         FDRE (Setup_fdre_C_D)        0.062   154.124    clk3/count_reg[10]
  -------------------------------------------------------------------
                         required time                        154.124    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                150.543    

Slack (MET) :             150.559ns  (required time - arrival time)
  Source:                 clk3/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            152.600ns  (clk_out1_clk_wiz_0 rise@152.600ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 154.103 - 152.600 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.618     1.618    clk3/clk_out1
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  clk3/count_reg[1]/Q
                         net (fo=1, routed)           0.480     2.554    clk3/count_reg_n_0_[1]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.228 r  clk3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.228    clk3/count_reg[0]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.342 r  clk3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.342    clk3/count_reg[4]_i_1_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.565 r  clk3/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.565    clk3/count_reg[8]_i_1_n_7
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.600   152.600 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   152.600 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   154.057    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   150.928 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   152.509    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   152.600 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.503   154.103    clk3/clk_out1
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[8]/C
                         clock pessimism              0.092   154.195    
                         clock uncertainty           -0.133   154.062    
    SLICE_X61Y86         FDRE (Setup_fdre_C_D)        0.062   154.124    clk3/count_reg[8]
  -------------------------------------------------------------------
                         required time                        154.124    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                150.559    

Slack (MET) :             150.562ns  (required time - arrival time)
  Source:                 clk3/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            152.600ns  (clk_out1_clk_wiz_0 rise@152.600ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 154.103 - 152.600 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.618     1.618    clk3/clk_out1
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  clk3/count_reg[1]/Q
                         net (fo=1, routed)           0.480     2.554    clk3/count_reg_n_0_[1]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.228 r  clk3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.228    clk3/count_reg[0]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.562 r  clk3/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.562    clk3/count_reg[4]_i_1_n_6
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.600   152.600 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   152.600 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   154.057    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   150.928 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   152.509    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   152.600 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.503   154.103    clk3/clk_out1
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[5]/C
                         clock pessimism              0.092   154.195    
                         clock uncertainty           -0.133   154.062    
    SLICE_X61Y85         FDRE (Setup_fdre_C_D)        0.062   154.124    clk3/count_reg[5]
  -------------------------------------------------------------------
                         required time                        154.124    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                150.562    

Slack (MET) :             150.583ns  (required time - arrival time)
  Source:                 clk3/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            152.600ns  (clk_out1_clk_wiz_0 rise@152.600ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.443ns (75.020%)  route 0.480ns (24.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 154.103 - 152.600 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.618     1.618    clk3/clk_out1
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  clk3/count_reg[1]/Q
                         net (fo=1, routed)           0.480     2.554    clk3/count_reg_n_0_[1]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.228 r  clk3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.228    clk3/count_reg[0]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.541 r  clk3/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.541    clk3/count_reg[4]_i_1_n_4
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.600   152.600 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   152.600 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   154.057    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   150.928 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   152.509    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   152.600 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.503   154.103    clk3/clk_out1
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[7]/C
                         clock pessimism              0.092   154.195    
                         clock uncertainty           -0.133   154.062    
    SLICE_X61Y85         FDRE (Setup_fdre_C_D)        0.062   154.124    clk3/count_reg[7]
  -------------------------------------------------------------------
                         required time                        154.124    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                150.583    

Slack (MET) :             150.657ns  (required time - arrival time)
  Source:                 clk3/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            152.600ns  (clk_out1_clk_wiz_0 rise@152.600ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 1.369ns (74.021%)  route 0.480ns (25.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 154.103 - 152.600 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.618     1.618    clk3/clk_out1
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  clk3/count_reg[1]/Q
                         net (fo=1, routed)           0.480     2.554    clk3/count_reg_n_0_[1]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.228 r  clk3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.228    clk3/count_reg[0]_i_1_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.467 r  clk3/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.467    clk3/count_reg[4]_i_1_n_5
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.600   152.600 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   152.600 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   154.057    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   150.928 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   152.509    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   152.600 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          1.503   154.103    clk3/clk_out1
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[6]/C
                         clock pessimism              0.092   154.195    
                         clock uncertainty           -0.133   154.062    
    SLICE_X61Y85         FDRE (Setup_fdre_C_D)        0.062   154.124    clk3/count_reg[6]
  -------------------------------------------------------------------
                         required time                        154.124    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                150.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk3/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.588     0.588    clk3/clk_out1
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  clk3/count_reg[11]/Q
                         net (fo=1, routed)           0.108     0.837    clk3/count_reg_n_0_[11]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.945 r  clk3/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.945    clk3/count_reg[8]_i_1_n_4
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.856     0.856    clk3/clk_out1
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[11]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.105     0.693    clk3/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk3/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.588     0.588    clk3/clk_out1
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  clk3/count_reg[7]/Q
                         net (fo=1, routed)           0.108     0.837    clk3/count_reg_n_0_[7]
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.945 r  clk3/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.945    clk3/count_reg[4]_i_1_n_4
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.856     0.856    clk3/clk_out1
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[7]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.105     0.693    clk3/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk3/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.588     0.588    clk3/clk_out1
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  clk3/count_reg[3]/Q
                         net (fo=1, routed)           0.108     0.837    clk3/count_reg_n_0_[3]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.945 r  clk3/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.945    clk3/count_reg[0]_i_1_n_4
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.855     0.855    clk3/clk_out1
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[3]/C
                         clock pessimism             -0.268     0.588    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.105     0.693    clk3/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk3/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.588     0.588    clk3/clk_out1
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  clk3/count_reg[4]/Q
                         net (fo=1, routed)           0.105     0.834    clk3/count_reg_n_0_[4]
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.949 r  clk3/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.949    clk3/count_reg[4]_i_1_n_7
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.856     0.856    clk3/clk_out1
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[4]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.105     0.693    clk3/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk3/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.588     0.588    clk3/clk_out1
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  clk3/count_reg[8]/Q
                         net (fo=1, routed)           0.105     0.834    clk3/count_reg_n_0_[8]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.949 r  clk3/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.949    clk3/count_reg[8]_i_1_n_7
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.856     0.856    clk3/clk_out1
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[8]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.105     0.693    clk3/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk3/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.589     0.589    clk3/clk_out1
    SLICE_X61Y87         FDRE                                         r  clk3/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  clk3/count_reg[12]/Q
                         net (fo=1, routed)           0.105     0.835    clk3/count_reg_n_0_[12]
    SLICE_X61Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.950 r  clk3/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.950    clk3/count_reg[12]_i_1_n_7
    SLICE_X61Y87         FDRE                                         r  clk3/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.858     0.858    clk3/clk_out1
    SLICE_X61Y87         FDRE                                         r  clk3/count_reg[12]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.105     0.694    clk3/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk3/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.588     0.588    clk3/clk_out1
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  clk3/count_reg[10]/Q
                         net (fo=1, routed)           0.109     0.838    clk3/count_reg_n_0_[10]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.949 r  clk3/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.949    clk3/count_reg[8]_i_1_n_5
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.856     0.856    clk3/clk_out1
    SLICE_X61Y86         FDRE                                         r  clk3/count_reg[10]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.105     0.693    clk3/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk3/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.588     0.588    clk3/clk_out1
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  clk3/count_reg[6]/Q
                         net (fo=1, routed)           0.109     0.838    clk3/count_reg_n_0_[6]
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.949 r  clk3/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.949    clk3/count_reg[4]_i_1_n_5
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.856     0.856    clk3/clk_out1
    SLICE_X61Y85         FDRE                                         r  clk3/count_reg[6]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.105     0.693    clk3/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk3/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.588     0.588    clk3/clk_out1
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  clk3/count_reg[2]/Q
                         net (fo=1, routed)           0.109     0.838    clk3/count_reg_n_0_[2]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.949 r  clk3/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.949    clk3/count_reg[0]_i_1_n_5
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.855     0.855    clk3/clk_out1
    SLICE_X61Y84         FDRE                                         r  clk3/count_reg[2]/C
                         clock pessimism             -0.268     0.588    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.105     0.693    clk3/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk3/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Destination:            clk3/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@76.300ns period=152.600ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.589     0.589    clk3/clk_out1
    SLICE_X61Y87         FDRE                                         r  clk3/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  clk3/count_reg[14]/Q
                         net (fo=2, routed)           0.122     0.851    clk3/out[0]
    SLICE_X61Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.962 r  clk3/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.962    clk3/count_reg[12]_i_1_n_5
    SLICE_X61Y87         FDRE                                         r  clk3/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout1_buf/O
                         net (fo=15, routed)          0.858     0.858    clk3/clk_out1
    SLICE_X61Y87         FDRE                                         r  clk3/count_reg[14]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.105     0.694    clk3/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 76.300 }
Period(ns):         152.600
Sources:            { clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         152.600     150.445    BUFGCTRL_X0Y1    clk_gen_6M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         152.600     151.351    MMCME2_ADV_X1Y0  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         152.600     151.600    SLICE_X61Y84     clk3/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         152.600     151.600    SLICE_X61Y86     clk3/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         152.600     151.600    SLICE_X61Y86     clk3/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         152.600     151.600    SLICE_X61Y87     clk3/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         152.600     151.600    SLICE_X61Y87     clk3/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         152.600     151.600    SLICE_X61Y87     clk3/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         152.600     151.600    SLICE_X61Y84     clk3/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         152.600     151.600    SLICE_X61Y84     clk3/count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       152.600     60.760     MMCME2_ADV_X1Y0  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y84     clk3/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y86     clk3/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y86     clk3/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y86     clk3/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y86     clk3/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y87     clk3/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y87     clk3/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y87     clk3/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y87     clk3/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y87     clk3/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y84     clk3/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y84     clk3/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y86     clk3/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y86     clk3/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y86     clk3/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y86     clk3/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y87     clk3/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y87     clk3/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y87     clk3/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         76.300      75.800     SLICE_X61Y87     clk3/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      197.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.767ns  (required time - arrival time)
  Source:                 clk4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 1.615ns (74.608%)  route 0.550ns (25.392%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.620     1.620    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  clk4/count_reg[1]/Q
                         net (fo=1, routed)           0.541     2.679    clk4/count_reg_n_0_[1]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.336 r  clk4/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.336    clk4/count_reg[0]_i_1__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.453 r  clk4/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     3.462    clk4/count_reg[4]_i_1__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.785 r  clk4/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.785    clk4/count_reg[8]_i_1__0_n_6
    SLICE_X64Y25         FDRE                                         r  clk4/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   201.457    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.328 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   199.909    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.502   201.502    clk4/clk_out2
    SLICE_X64Y25         FDRE                                         r  clk4/count_reg[9]/C
                         clock pessimism              0.080   201.582    
                         clock uncertainty           -0.140   201.443    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109   201.552    clk4/count_reg[9]
  -------------------------------------------------------------------
                         required time                        201.552    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                197.767    

Slack (MET) :             197.775ns  (required time - arrival time)
  Source:                 clk4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 1.607ns (74.513%)  route 0.550ns (25.487%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.620     1.620    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  clk4/count_reg[1]/Q
                         net (fo=1, routed)           0.541     2.679    clk4/count_reg_n_0_[1]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.336 r  clk4/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.336    clk4/count_reg[0]_i_1__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.453 r  clk4/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     3.462    clk4/count_reg[4]_i_1__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.777 r  clk4/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.777    clk4/count_reg[8]_i_1__0_n_4
    SLICE_X64Y25         FDRE                                         r  clk4/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   201.457    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.328 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   199.909    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.502   201.502    clk4/clk_out2
    SLICE_X64Y25         FDRE                                         r  clk4/count_reg[11]/C
                         clock pessimism              0.080   201.582    
                         clock uncertainty           -0.140   201.443    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109   201.552    clk4/count_reg[11]
  -------------------------------------------------------------------
                         required time                        201.552    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                197.775    

Slack (MET) :             197.851ns  (required time - arrival time)
  Source:                 clk4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 1.531ns (73.582%)  route 0.550ns (26.418%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.620     1.620    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  clk4/count_reg[1]/Q
                         net (fo=1, routed)           0.541     2.679    clk4/count_reg_n_0_[1]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.336 r  clk4/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.336    clk4/count_reg[0]_i_1__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.453 r  clk4/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     3.462    clk4/count_reg[4]_i_1__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.701 r  clk4/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.701    clk4/count_reg[8]_i_1__0_n_5
    SLICE_X64Y25         FDRE                                         r  clk4/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   201.457    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.328 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   199.909    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.502   201.502    clk4/clk_out2
    SLICE_X64Y25         FDRE                                         r  clk4/count_reg[10]/C
                         clock pessimism              0.080   201.582    
                         clock uncertainty           -0.140   201.443    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109   201.552    clk4/count_reg[10]
  -------------------------------------------------------------------
                         required time                        201.552    
                         arrival time                          -3.701    
  -------------------------------------------------------------------
                         slack                                197.851    

Slack (MET) :             197.871ns  (required time - arrival time)
  Source:                 clk4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.511ns (73.326%)  route 0.550ns (26.674%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.620     1.620    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  clk4/count_reg[1]/Q
                         net (fo=1, routed)           0.541     2.679    clk4/count_reg_n_0_[1]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.336 r  clk4/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.336    clk4/count_reg[0]_i_1__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.453 r  clk4/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     3.462    clk4/count_reg[4]_i_1__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.681 r  clk4/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.681    clk4/count_reg[8]_i_1__0_n_7
    SLICE_X64Y25         FDRE                                         r  clk4/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   201.457    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.328 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   199.909    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.502   201.502    clk4/clk_out2
    SLICE_X64Y25         FDRE                                         r  clk4/count_reg[8]/C
                         clock pessimism              0.080   201.582    
                         clock uncertainty           -0.140   201.443    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109   201.552    clk4/count_reg[8]
  -------------------------------------------------------------------
                         required time                        201.552    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                197.871    

Slack (MET) :             197.907ns  (required time - arrival time)
  Source:                 clk4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.498ns (73.480%)  route 0.541ns (26.520%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.620     1.620    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  clk4/count_reg[1]/Q
                         net (fo=1, routed)           0.541     2.679    clk4/count_reg_n_0_[1]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.336 r  clk4/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.336    clk4/count_reg[0]_i_1__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.659 r  clk4/count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.659    clk4/count_reg[4]_i_1__0_n_6
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   201.457    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.328 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   199.909    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.502   201.502    clk4/clk_out2
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[5]/C
                         clock pessimism              0.094   201.596    
                         clock uncertainty           -0.140   201.457    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109   201.566    clk4/count_reg[5]
  -------------------------------------------------------------------
                         required time                        201.566    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                197.907    

Slack (MET) :             197.915ns  (required time - arrival time)
  Source:                 clk4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 1.490ns (73.376%)  route 0.541ns (26.624%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.620     1.620    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  clk4/count_reg[1]/Q
                         net (fo=1, routed)           0.541     2.679    clk4/count_reg_n_0_[1]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.336 r  clk4/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.336    clk4/count_reg[0]_i_1__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.651 r  clk4/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.651    clk4/count_reg[4]_i_1__0_n_4
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   201.457    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.328 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   199.909    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.502   201.502    clk4/clk_out2
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[7]/C
                         clock pessimism              0.094   201.596    
                         clock uncertainty           -0.140   201.457    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109   201.566    clk4/count_reg[7]
  -------------------------------------------------------------------
                         required time                        201.566    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                197.915    

Slack (MET) :             197.991ns  (required time - arrival time)
  Source:                 clk4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 1.414ns (72.340%)  route 0.541ns (27.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.620     1.620    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  clk4/count_reg[1]/Q
                         net (fo=1, routed)           0.541     2.679    clk4/count_reg_n_0_[1]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.336 r  clk4/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.336    clk4/count_reg[0]_i_1__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.575 r  clk4/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.575    clk4/count_reg[4]_i_1__0_n_5
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   201.457    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.328 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   199.909    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.502   201.502    clk4/clk_out2
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[6]/C
                         clock pessimism              0.094   201.596    
                         clock uncertainty           -0.140   201.457    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109   201.566    clk4/count_reg[6]
  -------------------------------------------------------------------
                         required time                        201.566    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                197.991    

Slack (MET) :             198.011ns  (required time - arrival time)
  Source:                 clk4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.394ns (72.054%)  route 0.541ns (27.946%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 201.502 - 200.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.620     1.620    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  clk4/count_reg[1]/Q
                         net (fo=1, routed)           0.541     2.679    clk4/count_reg_n_0_[1]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.336 r  clk4/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.336    clk4/count_reg[0]_i_1__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.555 r  clk4/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.555    clk4/count_reg[4]_i_1__0_n_7
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   201.457    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.328 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   199.909    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.502   201.502    clk4/clk_out2
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[4]/C
                         clock pessimism              0.094   201.596    
                         clock uncertainty           -0.140   201.457    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109   201.566    clk4/count_reg[4]
  -------------------------------------------------------------------
                         required time                        201.566    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                198.011    

Slack (MET) :             198.144ns  (required time - arrival time)
  Source:                 clk4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 1.285ns (70.386%)  route 0.541ns (29.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 201.504 - 200.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.620     1.620    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  clk4/count_reg[1]/Q
                         net (fo=1, routed)           0.541     2.679    clk4/count_reg_n_0_[1]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     3.446 r  clk4/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.446    clk4/count_reg[0]_i_1__0_n_4
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   201.457    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.328 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   199.909    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.504   201.504    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[3]/C
                         clock pessimism              0.116   201.620    
                         clock uncertainty           -0.140   201.481    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109   201.590    clk4/count_reg[3]
  -------------------------------------------------------------------
                         required time                        201.590    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                198.144    

Slack (MET) :             198.209ns  (required time - arrival time)
  Source:                 clk4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 1.220ns (69.293%)  route 0.541ns (30.707%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 201.504 - 200.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.620     1.620    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  clk4/count_reg[1]/Q
                         net (fo=1, routed)           0.541     2.679    clk4/count_reg_n_0_[1]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     3.381 r  clk4/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.381    clk4/count_reg[0]_i_1__0_n_5
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457   201.457    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   198.328 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   199.909    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          1.504   201.504    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[2]/C
                         clock pessimism              0.116   201.620    
                         clock uncertainty           -0.140   201.481    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109   201.590    clk4/count_reg[2]
  -------------------------------------------------------------------
                         required time                        201.590    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                198.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk4/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.583     0.583    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  clk4/count_reg[2]/Q
                         net (fo=1, routed)           0.114     0.861    clk4/count_reg_n_0_[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.971 r  clk4/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.971    clk4/count_reg[0]_i_1__0_n_5
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.851     0.851    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[2]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     0.717    clk4/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk4/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.582     0.582    clk4/clk_out2
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  clk4/count_reg[6]/Q
                         net (fo=1, routed)           0.114     0.860    clk4/count_reg_n_0_[6]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.970 r  clk4/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.970    clk4/count_reg[4]_i_1__0_n_5
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.850     0.850    clk4/clk_out2
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[6]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     0.716    clk4/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk4/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.583     0.583    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  clk4/count_reg[2]/Q
                         net (fo=1, routed)           0.114     0.861    clk4/count_reg_n_0_[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.007 r  clk4/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.007    clk4/count_reg[0]_i_1__0_n_4
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.851     0.851    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[3]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     0.717    clk4/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk4/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.582     0.582    clk4/clk_out2
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  clk4/count_reg[6]/Q
                         net (fo=1, routed)           0.114     0.860    clk4/count_reg_n_0_[6]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.006 r  clk4/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.006    clk4/count_reg[4]_i_1__0_n_4
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.850     0.850    clk4/clk_out2
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[7]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     0.716    clk4/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 clk4/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.583     0.583    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.747 f  clk4/count_reg[0]/Q
                         net (fo=1, routed)           0.163     0.910    clk4/count_reg_n_0_[0]
    SLICE_X64Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.955 r  clk4/count[0]_i_2__0/O
                         net (fo=1, routed)           0.000     0.955    clk4/count[0]_i_2__0_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.025 r  clk4/count_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.025    clk4/count_reg[0]_i_1__0_n_7
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.851     0.851    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[0]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     0.717    clk4/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clk4/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.582     0.582    clk4/clk_out2
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  clk4/count_reg[4]/Q
                         net (fo=1, routed)           0.170     0.916    clk4/count_reg_n_0_[4]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.031 r  clk4/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.031    clk4/count_reg[4]_i_1__0_n_7
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.850     0.850    clk4/clk_out2
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[4]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     0.716    clk4/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clk4/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.583     0.583    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  clk4/count_reg[1]/Q
                         net (fo=1, routed)           0.175     0.921    clk4/count_reg_n_0_[1]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.032 r  clk4/count_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.032    clk4/count_reg[0]_i_1__0_n_6
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.851     0.851    clk4/clk_out2
    SLICE_X64Y23         FDRE                                         r  clk4/count_reg[1]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     0.717    clk4/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clk4/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.582     0.582    clk4/clk_out2
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  clk4/count_reg[5]/Q
                         net (fo=1, routed)           0.175     0.920    clk4/count_reg_n_0_[5]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.031 r  clk4/count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.031    clk4/count_reg[4]_i_1__0_n_6
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.850     0.850    clk4/clk_out2
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[5]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     0.716    clk4/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 clk4/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.373ns (75.142%)  route 0.123ns (24.858%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.582     0.582    clk4/clk_out2
    SLICE_X64Y24         FDRE                                         r  clk4/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  clk4/count_reg[6]/Q
                         net (fo=1, routed)           0.114     0.860    clk4/count_reg_n_0_[6]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.016 r  clk4/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     1.025    clk4/count_reg[4]_i_1__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.078 r  clk4/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.078    clk4/count_reg[8]_i_1__0_n_7
    SLICE_X64Y25         FDRE                                         r  clk4/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.850     0.850    clk4/clk_out2
    SLICE_X64Y25         FDRE                                         r  clk4/count_reg[8]/C
                         clock pessimism             -0.234     0.616    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     0.750    clk4/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clk4/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk4/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.274ns (58.028%)  route 0.198ns (41.972%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.582     0.582    clk4/clk_out2
    SLICE_X64Y25         FDRE                                         r  clk4/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  clk4/count_reg[10]/Q
                         net (fo=1, routed)           0.198     0.944    clk4/count_reg_n_0_[10]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.054 r  clk4/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.054    clk4/count_reg[8]_i_1__0_n_5
    SLICE_X64Y25         FDRE                                         r  clk4/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    clk_gen_6M/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_6M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_6M/inst/clkout2_buf/O
                         net (fo=12, routed)          0.850     0.850    clk4/clk_out2
    SLICE_X64Y25         FDRE                                         r  clk4/count_reg[10]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     0.716    clk4/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y2    clk_gen_6M/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y23     clk4/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y25     clk4/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y25     clk4/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y23     clk4/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y23     clk4/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y23     clk4/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y24     clk4/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y24     clk4/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk_gen_6M/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y25     clk4/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y25     clk4/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y24     clk4/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y24     clk4/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y24     clk4/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y24     clk4/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y25     clk4/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y25     clk4/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y25     clk4/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y25     clk4/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y23     clk4/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y23     clk4/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y25     clk4/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y25     clk4/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y25     clk4/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y25     clk4/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y23     clk4/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y23     clk4/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y23     clk4/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y23     clk4/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_6M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_gen_6M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_6M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_6M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_6M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen_6M/inst/mmcm_adv_inst/CLKFBOUT



