{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.828075",
   "Default View_TopLeft":"-244,785",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_RESET -pg 1 -lvl 0 -x 0 -y 980 -defaultsOSRD
preplace port port-id_CLOCK -pg 1 -lvl 0 -x 0 -y 1010 -defaultsOSRD
preplace port port-id_RX_VALID -pg 1 -lvl 0 -x 0 -y 1160 -defaultsOSRD
preplace port port-id_RX_ENABLE -pg 1 -lvl 0 -x 0 -y 1130 -defaultsOSRD
preplace port port-id_RX_CLOCK -pg 1 -lvl 0 -x 0 -y 1070 -defaultsOSRD
preplace port port-id_RX_RESET -pg 1 -lvl 0 -x 0 -y 1100 -defaultsOSRD
preplace port port-id_FPGA_REG_WRITE_STROBE -pg 1 -lvl 6 -x 3440 -y 340 -defaultsOSRD
preplace portBus RX_IDATA -pg 1 -lvl 0 -x 0 -y 1190 -defaultsOSRD
preplace portBus RX_QDATA -pg 1 -lvl 0 -x 0 -y 1220 -defaultsOSRD
preplace portBus POWER -pg 1 -lvl 6 -x 3440 -y 1270 -defaultsOSRD
preplace portBus DETECTION_THRESHOLD -pg 1 -lvl 0 -x 0 -y 1250 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_ADDRESS -pg 1 -lvl 6 -x 3440 -y 370 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_DATA -pg 1 -lvl 6 -x 3440 -y 400 -defaultsOSRD
preplace inst rx_clock_domain_cros_0 -pg 1 -lvl 1 -x 180 -y 1120 -defaultsOSRD
preplace inst data_interleaver_0 -pg 1 -lvl 2 -x 510 -y 1100 -defaultsOSRD
preplace inst data_delay_0 -pg 1 -lvl 3 -x 880 -y 1080 -defaultsOSRD
preplace inst act_power_0 -pg 1 -lvl 4 -x 1590 -y 1512 -defaultsOSRD
preplace inst timing_acquisition_8_0 -pg 1 -lvl 4 -x 1590 -y 1802 -defaultsOSRD
preplace inst receiver_802_11p_0 -pg 1 -lvl 5 -x 3057 -y 500 -defaultsOSRD
preplace inst hier_fft_ofdm -pg 1 -lvl 4 -x 1590 -y 1090 -defaultsOSRD
preplace inst hier_atan -pg 1 -lvl 4 -x 1590 -y 656 -defaultsOSRD
preplace inst hier_rotation -pg 1 -lvl 4 -x 1590 -y 192 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -x 3057 -y 1060 -defaultsOSRD
preplace inst hier_fft_ofdm|fft_ofdm_0 -pg 1 -lvl 2 -x 2090 -y 1180 -defaultsOSRD
preplace inst hier_fft_ofdm|xfft_0 -pg 1 -lvl 1 -x 1660 -y 1130 -defaultsOSRD
preplace inst hier_atan|cordic_0 -pg 1 -lvl 1 -x 1630 -y 796 -defaultsOSRD
preplace inst hier_atan|atan_block_0 -pg 1 -lvl 2 -x 2070 -y 806 -defaultsOSRD
preplace inst hier_rotation|rotation_block_0 -pg 1 -lvl 2 -x 2090 -y 282 -defaultsOSRD
preplace inst hier_rotation|cordic_0 -pg 1 -lvl 1 -x 1590 -y 202 -defaultsOSRD
preplace netloc CLOCK_0_1 1 0 5 30 990 340 990 690 1220 1160 52 2697
preplace netloc DETECTION_THRESHOLD_0_1 1 0 4 NJ 1250 NJ 1250 NJ 1250 1070J
preplace netloc RESET_0_1 1 0 5 20 980 330 1000 680 1230 1170 62 2767
preplace netloc RX_CLOCK_0_1 1 0 1 20J 1070n
preplace netloc RX_ENABLE_0_1 1 0 1 NJ 1130
preplace netloc RX_IDATA_0_1 1 0 1 20J 1170n
preplace netloc RX_QDATA_0_1 1 0 1 30J 1190n
preplace netloc RX_RESET_0_1 1 0 1 20J 1100n
preplace netloc RX_VALID_0_1 1 0 1 30J 1150n
preplace netloc act_power_0_POWER 1 4 2 2727 1280 3420J
preplace netloc data_delay_0_DATA_OUT_STROBE 1 3 2 1150 1620 2537
preplace netloc data_delay_0_IDATA_OUT 1 3 2 1140 1650 2567
preplace netloc data_delay_0_IDATA_OUT_DELAY_16 1 3 1 1130 1060n
preplace netloc data_delay_0_IDATA_OUT_DELAY_32 1 3 2 1100 1630 2717J
preplace netloc data_delay_0_QDATA_OUT 1 3 2 1110 1950 2657
preplace netloc data_delay_0_QDATA_OUT_DELAY_16 1 3 1 1120 1080n
preplace netloc data_delay_0_QDATA_OUT_DELAY_32 1 3 2 1090 1640 2737J
preplace netloc data_interleaver_0_DATA_OUT_STROBE 1 2 1 N 1120
preplace netloc data_interleaver_0_IDATA_OUT 1 2 1 N 1080
preplace netloc data_interleaver_0_QDATA_OUT 1 2 1 N 1100
preplace netloc fft_ofdm_0_FFT_DATA_OUT_LAST 1 4 1 2647 680n
preplace netloc fft_ofdm_0_FFT_DATA_OUT_VALID 1 4 1 2627 660n
preplace netloc fft_ofdm_0_FFT_IDATA_OUT 1 4 1 2547 620n
preplace netloc fft_ofdm_0_FFT_QDATA_OUT 1 4 1 2577 640n
preplace netloc hier_atan_ATAN_PHASE_OUT 1 4 1 2767 520n
preplace netloc hier_atan_ATAN_PHASE_OUT_STROBE 1 4 1 2757 500n
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_I 1 3 3 1190 980 2557 1270 3360
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_Q 1 3 3 1220 1380 2747 1290 3410
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_STROBE 1 3 3 1220 556 2607 740 3350
preplace netloc receiver_802_11p_0_FFT_DATA_IN_START 1 3 3 1200 1400 NJ 1400 3340
preplace netloc receiver_802_11p_0_FFT_DATA_IN_STROBE 1 3 3 1190 1410 NJ 1410 3380
preplace netloc receiver_802_11p_0_FFT_IDATA_IN 1 3 3 1180 1610 NJ 1610 3400
preplace netloc receiver_802_11p_0_FFT_QDATA_IN 1 3 3 1210 1390 NJ 1390 3390
preplace netloc receiver_802_11p_0_FPGA_REG_WRITE_ADDRESS 1 5 1 NJ 370
preplace netloc receiver_802_11p_0_FPGA_REG_WRITE_DATA 1 5 1 3410J 390n
preplace netloc receiver_802_11p_0_FPGA_REG_WRITE_STROBE 1 5 1 3410J 340n
preplace netloc receiver_802_11p_0_ROTATION_DATA_IN_MARKER 1 3 3 1220 42 NJ 42 3330
preplace netloc receiver_802_11p_0_ROTATION_DATA_IN_STROBE 1 3 3 1190 12 NJ 12 3390
preplace netloc receiver_802_11p_0_ROTATION_IDATA_IN 1 3 3 1200 22 NJ 22 3340
preplace netloc receiver_802_11p_0_ROTATION_PHASE_NEW_DIFF 1 3 3 1200 970 2587J 840 3330
preplace netloc receiver_802_11p_0_ROTATION_PHASE_NEW_DIFF_STROBE 1 3 3 1210 960 2597J 850 3370
preplace netloc receiver_802_11p_0_ROTATION_QDATA_IN 1 3 3 1210 32 NJ 32 3370
preplace netloc rotation_block_0_ROTATION_DATA_OUT_MARKER 1 4 1 2687 272n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_STROBE 1 4 1 2737 252n
preplace netloc rotation_block_0_ROTATION_IDATA_OUT 1 4 1 2667 292n
preplace netloc rotation_block_0_ROTATION_QDATA_OUT 1 4 1 2647 312n
preplace netloc rx_clock_domain_cros_0_DATA_STROBE 1 1 1 N 1140
preplace netloc rx_clock_domain_cros_0_IDATA 1 1 1 N 1100
preplace netloc rx_clock_domain_cros_0_QDATA 1 1 1 N 1120
preplace netloc timing_acquisition_8_0_CONTINUOUS_XCORR 1 4 1 2787 1110n
preplace netloc timing_acquisition_8_0_DETECTION_SIGNAL_DETECTED 1 4 1 2637 440n
preplace netloc timing_acquisition_8_0_DETECTION_STROBE 1 4 1 2617 420n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_I 1 4 1 2677 460n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_Q 1 4 1 2707 480n
preplace netloc timing_acquisition_8_0_DETECTION_XCORR 1 4 1 2777 1090n
preplace netloc hier_fft_ofdm|Net 1 0 2 NJ 1250 1830
preplace netloc hier_fft_ofdm|Net1 1 0 2 NJ 1270 1840
preplace netloc hier_fft_ofdm|fft_ofdm_0_FFT_DATA_OUT_LAST 1 2 1 N 1210
preplace netloc hier_fft_ofdm|fft_ofdm_0_FFT_DATA_OUT_VALID 1 2 1 N 1190
preplace netloc hier_fft_ofdm|fft_ofdm_0_FFT_IDATA_OUT 1 2 1 N 1150
preplace netloc hier_fft_ofdm|fft_ofdm_0_FFT_QDATA_OUT 1 2 1 N 1170
preplace netloc hier_fft_ofdm|fft_ofdm_0_aclk 1 0 3 1490 1310 NJ 1310 2290
preplace netloc hier_fft_ofdm|fft_ofdm_0_aresetn 1 0 3 1480 1320 NJ 1320 2280
preplace netloc hier_fft_ofdm|receiver_802_11p_0_FFT_DATA_IN_START 1 0 2 NJ 1350 1880
preplace netloc hier_fft_ofdm|receiver_802_11p_0_FFT_DATA_IN_STROBE 1 0 2 NJ 1330 1870
preplace netloc hier_fft_ofdm|receiver_802_11p_0_FFT_IDATA_IN 1 0 2 NJ 1290 1860
preplace netloc hier_fft_ofdm|receiver_802_11p_0_FFT_QDATA_IN 1 0 2 1470J 1240 1850
preplace netloc hier_fft_ofdm|fft_ofdm_0_S_AXIS_CONFIG 1 0 3 1470 1020 NJ 1020 2280
preplace netloc hier_fft_ofdm|fft_ofdm_0_S_AXIS_DATA 1 0 3 1490 1030 NJ 1030 2290
preplace netloc hier_fft_ofdm|xfft_0_M_AXIS_DATA 1 1 1 1830 1090n
preplace netloc hier_atan|ATAN_AUTOCORR_I_1 1 0 2 NJ 666 1800
preplace netloc hier_atan|ATAN_AUTOCORR_Q_1 1 0 2 NJ 686 1790
preplace netloc hier_atan|ATAN_AUTOCORR_STROBE_1 1 0 2 NJ 646 1820
preplace netloc hier_atan|CLOCK_1 1 0 2 NJ 626 1840
preplace netloc hier_atan|RESET_1 1 0 2 1450J 876 1830
preplace netloc hier_atan|atan_block_0_ATAN_PHASE_OUT 1 2 1 N 806
preplace netloc hier_atan|atan_block_0_ATAN_PHASE_OUT_STROBE 1 2 1 N 786
preplace netloc hier_atan|atan_block_0_aclk 1 0 3 1470 916 NJ 916 2290
preplace netloc hier_atan|atan_block_0_aresetn 1 0 3 1460 926 NJ 926 2280
preplace netloc hier_atan|atan_block_0_S_AXIS_CARTESIAN 1 0 3 1470 696 NJ 696 2280
preplace netloc hier_atan|cordic_0_M_AXIS_DOUT 1 1 1 1810 756n
preplace netloc hier_rotation|CLOCK_0_1 1 0 2 1390J 292 1750
preplace netloc hier_rotation|RESET_0_1 1 0 2 1400J 312 1760
preplace netloc hier_rotation|receiver_802_11p_0_ROTATION_DATA_IN_MARKER 1 0 2 NJ 432 1780
preplace netloc hier_rotation|receiver_802_11p_0_ROTATION_DATA_IN_STROBE 1 0 2 NJ 302 1770
preplace netloc hier_rotation|receiver_802_11p_0_ROTATION_IDATA_IN 1 0 2 NJ 452 1790
preplace netloc hier_rotation|receiver_802_11p_0_ROTATION_PHASE_NEW_DIFF 1 0 2 1410J 362 N
preplace netloc hier_rotation|receiver_802_11p_0_ROTATION_PHASE_NEW_DIFF_STROBE 1 0 2 1400J 342 N
preplace netloc hier_rotation|receiver_802_11p_0_ROTATION_QDATA_IN 1 0 2 1390J 322 N
preplace netloc hier_rotation|rotation_block_0_ROTATION_DATA_OUT_MARKER 1 2 1 N 272
preplace netloc hier_rotation|rotation_block_0_ROTATION_DATA_OUT_STROBE 1 2 1 N 252
preplace netloc hier_rotation|rotation_block_0_ROTATION_IDATA_OUT 1 2 1 N 292
preplace netloc hier_rotation|rotation_block_0_ROTATION_QDATA_OUT 1 2 1 N 312
preplace netloc hier_rotation|rotation_block_0_aclk 1 0 3 1420 442 NJ 442 2360
preplace netloc hier_rotation|rotation_block_0_aresetn 1 0 3 1430 422 NJ 422 2350
preplace netloc hier_rotation|cordic_0_M_AXIS_DOUT 1 1 1 N 202
preplace netloc hier_rotation|rotation_block_0_S_AXIS_CARTESIAN 1 0 3 1420 102 NJ 102 2350
preplace netloc hier_rotation|rotation_block_0_S_AXIS_PHASE 1 0 3 1430 112 NJ 112 2360
levelinfo -pg 1 0 180 510 880 1590 3057 3440
levelinfo -hier hier_fft_ofdm * 1660 2090 *
levelinfo -hier hier_atan * 1630 2070 *
levelinfo -hier hier_rotation * 1590 2090 *
pagesize -pg 1 -db -bbox -sgen -250 0 3700 1960
pagesize -hier hier_fft_ofdm -db -bbox -sgen 1440 1010 2320 1360
pagesize -hier hier_atan -db -bbox -sgen 1420 586 2320 936
pagesize -hier hier_rotation -db -bbox -sgen 1360 92 2390 522
"
}
0
