\hypertarget{structEPCFI2cCfg__t}{}\section{E\+P\+C\+F\+I2c\+Cfg\+\_\+t Struct Reference}
\label{structEPCFI2cCfg__t}\index{E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}}


{\ttfamily \#include $<$i2c.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{structEPCFI2cCfg__t_a242335b86cbb644f8c508a3f4542cba4}{i2c\+Id}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structEPCFI2cCfg__t_a4c5b7780c549be941a235d94b7b87820}{baudrate}}
\item 
\mbox{\hyperlink{i2c_8h_a9bc5b2ac9d948097d750f5a4f570ad44}{En\+E\+P\+C\+F\+I2c\+Address\+Type\+\_\+t}} \mbox{\hyperlink{structEPCFI2cCfg__t_a077674811c9aca0ae9f04d3fd083f715}{address\+Type}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structEPCFI2cCfg__t_a555a4c5296c0c6822093aaa0138210fa}{own\+Address}} \mbox{[}4\mbox{]}
\item 
uint16\+\_\+t \mbox{\hyperlink{structEPCFI2cCfg__t_a2efb97b4637d6b1ef818af955e10d535}{own\+Address\+Mask}} \mbox{[}4\mbox{]}
\item 
En\+E\+P\+C\+F\+Boolean\+\_\+t \mbox{\hyperlink{structEPCFI2cCfg__t_a96a1d83f32bfdd572fc4f4cb761be77f}{general\+Call\+Enable}}
\item 
En\+E\+P\+C\+F\+Boolean\+\_\+t \mbox{\hyperlink{structEPCFI2cCfg__t_a4d9b944d5a24e937a8c954f4ef1ddeac}{interrupt\+Enable}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structEPCFI2cCfg__t_adea9d88eb9ceea68e9d8f80751f8323b}{tx\+Buffer\+Size}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structEPCFI2cCfg__t_aba06d6840c5c10f64da13828ea288bc5}{rx\+Buffer\+Size}}
\item 
void $\ast$ \mbox{\hyperlink{structEPCFI2cCfg__t_ab09efee943f748026eca099031f8bcda}{hardware\+Cfg}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2c configuration structure

Example to configure I2c device in master mode \mbox{\hyperlink{structEPCFI2cCfg__t}{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}} I2c\+Config = \{ 0, // I2c id 0 100000, // 100khz baudrate en\+E\+P\+C\+F\+I2c\+Address\+\_\+7bit, // 7bit addressing \{0,0,0,0\}, // Not required in master mode \{0,0,0,0\}, // Not required in master mode 0, // Not required in master mode en\+E\+P\+C\+F\+Boolean\+True, // Enable interrupt 256, // Tx buffer size = 256 bytes 256, // Rx buffer size = 256 bytes N\+U\+LL // No hardware specific config \};

Example to configure I2c device in slave mode \mbox{\hyperlink{structEPCFI2cCfg__t}{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}} I2c\+Config = \{ 0, // I2c id 0 0, // Not required in slave mode en\+E\+P\+C\+F\+I2c\+Address\+\_\+7bit, // 7bit addressing \{5,0,0,0\}, // Own address set to 5 \{1,0,0,0\}, // 1st bit of address masked. The device will respond to address value 4 and 5 en\+E\+P\+C\+F\+Boolean\+False, // Disable general call en\+E\+P\+C\+F\+Boolean\+True, // Enable interrupt 256, // Tx buffer size = 256 bytes 256, // Rx buffer size = 256 bytes N\+U\+LL // No hardware specific config \}; 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{structEPCFI2cCfg__t_a077674811c9aca0ae9f04d3fd083f715}\label{structEPCFI2cCfg__t_a077674811c9aca0ae9f04d3fd083f715}} 
\index{E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}!address\+Type@{address\+Type}}
\index{address\+Type@{address\+Type}!E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{address\+Type}{addressType}}
{\footnotesize\ttfamily \mbox{\hyperlink{i2c_8h_a9bc5b2ac9d948097d750f5a4f570ad44}{En\+E\+P\+C\+F\+I2c\+Address\+Type\+\_\+t}} E\+P\+C\+F\+I2c\+Cfg\+\_\+t\+::address\+Type}

I2c address type \mbox{\Hypertarget{structEPCFI2cCfg__t_a4c5b7780c549be941a235d94b7b87820}\label{structEPCFI2cCfg__t_a4c5b7780c549be941a235d94b7b87820}} 
\index{E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}!baudrate@{baudrate}}
\index{baudrate@{baudrate}!E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{baudrate}{baudrate}}
{\footnotesize\ttfamily uint32\+\_\+t E\+P\+C\+F\+I2c\+Cfg\+\_\+t\+::baudrate}

Baudrate for communication in bits/second. For standard mode baudrate is upto 100k\+Hz and for fast mode upto 400k\+Hz. Refer to your platform specific header file for supported baudrate. \mbox{\Hypertarget{structEPCFI2cCfg__t_a96a1d83f32bfdd572fc4f4cb761be77f}\label{structEPCFI2cCfg__t_a96a1d83f32bfdd572fc4f4cb761be77f}} 
\index{E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}!general\+Call\+Enable@{general\+Call\+Enable}}
\index{general\+Call\+Enable@{general\+Call\+Enable}!E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{general\+Call\+Enable}{generalCallEnable}}
{\footnotesize\ttfamily En\+E\+P\+C\+F\+Boolean\+\_\+t E\+P\+C\+F\+I2c\+Cfg\+\_\+t\+::general\+Call\+Enable}

Specifies to enable general call or not This parameter is used when using device in slave mode. en\+E\+P\+C\+F\+Boolean\+\_\+\+True = General call message will be received en\+E\+P\+C\+F\+Boolean\+\_\+\+False = General call message will be ignored \mbox{\Hypertarget{structEPCFI2cCfg__t_ab09efee943f748026eca099031f8bcda}\label{structEPCFI2cCfg__t_ab09efee943f748026eca099031f8bcda}} 
\index{E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}!hardware\+Cfg@{hardware\+Cfg}}
\index{hardware\+Cfg@{hardware\+Cfg}!E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{hardware\+Cfg}{hardwareCfg}}
{\footnotesize\ttfamily void$\ast$ E\+P\+C\+F\+I2c\+Cfg\+\_\+t\+::hardware\+Cfg}

Hardware platform specific configuration, pass N\+U\+LL for default configuration \mbox{\Hypertarget{structEPCFI2cCfg__t_a242335b86cbb644f8c508a3f4542cba4}\label{structEPCFI2cCfg__t_a242335b86cbb644f8c508a3f4542cba4}} 
\index{E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}!i2c\+Id@{i2c\+Id}}
\index{i2c\+Id@{i2c\+Id}!E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{i2c\+Id}{i2cId}}
{\footnotesize\ttfamily uint8\+\_\+t E\+P\+C\+F\+I2c\+Cfg\+\_\+t\+::i2c\+Id}

I2c Id. Refer to platform specific header file for appropriate id \mbox{\Hypertarget{structEPCFI2cCfg__t_a4d9b944d5a24e937a8c954f4ef1ddeac}\label{structEPCFI2cCfg__t_a4d9b944d5a24e937a8c954f4ef1ddeac}} 
\index{E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}!interrupt\+Enable@{interrupt\+Enable}}
\index{interrupt\+Enable@{interrupt\+Enable}!E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{interrupt\+Enable}{interruptEnable}}
{\footnotesize\ttfamily En\+E\+P\+C\+F\+Boolean\+\_\+t E\+P\+C\+F\+I2c\+Cfg\+\_\+t\+::interrupt\+Enable}

Specifies to enable I2c interrupt or not en\+E\+P\+C\+F\+Boolean\+\_\+\+True = To enable I2c interrupt en\+E\+P\+C\+F\+Boolean\+\_\+\+False = To disable I2c interrupt(polling mode) \mbox{\Hypertarget{structEPCFI2cCfg__t_a555a4c5296c0c6822093aaa0138210fa}\label{structEPCFI2cCfg__t_a555a4c5296c0c6822093aaa0138210fa}} 
\index{E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}!own\+Address@{own\+Address}}
\index{own\+Address@{own\+Address}!E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{own\+Address}{ownAddress}}
{\footnotesize\ttfamily uint16\+\_\+t E\+P\+C\+F\+I2c\+Cfg\+\_\+t\+::own\+Address\mbox{[}4\mbox{]}}

I2c address. It is used to filter packets on the I2c bus. This parameter is used when using device in slave mode. For example\+: To configure own address as 5 and using 7bit addressing. Set address\+Type as en\+E\+P\+C\+F\+I2c\+Address\+\_\+7bit and value = 0x0005. \mbox{\Hypertarget{structEPCFI2cCfg__t_a2efb97b4637d6b1ef818af955e10d535}\label{structEPCFI2cCfg__t_a2efb97b4637d6b1ef818af955e10d535}} 
\index{E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}!own\+Address\+Mask@{own\+Address\+Mask}}
\index{own\+Address\+Mask@{own\+Address\+Mask}!E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{own\+Address\+Mask}{ownAddressMask}}
{\footnotesize\ttfamily uint16\+\_\+t E\+P\+C\+F\+I2c\+Cfg\+\_\+t\+::own\+Address\+Mask\mbox{[}4\mbox{]}}

I2c device address mask. Bits in the mask value set as 1 will not be taken into account in determining an address match. This parameter is used when using device in slave mode. For example\+: Consider a device with address = 0x0005. Now, if own\+Address\+Mask is set to 0x0001 for the device, then it will respond to address value 0x0004 and 0x0005. \mbox{\Hypertarget{structEPCFI2cCfg__t_aba06d6840c5c10f64da13828ea288bc5}\label{structEPCFI2cCfg__t_aba06d6840c5c10f64da13828ea288bc5}} 
\index{E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}!rx\+Buffer\+Size@{rx\+Buffer\+Size}}
\index{rx\+Buffer\+Size@{rx\+Buffer\+Size}!E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{rx\+Buffer\+Size}{rxBufferSize}}
{\footnotesize\ttfamily uint32\+\_\+t E\+P\+C\+F\+I2c\+Cfg\+\_\+t\+::rx\+Buffer\+Size}

Specifies the receive buffer size in bytes when using in interrupt mode Pass 0 when I2c is configured in polling mode \mbox{\Hypertarget{structEPCFI2cCfg__t_adea9d88eb9ceea68e9d8f80751f8323b}\label{structEPCFI2cCfg__t_adea9d88eb9ceea68e9d8f80751f8323b}} 
\index{E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}!tx\+Buffer\+Size@{tx\+Buffer\+Size}}
\index{tx\+Buffer\+Size@{tx\+Buffer\+Size}!E\+P\+C\+F\+I2c\+Cfg\+\_\+t@{E\+P\+C\+F\+I2c\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{tx\+Buffer\+Size}{txBufferSize}}
{\footnotesize\ttfamily uint32\+\_\+t E\+P\+C\+F\+I2c\+Cfg\+\_\+t\+::tx\+Buffer\+Size}

Specifies the transmit buffer size in bytes when using in interrupt mode Pass 0 when I2c is configured in polling mode 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
epcf\+\_\+project/epcf/peripheral/include/i2c/\mbox{\hyperlink{i2c_8h}{i2c.\+h}}\end{DoxyCompactItemize}
