<stg><name>load_Pipeline_VITIS_LOOP_54_1</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k_wr_req = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_wr_req"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k_rd_resp = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_rd_resp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %k_rd_req = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_rd_req"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %k_wr_resp = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_wr_resp"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %b_read_addr, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %b_read_data_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %a_write_addr, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %a_write_data, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %a_write_resp_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %stream_out, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %stream_in_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %loop_bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %loop_bound

]]></Node>
<StgValue><ssdm name="loop_bound_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i32 131, i32 %k_wr_resp

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i32 0, i32 %k_rd_req

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i32 0, i32 %k_rd_resp

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i32 131, i32 %k_wr_req

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:0 %k_wr_req_1 = load i32 %k_wr_req

]]></Node>
<StgValue><ssdm name="k_wr_req_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:1 %k_rd_resp_1 = load i32 %k_rd_resp

]]></Node>
<StgValue><ssdm name="k_rd_resp_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:2 %k_rd_req_1 = load i32 %k_rd_req

]]></Node>
<StgValue><ssdm name="k_rd_req_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:3 %k_wr_resp_1 = load i32 %k_wr_resp

]]></Node>
<StgValue><ssdm name="k_wr_resp_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.cond:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond:5 %icmp_ln54 = icmp_ult  i32 %k_rd_resp_1, i32 %loop_bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond:6 %icmp_ln54_1 = icmp_ult  i32 %k_wr_resp_1, i32 %loop_bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond:7 %or_ln54 = or i1 %icmp_ln54, i1 %icmp_ln54_1

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:8 %br_ln54 = br i1 %or_ln54, void %for.end.exitStub, void %for.body

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body:0 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:1 %icmp_ln56 = icmp_ult  i32 %k_rd_req_1, i32 %loop_bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:2 %br_ln56 = br i1 %icmp_ln56, void %land.end, void %land.rhs

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
land.rhs:0 %sext_ln56 = sext i32 %k_rd_req_1

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
land.rhs:1 %p_s = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %sext_ln56

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
land.rhs:2 %tmp_2 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %b_read_addr, i65 %p_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs:3 %add_ln57 = add i32 %k_rd_req_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.rhs:4 %select_ln56 = select i1 %tmp_2, i32 %add_ln57, i32 %k_rd_req_1

]]></Node>
<StgValue><ssdm name="select_ln56"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
land.lhs.true:0 %tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %b_read_data_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:1 %br_ln59 = br i1 %tmp_3, void %if.end12, void %land.lhs.true7

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
land.lhs.true7:0 %tmp_4 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %stream_out, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true7:1 %br_ln59 = br i1 %tmp_4, void %if.end12, void %if.then9

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end12:0 %icmp_ln65 = icmp_ult  i32 %k_wr_req_1, i32 %loop_bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end12:1 %br_ln65 = br i1 %icmp_ln65, void %if.end27, void %land.lhs.true14

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
land.lhs.true14:0 %tmp_s = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %a_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true14:1 %br_ln65 = br i1 %tmp_s, void %if.end27, void %land.lhs.true16

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
land.lhs.true16:0 %tmp_5 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %a_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true16:1 %br_ln65 = br i1 %tmp_5, void %if.end27, void %land.lhs.true18

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
land.lhs.true18:0 %tmp_6 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %stream_in_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true18:1 %br_ln65 = br i1 %tmp_6, void %if.end27, void %if.then20

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end27:0 %tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %a_write_resp_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end27:1 %br_ln70 = br i1 %tmp_1, void %if.end35, void %if.then29

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then29:0 %a_write_resp_s_read = read i9 @_ssdm_op_Read.ap_fifo.volatile.i9P0A, i9 %a_write_resp_s

]]></Node>
<StgValue><ssdm name="a_write_resp_s_read"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="9">
<![CDATA[
if.then29:1 %trunc_ln85_1 = trunc i9 %a_write_resp_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln85_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
land.rhs:5 %store_ln56 = store i32 %select_ln56, i32 %k_rd_req

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
land.rhs:6 %br_ln56 = br void %land.end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.end:0 %br_ln59 = br i1 %icmp_ln54, void %if.end12, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="514" op_0_bw="514" op_1_bw="513" op_2_bw="0">
<![CDATA[
if.then9:0 %b_read_data_s_read = nbread i514 @_ssdm_op_NbRead.ap_fifo.volatile.i513P0A, i513 %b_read_data_s

]]></Node>
<StgValue><ssdm name="b_read_data_s_read"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="513" op_0_bw="514">
<![CDATA[
if.then9:1 %p_1 = extractvalue i514 %b_read_data_s_read

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="512" op_0_bw="513">
<![CDATA[
if.then9:2 %trunc_ln104 = trunc i513 %p_1

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="513" op_0_bw="513" op_1_bw="1" op_2_bw="512">
<![CDATA[
if.then9:3 %p_2 = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i512, i1 0, i512 %trunc_ln104

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="513" op_3_bw="0">
<![CDATA[
if.then9:4 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i513P0A, i513 %stream_out, i513 %p_2

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then9:5 %k_rd_resp_2 = add i32 %k_rd_resp_1, i32 1

]]></Node>
<StgValue><ssdm name="k_rd_resp_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9:6 %store_ln63 = store i32 %k_rd_resp_2, i32 %k_rd_resp

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
if.then9:7 %br_ln63 = br void %if.end12

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
if.then20:0 %sext_ln66 = sext i32 %k_wr_req_1

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then20:1 %p_3 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %sext_ln66

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then20:2 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i65P0A, i65 %a_write_addr, i65 %p_3

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="513" op_0_bw="513" op_1_bw="513" op_2_bw="0">
<![CDATA[
if.then20:3 %stream_in_s_read = read i513 @_ssdm_op_Read.ap_fifo.volatile.i513P0A, i513 %stream_in_s

]]></Node>
<StgValue><ssdm name="stream_in_s_read"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="512" op_0_bw="513">
<![CDATA[
if.then20:4 %trunc_ln85 = trunc i513 %stream_in_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="513" op_0_bw="513" op_1_bw="1" op_2_bw="512">
<![CDATA[
if.then20:5 %p_0 = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i512, i1 0, i512 %trunc_ln85

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="513" op_3_bw="0">
<![CDATA[
if.then20:6 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i513P0A, i513 %a_write_data, i513 %p_0

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then20:7 %k_wr_req_2 = add i32 %k_wr_req_1, i32 1

]]></Node>
<StgValue><ssdm name="k_wr_req_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then20:8 %store_ln69 = store i32 %k_wr_req_2, i32 %k_wr_req

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="icmp_ln65" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
if.then20:9 %br_ln69 = br void %if.end27

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8">
<![CDATA[
if.then29:2 %zext_ln71 = zext i8 %trunc_ln85_1

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then29:3 %add_ln71 = add i9 %zext_ln71, i9 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="9">
<![CDATA[
if.then29:4 %zext_ln71_1 = zext i9 %add_ln71

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then29:5 %k_wr_resp_2 = add i32 %zext_ln71_1, i32 %k_wr_resp_1

]]></Node>
<StgValue><ssdm name="k_wr_resp_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then29:6 %store_ln72 = store i32 %k_wr_resp_2, i32 %k_wr_resp

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
if.then29:7 %br_ln72 = br void %if.end35

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
if.end35:0 %br_ln54 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
