transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/divider_cell.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/fulladd.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/array_divider.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/RCA_4bit.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/mux_2_1_1bit.v}

vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/array_divider_tb.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  array_divider_tb

add wave *
view structure
view signals
run 500 ns
