
---------- Begin Simulation Statistics ----------
simSeconds                                   1.019141                       # Number of seconds simulated (Second)
simTicks                                 1019140987505                       # Number of ticks simulated (Tick)
finalTick                                1019140987505                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3536.84                       # Real time elapsed on the host (Second)
hostTickRate                                288149926                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8644888                       # Number of bytes of host memory used (Byte)
simInsts                                    124993009                       # Number of instructions simulated (Count)
simOps                                      253729365                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    35340                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      71739                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         76437486                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.611534                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.635232                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       285243213                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2523                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      284091088                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   8638                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             31516290                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7024353                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 304                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            76436501                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.716694                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.369566                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   7748377     10.14%     10.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  10187616     13.33%     23.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   8953189     11.71%     35.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5604553      7.33%     42.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  14796926     19.36%     61.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  11680094     15.28%     77.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   7008423      9.17%     86.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   4113861      5.38%     91.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   6343462      8.30%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              76436501                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1953113     76.59%     76.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     76.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     76.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     76.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     76.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     76.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     76.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     76.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     76.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     76.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     76.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     76.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     76.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     89      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      1      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    141      0.01%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    19      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   23      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     76.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 300352     11.78%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                295200     11.58%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               584      0.02%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              438      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      2306123      0.81%      0.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     199327020     70.16%     70.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       569587      0.20%     71.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         42344      0.01%     71.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       863298      0.30%     71.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     71.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1242      0.00%     71.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     71.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     71.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     71.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     71.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7472      0.00%     71.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       586959      0.21%     71.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           11      0.00%     71.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16573      0.01%     71.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      1439829      0.51%     72.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     72.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     72.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3899      0.00%     72.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     72.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     72.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       284599      0.10%     72.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       569198      0.20%     72.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       284599      0.10%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     50564400     17.80%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     26043154      9.17%     99.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      1022406      0.36%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       158375      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      284091088                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.716646                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2549961                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.008976                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                636404608                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               309603511                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       277510264                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  10772664                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  7159007                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          5380282                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   278948225                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      5386701                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    748636                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             307                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             985                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       51763998                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      26219183                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     13006095                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     12836936                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2286      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2436478      8.74%      8.75% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      2299118      8.25%     17.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1395      0.01%     17.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     22381812     80.31%     97.32% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       306831      1.10%     98.42% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.42% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       439679      1.58%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       27867599                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         2005      0.04%      0.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       858202     17.73%     17.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       721440     14.90%     32.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          792      0.02%     32.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      3101446     64.07%     96.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       149474      3.09%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         7441      0.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       4840800                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          452      0.15%      0.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            8      0.00%      0.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          811      0.27%      0.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          241      0.08%      0.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       298387     98.93%     99.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          593      0.20%     99.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1133      0.38%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       301625                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          281      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1578275      6.85%      6.86% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1577677      6.85%     13.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          603      0.00%     13.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     19280359     83.73%     97.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       157357      0.68%     98.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       432238      1.88%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     23026790                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          281      0.18%      0.18% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.18% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          477      0.30%      0.48% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          215      0.14%      0.62% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       154092     98.48%     99.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          335      0.21%     99.32% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.32% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1069      0.68%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       156469                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      5493453     19.71%     19.71% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     19504910     69.99%     89.70% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2436477      8.74%     98.45% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       432759      1.55%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     27867599                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         8103      2.71%      2.71% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       291236     97.24%     99.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            8      0.00%     99.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          141      0.05%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       299488                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          22384098                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     17046341                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            301625                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1710                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         9752                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        291873                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             27867599                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7918                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                20303826                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.728582                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2562                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          441074                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             432759                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             8315                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2286      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2436478      8.74%      8.75% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      2299118      8.25%     17.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1395      0.01%     17.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     22381812     80.31%     97.32% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       306831      1.10%     98.42% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.42% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       439679      1.58%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     27867599                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          409      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2436478     32.21%     32.22% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1387      0.02%     32.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1395      0.02%     32.25% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      4683467     61.92%     94.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          958      0.01%     94.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     94.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       439679      5.81%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       7563773                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          811     10.24%     10.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     10.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         6514     82.27%     92.51% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          593      7.49%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         7918                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          811     10.24%     10.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     10.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         6514     82.27%     92.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          593      7.49%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         7918                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1019140987505                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       441074                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       432759                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         8315                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1374                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       442448                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              3158715                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                3158710                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            1580434                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1578275                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1578275                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        24946288                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2219                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            300254                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     72891563                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.480915                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.323975                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4922801      6.75%      6.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        37957031     52.07%     58.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1213674      1.67%     60.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2286178      3.14%     63.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          747123      1.02%     64.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          451523      0.62%     65.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          440948      0.60%     65.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          383623      0.53%     66.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        24488662     33.60%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     72891563                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1010                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               1578280                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1866458      0.74%      0.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    178527746     70.36%     71.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       284776      0.11%     71.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        38794      0.02%     71.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       576449      0.23%     71.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1232      0.00%     71.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6510      0.00%     71.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       297952      0.12%     71.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     71.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13504      0.01%     71.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      1294429      0.51%     72.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1931      0.00%     72.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       142338      0.06%     72.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       284676      0.11%     72.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       142338      0.06%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     45934415     18.10%     90.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     23571909      9.29%     99.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       586703      0.23%     99.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       157199      0.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    253729365                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      24488662                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            124993009                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              253729365                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      124993009                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        253729365                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.611534                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.635232                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           70250226                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            3651435                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         249383597                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         46521118                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        23729108                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1866458      0.74%      0.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    178527746     70.36%     71.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       284776      0.11%     71.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        38794      0.02%     71.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       576449      0.23%     71.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1232      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6510      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       297952      0.12%     71.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     71.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13504      0.01%     71.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      1294429      0.51%     72.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     72.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1931      0.00%     72.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     72.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       142338      0.06%     72.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       284676      0.11%     72.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv       142338      0.06%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     45934415     18.10%     90.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     23571909      9.29%     99.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       586703      0.23%     99.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       157199      0.06%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    253729365                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     23026790                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     21015393                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      2011116                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     19280359                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      3746150                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1578280                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1578275                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  6130300                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              29137699                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  28415440                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              12309200                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 443862                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             18492764                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1618                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              290630577                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  8203                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           283342448                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         25768814                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        51435200                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       26055274                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.706852                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      109924452                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     115795874                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        7131775                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       4786872                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     339443490                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    204080222                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          77490474                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    129044647                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           22374146                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      75657438                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  890808                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  205                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1910                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  11083794                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1698                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           76436501                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.028633                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.328729                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 22102613     28.92%     28.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3344322      4.38%     33.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3036010      3.97%     37.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 11029763     14.43%     51.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2684731      3.51%     55.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3168361      4.15%     59.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  3909890      5.12%     64.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1897542      2.48%     66.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 25263269     33.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             76436501                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             152455497                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.994512                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           27867599                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.364580                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       331544                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    443862                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    3112490                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    43198                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              285245736                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  866                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 51763998                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                26219183                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1312                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1219                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    38615                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            503                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         434795                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        10141                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               444936                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                283050190                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               282890546                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 207949726                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 300728761                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.700940                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.691486                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          68641378                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             68641378                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         68641378                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            68641378                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           58280                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              58280                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          58280                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             58280                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  13044540545                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   13044540545                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  13044540545                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  13044540545                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      68699658                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         68699658                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     68699658                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        68699658                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.000848                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.000848                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.000848                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.000848                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 223825.335364                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 223825.335364                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 223825.335364                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 223825.335364                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             21                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           10                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              6                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets              10                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           11997                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                11997                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         29828                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            29828                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        29828                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           29828                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        28452                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          28452                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        28452                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         28452                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   6153712820                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   6153712820                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   6153712820                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   6153712820                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.000414                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.000414                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.000414                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.000414                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 216284.015886                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 216284.015886                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 216284.015886                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 216284.015886                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     27999                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          446                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          446                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           59                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           59                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     12386357                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     12386357                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          505                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          505                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.116832                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.116832                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 209938.254237                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 209938.254237                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           59                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           59                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     58945193                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     58945193                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.116832                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.116832                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 999071.067797                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 999071.067797                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          505                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          505                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          505                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          505                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        44924483                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           44924483                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         46561                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            46561                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  10312408850                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  10312408850                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     44971044                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       44971044                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.001035                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.001035                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 221481.687464                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 221481.687464                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        29812                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          29812                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        16749                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        16749                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   3580163827                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   3580163827                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.000372                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.000372                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 213753.885426                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 213753.885426                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       23716895                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          23716895                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        11719                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           11719                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   2732131695                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   2732131695                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     23728614                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      23728614                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.000494                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.000494                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 233136.931052                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 233136.931052                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           16                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            16                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        11703                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        11703                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   2573548993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   2573548993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.000493                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.000493                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 219905.066479                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 219905.066479                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 1019140987505                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse              511.883135                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  770890                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 27999                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 27.532769                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data   511.883135                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999772                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999772                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::4             512                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses             137429847                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses            137429847                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1019140987505                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          11080150                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             11080150                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         11080150                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            11080150                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            3644                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               3644                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           3644                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              3644                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    731661708                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     731661708                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    731661708                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    731661708                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      11083794                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         11083794                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     11083794                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        11083794                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.000329                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.000329                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.000329                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.000329                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 200785.320527                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 200785.320527                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 200785.320527                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 200785.320527                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           379                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              379                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          379                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             379                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         3265                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           3265                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         3265                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          3265                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    655610276                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    655610276                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    655610276                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    655610276                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.000295                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.000295                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.000295                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.000295                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 200799.471975                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 200799.471975                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 200799.471975                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 200799.471975                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      2753                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        11080150                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           11080150                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          3644                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             3644                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    731661708                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    731661708                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     11083794                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       11083794                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.000329                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.000329                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 200785.320527                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 200785.320527                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          379                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            379                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         3265                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         3265                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    655610276                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    655610276                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.000295                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.000295                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 200799.471975                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 200799.471975                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 1019140987505                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse              511.551622                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  329034                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  2753                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                119.518344                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst   511.551622                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999124                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999124                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4             509                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              22170853                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             22170853                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1019140987505                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     6462289                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 5242869                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  157                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 503                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2490061                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   84                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      2                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           46521118                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.181691                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.619973                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               46482986     99.92%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                27795      0.06%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 9588      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  679      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   70      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               48                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             46521118                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                51435521                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                26055300                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3155                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      7240                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1019140987505                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                11084026                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       617                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1019140987505                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1019140987505                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 443862                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 10762301                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3199152                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           9699                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  36083726                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              25937761                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              286269562                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 19398                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 589139                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               25050007                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  73211                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              41                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           525007246                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   965955089                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                344469155                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   7196830                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             474684075                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 50323054                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     770                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 758                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  61205557                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        325217591                       # The number of ROB reads (Count)
system.cpu.rob.writes                       560896775                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                124993009                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  253729365                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                142435                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     11955.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      3265.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     28298.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.002997375484                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           680                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           680                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               336382                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               11275                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        31776                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       11997                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      31776                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     11997                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     213                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     42                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       22.04                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  31776                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 11997                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    28993                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2418                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      143                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     501                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     554                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     681                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     681                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     681                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     681                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     681                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     680                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     680                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     680                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     680                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     680                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     680                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     680                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     680                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     680                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     680                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     680                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          680                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       46.382353                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      27.547248                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      78.010994                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63             561     82.50%     82.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127            56      8.24%     90.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191           27      3.97%     94.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255           19      2.79%     97.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-319           10      1.47%     98.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-383            4      0.59%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-511            1      0.15%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-639            1      0.15%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1215            1      0.15%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            680                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          680                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.548529                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.529418                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.803525                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               131     19.26%     19.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                49      7.21%     26.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               496     72.94%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 4      0.59%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            680                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    13632                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  2033664                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                767808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1995468.75744709                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               753387.42079219                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1019140334188                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    23282396.32                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       208960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1811072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       763712                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 205035.419595441228                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 1777057.367139906855                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 749368.349780214485                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3265                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        28511                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        11997                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     97807548                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    935490590                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 449920123093                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29956.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32811.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  37502719.27                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       208960                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1824704                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         2033664                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       208960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       208960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       767808                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       767808                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          3265                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         28511                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            31776                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        11997                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           11997                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          205035                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         1790433                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            1995469                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       205035                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         205035                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks       753387                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            753387                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks       753387                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         205035                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        1790433                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           2748856                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 31563                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                11933                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          2467                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          2154                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1523                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1688                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2419                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1815                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2448                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          2131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          2768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1649                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1491                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         2028                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         2088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1490                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1813                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           834                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           657                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           548                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           686                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           897                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           935                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           850                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           788                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           668                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          682                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          686                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          812                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          755                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          649                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          586                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                441491888                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              157815000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1033298138                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13987.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32737.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                16727                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               10437                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             53.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.46                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        16330                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   170.456338                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   103.834543                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   246.374547                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        10624     65.06%     65.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3358     20.56%     85.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          536      3.28%     88.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          245      1.50%     90.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          214      1.31%     91.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          186      1.14%     92.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          178      1.09%     93.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          151      0.92%     94.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          838      5.13%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        16330                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            2020032                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          763712                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 1.982093                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.749368                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                62.45                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1019140987505                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         61682460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         32781210                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       118845300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       32337900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 80449614960.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  20970894510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 373690439040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   475356595380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    466.428690                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 971314846557                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  34031140000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  13795000948                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         54928020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         29191140                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       106514520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       29952360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 80449614960.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  20789953140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 373842810720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   475302964860                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    466.376066                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 971712019697                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  34031140000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  13397827808                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1019140987505                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               20013                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         11997                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             18755                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              11763                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             11763                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          20013                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port        85021                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total        85021                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         9283                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total         9283                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   94304                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      2592512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      2592512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       208960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       208960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2801472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              31776                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000629                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.025080                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    31756     99.94%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       20      0.06%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                31776                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1019140987505                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1473509828                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1934397142                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          222224033                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          62528                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        30753                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000006                       # Number of seconds simulated (Second)
simTicks                                      5733190                       # Number of ticks simulated (Tick)
finalTick                                1019146720695                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.03                       # Real time elapsed on the host (Second)
hostTickRate                                182110095                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8644888                       # Number of bytes of host memory used (Byte)
simInsts                                    124993643                       # Number of instructions simulated (Count)
simOps                                      253730671                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               3841348628                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 7794865626                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                              430                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.678233                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.474419                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                            1364                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                           1373                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   36                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                31                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples                 430                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.193023                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.085011                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                        47     10.93%     10.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                        72     16.74%     27.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                        61     14.19%     41.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                        32      7.44%     49.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                        95     22.09%     71.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                        67     15.58%     86.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        33      7.67%     94.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                        14      3.26%     97.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         9      2.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                   430                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       9    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            2      0.15%      0.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu           987     71.89%     72.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     72.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     72.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            1      0.07%     72.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     72.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     72.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     72.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     72.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     72.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     72.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     72.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     72.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     72.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            8      0.58%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead          249     18.14%     90.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite          126      9.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total           1373                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.193023                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   9                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.006555                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                     3169                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                    1391                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses            1357                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        20                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       10                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               10                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                        1370                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           10                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                        10                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.MemDepUnit__0.insertedLoads            248                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores           126                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           91                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores           90                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return             4      2.86%      2.86% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect            5      3.57%      6.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%      6.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond          118     84.29%     90.71% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond            5      3.57%     94.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     94.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond            8      5.71%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total            140                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect            1      5.56%      5.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      5.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond            6     33.33%     38.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond            5     27.78%     66.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     66.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            6     33.33%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total            18                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            3     42.86%     42.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     42.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond            2     28.57%     71.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            1     14.29%     85.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     85.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            1     14.29%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total            7                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return            3      2.54%      2.54% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect            3      2.54%      5.08% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%      5.08% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond          111     94.07%     99.15% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond            0      0.00%     99.15% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.15% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            1      0.85%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total          118                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            2     66.67%     66.67% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     66.67% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond            1     33.33%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total            3                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget           28     20.00%     20.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB          106     75.71%     95.71% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS            4      2.86%     98.57% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            2      1.43%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total          140                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch            6     85.71%     85.71% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return            1     14.29%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total            7                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted               118                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken          102                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect                 7                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              4                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted            6                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted             1                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                  140                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                    5                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                     107                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.764286                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               5                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups               8                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                6                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return            4      2.86%      2.86% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect            5      3.57%      6.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%      6.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond          118     84.29%     90.71% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond            5      3.57%     94.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     94.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond            8      5.71%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total          140                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return            4     12.12%     12.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            3      9.09%     21.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     21.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond           16     48.48%     69.70% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            2      6.06%     75.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     75.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond            8     24.24%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total            33                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            3     60.00%     60.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     60.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond            1     20.00%     80.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            1     20.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total            5                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            3     60.00%     60.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     60.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond            1     20.00%     80.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            1     20.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total            5                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED      5733190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups            8                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            2                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses            6                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            1                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords            9                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                    5                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                      5                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                  1                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                      3                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                   3                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts               4                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 3                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples          424                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.080189                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.179899                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0              20      4.72%      4.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1             259     61.08%     65.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               7      1.65%     67.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               9      2.12%     69.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               4      0.94%     70.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               3      0.71%     71.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     71.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               1      0.24%     71.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             121     28.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total          424                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                     3                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            3      0.23%      0.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu          931     71.29%     71.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            1      0.08%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            8      0.61%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead          240     18.38%     90.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite          123      9.42%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total         1306                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           121                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                  634                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                   1306                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP            634                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP             1306                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.678233                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.474419                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                363                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                 10                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts              1295                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts              240                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts             123                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            3      0.23%      0.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu          931     71.29%     71.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     71.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     71.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            1      0.08%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            8      0.61%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     72.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead          240     18.38%     90.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite          123      9.42%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total         1306                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl          118                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl          114                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl            4                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl          111                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl            7                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall            3                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn            3                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                       59                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                   157                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                       142                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                    69                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      3                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                  107                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     4                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                   1408                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    17                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts                1367                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches              131                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts             249                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts            124                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.179070                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads            612                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites           656                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads             18                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites             9                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads          1708                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites          984                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs               373                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads          631                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches                112                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                           382                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      14                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        35                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples                430                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.462791                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.353634                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                      157     36.51%     36.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       19      4.42%     40.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                       19      4.42%     45.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                       68     15.81%     61.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                       10      2.33%     63.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                       11      2.56%     66.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                       10      2.33%     68.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                       15      3.49%     71.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                      121     28.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                  430                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                   707                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.644186                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches                140                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.325581                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles           41                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                         3                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                          3                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                        0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                   1365                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                      248                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                     126                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect              1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect            2                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                    3                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                     1367                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                    1367                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                       983                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                      1362                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.179070                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.721733                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data               363                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                  363                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data              363                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total                 363                       # number of overall hits (Count)
system.cpu.l1d.demandAccesses::cpu.data           363                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total              363                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data          363                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total             363                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.replacements                         0                       # number of replacements (Count)
system.cpu.l1d.ReadReq.hits::cpu.data             240                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total                240                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.accesses::cpu.data          240                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total            240                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.hits::cpu.data            123                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total               123                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.accesses::cpu.data          123                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total           123                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED      5733190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                     512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::4             512                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                   726                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                  726                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED      5733190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst                30                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                   30                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst               30                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total                  30                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst               5                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total                  5                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst              5                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total                 5                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst       826646                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total        826646                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst       826646                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total       826646                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst            35                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total               35                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst           35                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total              35                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.142857                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.142857                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.142857                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.142857                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 165329.200000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 165329.200000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 165329.200000                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 165329.200000                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total              5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst            5                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total             5                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst       773314                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total       773314                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst       773314                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total       773314                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.142857                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.142857                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.142857                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.142857                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 154662.800000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 154662.800000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 154662.800000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 154662.800000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                         4                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst              30                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total                 30                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst             5                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total                5                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst       826646                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total       826646                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst           35                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total             35                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.142857                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.142857                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 165329.200000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 165329.200000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst            5                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total            5                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst       773314                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total       773314                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.142857                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.142857                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 154662.800000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 154662.800000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED      5733190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                     512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  142369                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                     4                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs              35592.250000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4             506                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                    74                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                   74                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED      5733190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                           9                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       4                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      4                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples                240                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.091667                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.289158                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                    240    100.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                  240                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                     249                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                     124                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED      5733190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      35                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED      5733190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON      5733190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      3                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                       92                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                       3                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                       178                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                   154                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                   1399                       # Number of instructions processed by rename (Count)
system.cpu.rename.LQFullEvents                    151                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands                2781                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                        4921                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                     1746                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        18                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                  2667                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       93                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                       383                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                             1613                       # The number of ROB reads (Count)
system.cpu.rob.writes                            2678                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                      634                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                       1306                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000046250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                   12                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            5                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          5                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       22.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      5                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                      320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               55815348.87209390                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                        6346508                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1269301.60                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 55815348.872093901038                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst       148750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total             256                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst             4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total                4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        44652279                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           44652279                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     44652279                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       44652279                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       44652279                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          44652279                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                     5                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                    55000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                  25000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat              148750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11000.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29750.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    2                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             40.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples            4                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean          112                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   100.165413                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    61.275335                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-79            2     50.00%     50.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-143            1     25.00%     75.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-207            1     25.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total            4                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead                320                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                55.815349                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                40.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED      5733190                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy            21420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy            11385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy           28560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 614640.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy      1088130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy      1284960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy        3049095                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    531.832191                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      3304467                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF       260000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT      2168723                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy             3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 614640.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy       693120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy      1617600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy        2929155                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    510.911901                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE      4184445                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF       260000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT      1288745                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED      5733190                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                   4                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 4                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq              5                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port           13                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total           13                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                      13                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                      256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                  5                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                        5    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                    5                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED      5733190                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy              119997                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy             270822                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              9                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000645                       # Number of seconds simulated (Second)
simTicks                                    645357199                       # Number of ticks simulated (Tick)
finalTick                                1019792077894                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.58                       # Real time elapsed on the host (Second)
hostTickRate                               1120419585                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8658200                       # Number of bytes of host memory used (Byte)
simInsts                                    125032346                       # Number of instructions simulated (Count)
simOps                                      253805310                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                216536223                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  439545276                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                            48403                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.250627                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.799599                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          114080                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1433                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         102360                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    554                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                40814                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             64131                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 611                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               48033                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.131035                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.573840                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     22248     46.32%     46.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      5038     10.49%     56.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      3374      7.02%     63.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      3270      6.81%     70.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      3488      7.26%     77.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      3086      6.42%     84.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      3150      6.56%     90.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      2550      5.31%     96.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      1829      3.81%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 48033                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1859     60.46%     60.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     60.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     60.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     60.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     60.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     60.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     60.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     60.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     60.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     60.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     60.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     12      0.39%     60.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     60.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.07%     60.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     60.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.03%     60.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    15      0.49%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    617     20.07%     81.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   432     14.05%     95.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               114      3.71%     99.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               23      0.75%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         3142      3.07%      3.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         72554     70.88%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           24      0.02%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           470      0.46%     74.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          251      0.25%     74.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          346      0.34%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          326      0.32%     75.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          310      0.30%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          187      0.18%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          698      0.68%     76.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     76.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           31      0.03%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        15305     14.95%     91.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         6727      6.57%     98.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1078      1.05%     99.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          906      0.89%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         102360                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.114745                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                3075                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030041                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   246781                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  150680                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           94140                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      9594                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     5762                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             4600                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       97421                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         4872                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      2232                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             122                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             370                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          18765                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          8762                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         3008                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1601                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           24      0.15%      0.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return           973      6.27%      6.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1013      6.53%     12.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          208      1.34%     14.30% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        10235     65.99%     80.28% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1021      6.58%     86.87% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     86.87% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         2037     13.13%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          15511                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           22      0.27%      0.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          456      5.62%      5.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          585      7.21%     13.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          119      1.47%     14.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         4485     55.27%     69.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          646      7.96%     77.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     77.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1801     22.20%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          8114                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            6      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            2      0.16%      0.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          185     14.79%     15.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           81      6.47%     21.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          654     52.28%     74.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          140     11.19%     85.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     85.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          183     14.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1251                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.03%      0.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          519      7.03%      7.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          430      5.83%     12.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           89      1.21%     14.09% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         5729     77.62%     91.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          375      5.08%     96.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     96.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          237      3.21%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         7381                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.20%      0.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           99      9.89%     10.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           73      7.29%     17.38% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          571     57.04%     74.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           89      8.89%     83.32% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     83.32% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          167     16.68%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1001                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget         9700     62.54%     62.54% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         4685     30.20%     92.74% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS          973      6.27%     99.01% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          153      0.99%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        15511                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1045     85.52%     85.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          168     13.75%     99.26% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            2      0.16%     99.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            7      0.57%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1222                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             10259                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         3715                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1251                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            403                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         1089                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           162                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                15511                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  817                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    6688                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.431178                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             587                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            2245                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                153                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2092                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           24      0.15%      0.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return          973      6.27%      6.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         1013      6.53%     12.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          208      1.34%     14.30% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        10235     65.99%     80.28% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1021      6.58%     86.87% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     86.87% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         2037     13.13%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        15511                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            8      0.09%      0.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return          973     11.03%     11.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          273      3.09%     14.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          208      2.36%     16.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         5112     57.94%     74.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          212      2.40%     76.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     76.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         2037     23.09%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total          8823                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          185     22.64%     22.64% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     22.64% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          492     60.22%     82.86% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          140     17.14%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          817                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          185     22.64%     22.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          492     60.22%     82.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          140     17.14%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          817                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    645357199                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         2245                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          153                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2092                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          264                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         2509                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 1677                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   1677                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1160                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    519                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 519                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           40374                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             822                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1027                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        41982                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.777881                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.748642                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           23467     55.90%     55.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            5178     12.33%     68.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            2464      5.87%     74.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            2964      7.06%     81.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             991      2.36%     83.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             568      1.35%     84.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             573      1.36%     86.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             817      1.95%     88.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            4960     11.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        41982                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         390                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   519                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1011      1.35%      1.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        53252     71.35%     72.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           23      0.03%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          340      0.46%     73.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          206      0.28%     73.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     73.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          320      0.43%     73.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     73.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     73.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     73.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     73.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          324      0.43%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          226      0.30%     74.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          178      0.24%     74.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          670      0.90%     75.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           14      0.02%     75.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     75.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        11123     14.90%     90.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         5126      6.87%     97.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          965      1.29%     98.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          856      1.15%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        74639                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          4960                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                38703                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                  74639                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          38703                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP            74639                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.250627                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.799599                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              18070                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               4310                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts             71244                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            12088                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            5982                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1011      1.35%      1.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        53252     71.35%     72.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           23      0.03%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          340      0.46%     73.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          206      0.28%     73.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     73.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          320      0.43%     73.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     73.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     73.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     73.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          324      0.43%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          226      0.30%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          178      0.24%     74.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          670      0.90%     75.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           14      0.02%     75.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     75.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        11123     14.90%     90.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         5126      6.87%     97.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          965      1.29%     98.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          856      1.15%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total        74639                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         7381                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         6534                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          845                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         5729                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         1650                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          519                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          519                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    14142                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 14580                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     14851                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  3284                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1176                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 4553                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   340                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 127963                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1667                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              100121                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches             9251                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           15906                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts           7407                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.068487                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          38899                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites         29799                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           5981                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          3255                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        104875                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites        70723                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             23313                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        44756                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          180                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               5811                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         33122                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3012                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1134                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      8644                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   449                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              48033                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.004830                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.534158                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    25256     52.58%     52.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1065      2.22%     54.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1098      2.29%     57.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     1667      3.47%     60.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     1934      4.03%     64.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1130      2.35%     66.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     1586      3.30%     70.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     1209      2.52%     72.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    13088     27.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                48033                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                 74808                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.545524                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              15511                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.320455                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        12137                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1176                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       5523                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      140                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 115513                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   88                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    18765                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    8762                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   660                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        96                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        8                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            115                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            193                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1103                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1296                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    99548                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   98740                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     69061                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    108809                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.039956                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.634699                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             18517                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                18517                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            18517                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               18517                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data            1660                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total               1660                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data           1660                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total              1660                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data    372964009                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total     372964009                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data    372964009                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total    372964009                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         20177                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            20177                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        20177                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           20177                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.082272                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.082272                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.082272                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.082272                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 224677.113855                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 224677.113855                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 224677.113855                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 224677.113855                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks             413                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                  413                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data           828                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total              828                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data          828                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total             828                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data          832                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total            832                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data          832                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total           832                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data    181328800                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total    181328800                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data    181328800                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total    181328800                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.041235                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.041235                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.041235                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.041235                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 217943.269231                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 217943.269231                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 217943.269231                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 217943.269231                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                       835                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          191                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          191                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data            4                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data       866645                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total       866645                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          195                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          195                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.020513                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.020513                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 216661.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 216661.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     17146238                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     17146238                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.020513                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.020513                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 4286559.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 4286559.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          195                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          195                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          195                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          195                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           12768                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              12768                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data          1618                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total             1618                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data    363377582                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total    363377582                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        14386                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          14386                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.112470                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.112470                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 224584.414091                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 224584.414091                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data          828                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total            828                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data          790                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total          790                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    172302359                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    172302359                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.054915                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.054915                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 218104.251899                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 218104.251899                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data           5749                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total              5749                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data           42                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total              42                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data      9586427                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total      9586427                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data         5791                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total          5791                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.007253                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.007253                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 228248.261905                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 228248.261905                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrMisses::cpu.data           42                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total           42                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data      9026441                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total      9026441                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.007253                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.007253                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 214915.261905                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 214915.261905                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED    645357199                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                     512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                67920052                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  1347                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs              50423.201188                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              11                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1             105                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2             294                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4             102                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                 41969                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                41969                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED    645357199                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst              7556                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                 7556                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst             7556                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total                7556                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            1088                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               1088                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           1088                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              1088                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    222141113                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     222141113                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    222141113                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    222141113                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst          8644                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total             8644                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst         8644                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total            8644                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.125868                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.125868                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.125868                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.125868                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 204173.817096                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 204173.817096                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 204173.817096                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 204173.817096                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst            86                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total               86                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst           86                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total              86                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         1002                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           1002                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         1002                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          1002                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    201101639                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    201101639                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    201101639                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    201101639                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.115919                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.115919                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.115919                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.115919                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 200700.238523                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 200700.238523                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 200700.238523                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 200700.238523                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      1002                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst            7556                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total               7556                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          1088                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             1088                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    222141113                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    222141113                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst         8644                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total           8644                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.125868                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.125868                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 204173.817096                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 204173.817096                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst           86                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total             86                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         1002                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         1002                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    201101639                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    201101639                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.115919                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.115919                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 200700.238523                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 200700.238523                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED    645357199                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse              511.783836                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                10620605                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  1515                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs               7010.300330                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst   511.783836                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              32                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1             117                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2             302                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              61                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 18291                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                18291                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED    645357199                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        1266                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    6692                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    9                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 115                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2793                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   15                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              12088                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.849024                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.777029                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  10959     90.66%     90.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  775      6.41%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  340      2.81%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   14      0.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               38                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                12088                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   15914                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    7413                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       292                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        12                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    645357199                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    8798                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       360                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    645357199                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    645357199                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1176                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    15834                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    7140                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2360                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     16284                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  5239                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 123350                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   223                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   2946                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    492                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    859                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              192724                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      391870                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   134201                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      6920                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                123307                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    69315                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     187                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 187                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     12186                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           151320                       # The number of ROB reads (Count)
system.cpu.rob.writes                          236159                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    38703                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      74639                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples       412.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1001.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples       829.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       2.000079602594                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            23                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            23                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 4225                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 385                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         1836                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         413                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       1836                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       413                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       6                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.27                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   1836                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   413                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     1623                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      187                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       19                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       75.695652                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      69.131524                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      35.340467                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24-31              1      4.35%      4.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40-47              2      8.70%     13.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-55              5     21.74%     34.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::56-63              3     13.04%     47.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-71              3     13.04%     60.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::72-79              2      8.70%     69.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::80-87              1      4.35%     73.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::88-95              1      4.35%     78.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::104-111            1      4.35%     82.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::112-119            1      4.35%     86.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-135            2      8.70%     95.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::176-183            1      4.35%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             23                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.739130                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.725868                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.688700                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 2      8.70%      8.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 3     13.04%     21.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                17     73.91%     95.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      4.35%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             23                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   117504                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 26432                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               182075911.11104968                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               40957163.01136357                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      643957234                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      286330.47                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        64064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        53056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        26112                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 99269056.112287983298                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 82211835.681405320764                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 40461313.580233260989                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1001                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data          835                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          413                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     29301622                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     27815562                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 22014050175097                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29272.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     33312.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 53302784927.60                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        64128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        53440                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          117568                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        64128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        64128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        26432                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        26432                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1002                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data           835                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             1837                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          413                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             413                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        99368226                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        82806855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          182175081                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     99368226                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       99368226                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     40957163                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          40957163                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     40957163                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       99368226                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       82806855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         223132244                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  1830                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  408                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           164                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           157                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           154                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            93                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           103                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           106                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           113                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           45                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           91                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           93                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            74                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            93                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            98                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            47                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           31                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           31                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 22804684                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                9150000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            57117184                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12461.58                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31211.58                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  981                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 279                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             53.61                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            68.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          976                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   146.229508                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   110.484984                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   144.129445                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          506     51.84%     51.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          310     31.76%     83.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           89      9.12%     92.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           32      3.28%     96.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           20      2.05%     98.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            6      0.61%     98.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            5      0.51%     99.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            3      0.31%     99.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            5      0.51%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          976                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             117120                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           26112                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               181.480892                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                40.461314                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.73                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.42                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.32                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                56.30                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    645357199                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          3898440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          2075865                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         7404180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        1686060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 51015120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    255305280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     32823360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      354208305                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    548.856208                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     83036073                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     21580000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    540741126                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          3084480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1628055                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         5669160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         443700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 51015120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    234418770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     50412000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      346671285                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    537.177373                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    128945819                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     21580000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    494831380                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    645357199                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1793                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           413                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1424                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 45                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                45                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1792                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port         2506                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total         2506                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         3006                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total         3006                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    5512                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port        79872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total        79872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        64128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total        64128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   144000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1838                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.002176                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.046612                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1834     99.78%     99.78% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        4      0.22%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1838                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    645357199                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            71024891                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           56432203                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy           68193616                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3675                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1838                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
