
---------- Begin Simulation Statistics ----------
final_tick                               1308689390871                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189841                       # Simulator instruction rate (inst/s)
host_mem_usage                                4419632                       # Number of bytes of host memory used
host_op_rate                                   326357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   421.78                       # Real time elapsed on the host
host_tick_rate                               36364272                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    80070850                       # Number of instructions simulated
sim_ops                                     137650565                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015338                       # Number of seconds simulated
sim_ticks                                 15337683255                       # Number of ticks simulated
system.cpu0.committedInsts                          2                       # Number of instructions committed
system.cpu0.committedOps                            4                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               5                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         5                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   2                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    4                       # Number of integer alu accesses
system.cpu0.num_int_insts                           4                       # number of integer instructions
system.cpu0.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 4                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4    100.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         4                       # Class of executed instruction
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests         3204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_requests         6955                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.tot_requests         2504                       # Total number of requests made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            5                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               6                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         6                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                  9                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     80.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     20.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         5                       # Class of executed instruction
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        31881                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          325                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_requests        64557                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          325                       # Total number of snoops made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_requests        13349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.tot_requests        31116                       # Total number of requests made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.workload.numSyscalls                 9644                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         20262                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   111680                       # Number of branches fetched
system.switch_cpus0.committedInsts            1000002                       # Number of instructions committed
system.switch_cpus0.committedOps              1538041                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses             301209                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                   14                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses             130194                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses            1290589                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus0.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 5268868                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      5268867.140502                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads       875756                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes       883718                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts        67470                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           210                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  210                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          280                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          175                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              41849                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles          0.859498                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1537936                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1537936                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      3513206                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1295992                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             301209                       # Number of load instructions
system.switch_cpus0.num_mem_refs               431403                       # number of memory refs
system.switch_cpus0.num_store_insts            130194                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1106498     71.94%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc             35      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     71.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt           70      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult           35      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          301139     19.58%     91.53% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         130194      8.46%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead           70      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1538041                       # Class of executed instruction
system.switch_cpus1.Branches                   212597                       # Number of branches fetched
system.switch_cpus1.committedInsts             945680                       # Number of instructions committed
system.switch_cpus1.committedOps              1914082                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses             276135                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                   40                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses             201706                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses            1198901                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                   27                       # TLB misses on write requests
system.switch_cpus1.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 5268868                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      5268867.140502                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads       792573                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes       424926                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts        96852                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses         15556                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                15556                       # number of float instructions
system.switch_cpus1.num_fp_register_reads        26112                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        13682                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             100302                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles          0.859498                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      1894420                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             1894420                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      4016074                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1486033                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             276133                       # Number of load instructions
system.switch_cpus1.num_mem_refs               477837                       # number of memory refs
system.switch_cpus1.num_store_insts            201704                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         6380      0.33%      0.33% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1415615     73.96%     74.29% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             884      0.05%     74.34% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             2170      0.11%     74.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            620      0.03%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu            2488      0.13%     74.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            2494      0.13%     74.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           5594      0.29%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     75.04% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          274253     14.33%     89.36% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         201084     10.51%     99.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead         1880      0.10%     99.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          620      0.03%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1914082                       # Class of executed instruction
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBLookups      5211255                       # Number of BTB lookups
system.switch_cpus_10.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.condIncorrect       232338                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.condPredicted      5266761                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.indirectHits      3403037                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectLookups      5211255                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectMisses      1808218                       # Number of indirect misses.
system.switch_cpus_10.branchPred.lookups      7643723                       # Number of BP lookups
system.switch_cpus_10.branchPred.usedRAS      1106591                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPredindirectMispredicted       136141                       # Number of mispredicted indirect branches.
system.switch_cpus_10.cc_regfile_reads       46518162                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes      45505109                       # number of cc regfile writes
system.switch_cpus_10.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_10.commit.branchMispredicts       232338                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.branches         5713672                       # Number of branches committed
system.switch_cpus_10.commit.bw_lim_events      3022929                       # number cycles where commit BW limit reached
system.switch_cpus_10.commit.commitSquashedInsts      9162710                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.committedInsts     50000000                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps     77212095                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.committed_per_cycle::samples     30171355                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     2.559119                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     2.378177                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0      4417388     14.64%     14.64% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1      8419028     27.90%     42.55% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2      6746868     22.36%     64.91% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3      3469364     11.50%     76.41% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4      1387396      4.60%     81.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5      1317238      4.37%     85.37% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6      1165975      3.86%     89.23% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7       225169      0.75%     89.98% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8      3022929     10.02%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total     30171355                       # Number of insts commited each cycle
system.switch_cpus_10.commit.fp_insts            4608                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.function_calls      1045512                       # Number of function calls committed.
system.switch_cpus_10.commit.int_insts       77209791                       # Number of committed integer instructions.
system.switch_cpus_10.commit.loads           15182132                       # Number of loads committed
system.switch_cpus_10.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu     55521483     71.91%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc          768      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdDiv            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt         1536      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult          768      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAdd            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAlu            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceCmp            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdPredAlu            0      0.00%     71.91% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead     15180596     19.66%     91.57% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite      6505408      8.43%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead         1536      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total     77212095                       # Class of committed instruction
system.switch_cpus_10.commit.refs            21687540                       # Number of memory references committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.committedInsts         50000000                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps           77212095                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    0.630243                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              0.630243                       # CPI: Total CPI of All Threads
system.switch_cpus_10.decode.BlockedCycles     10073574                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.DecodedInsts     88815123                       # Number of instructions handled by decode
system.switch_cpus_10.decode.IdleCycles       8170246                       # Number of cycles decode is idle
system.switch_cpus_10.decode.RunCycles       10239194                       # Number of cycles decode is running
system.switch_cpus_10.decode.SquashCycles       232416                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.UnblockCycles      2796600                       # Number of cycles decode is unblocking
system.switch_cpus_10.dtb.rdAccesses         16148816                       # TLB accesses on read requests
system.switch_cpus_10.dtb.rdMisses                 45                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrAccesses          6855158                       # TLB accesses on write requests
system.switch_cpus_10.dtb.wrMisses                 32                       # TLB misses on write requests
system.switch_cpus_10.fetch.Branches          7643723                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.CacheLines        5436288                       # Number of cache lines fetched
system.switch_cpus_10.fetch.Cycles           20341977                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.IcacheSquashes        94490                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.Insts            56811219                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.SquashCycles       464832                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.branchRate       0.242564                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.icacheStallCycles     10937642                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.predictedBranches      4509628                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.rate             1.802836                       # Number of inst fetches per cycle
system.switch_cpus_10.fetch.rateDist::samples     31512035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     2.857561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     3.462653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0      16530777     52.46%     52.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1        806389      2.56%     55.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2       1924080      6.11%     61.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3        778481      2.47%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4        397983      1.26%     64.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5       1765505      5.60%     70.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6        426258      1.35%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7        979940      3.11%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8       7902622     25.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total     31512035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fp_regfile_reads          12969                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes         10025                       # number of floating regfile writes
system.switch_cpus_10.idleCycles                  106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.iew.branchMispredicts       326512                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.exec_branches       6253914                       # Number of branches executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_rate          2.638333                       # Inst execution rate
system.switch_cpus_10.iew.exec_refs          23003974                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_stores         6855158                       # Number of stores executed
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.iewBlockCycles      1109242                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewDispLoadInsts     16666202                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewDispSquashedInsts         4274                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispStoreInsts      7094274                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispatchedInsts     86374815                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewExecLoadInsts     16148816                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts       496009                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.iewExecutedInsts     83139534                       # Number of executed instructions
system.switch_cpus_10.iew.iewIQFullEvents           31                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewLSQFullEvents       114445                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.iewSquashCycles       232416                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewUnblockCycles       114489                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.lsq.thread0.forwLoads      6475909                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses         3239                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.squashedLoads      1484068                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.squashedStores       588865                       # Number of stores squashed
system.switch_cpus_10.iew.memOrderViolationEvents           80                       # Number of memory order violations
system.switch_cpus_10.iew.predictedNotTakenIncorrect       256285                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.predictedTakenIncorrect        70227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.wb_consumers      114653267                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_count           82781600                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_fanout          0.542864                       # average fanout of values written-back
system.switch_cpus_10.iew.wb_producers       62241126                       # num instructions producing a value
system.switch_cpus_10.iew.wb_rate            2.626975                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_sent            82836737                       # cumulative count of insts sent to commit
system.switch_cpus_10.int_regfile_reads     150123665                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes     69695875                       # number of integer regfile writes
system.switch_cpus_10.ipc                    1.586690                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              1.586690                       # IPC: Total IPC of All Threads
system.switch_cpus_10.iq.FU_type_0::No_OpClass        22337      0.03%      0.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu     60452457     72.28%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc          850      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdDiv            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt         3367      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult         1795      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdPredAlu            0      0.00%     72.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead     16230535     19.41%     91.72% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite      6917746      8.27%     99.99% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead         6459      0.01%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total     83635546                       # Type of FU issued
system.switch_cpus_10.iq.fp_alu_accesses        12472                       # Number of floating point alu accesses
system.switch_cpus_10.iq.fp_inst_queue_reads        24944                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses        10061                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_writes        35522                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fu_busy_cnt          1170537                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.013996                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu       547282     46.75%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdDiv            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAdd            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAlu            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceCmp            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdPredAlu            0      0.00%     46.75% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead       623086     53.23%     99.99% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite          168      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead            1      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.int_alu_accesses     84771274                       # Number of integer alu accesses
system.switch_cpus_10.iq.int_inst_queue_reads    199963662                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses     82771539                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.int_inst_queue_writes     95502082                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.iqInstsAdded        86374815                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqInstsIssued       83635546                       # Number of instructions issued
system.switch_cpus_10.iq.iqSquashedInstsExamined      9162709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedInstsIssued        34945                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedOperandsExamined     13349017                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.issued_per_cycle::samples     31512035                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     2.654083                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     1.927853                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0      3622651     11.50%     11.50% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1      6837548     21.70%     33.19% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2      5924459     18.80%     51.99% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3      6149226     19.51%     71.51% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4      3306906     10.49%     82.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5      2420771      7.68%     89.68% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6      2131683      6.76%     96.45% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7       570503      1.81%     98.26% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8       548288      1.74%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total     31512035                       # Number of insts issued each cycle
system.switch_cpus_10.iq.rate                2.654074                       # Inst issue rate
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrAccesses          5436288                       # TLB accesses on write requests
system.switch_cpus_10.itb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_10.memDep0.conflictingLoads        79810                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores       114387                       # Number of conflicting stores.
system.switch_cpus_10.memDep0.insertedLoads     16666202                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores      7094274                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.misc_regfile_reads     35265241                       # number of misc regfile reads
system.switch_cpus_10.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_10.numCycles              31512141                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.rename.BlockCycles      1212464                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.CommittedMaps    109413603                       # Number of HB maps that are committed
system.switch_cpus_10.rename.IQFullEvents      2312624                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.IdleCycles       9531657                       # Number of cycles rename is idle
system.switch_cpus_10.rename.LQFullEvents      5959331                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.ROBFullEvents           98                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.RenameLookups    248679624                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.RenamedInsts     87990050                       # Number of instructions processed by rename
system.switch_cpus_10.rename.RenamedOperands    121323371                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RunCycles       11652675                       # Number of cycles rename is running
system.switch_cpus_10.rename.SQFullEvents      1107529                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.SquashCycles       232416                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.UnblockCycles      8882819                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.UndoneMaps      11909754                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.fp_rename_lookups        29344                       # Number of floating rename lookups
system.switch_cpus_10.rename.int_rename_lookups    158689644                       # Number of integer rename lookups
system.switch_cpus_10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_10.rename.skidInsts       16777552                       # count of insts added to the skid buffer
system.switch_cpus_10.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_10.rob.rob_reads         113523231                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes        174111092                       # The number of ROB writes
system.switch_cpus_10.timesIdled                    1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBLookups      6234223                       # Number of BTB lookups
system.switch_cpus_11.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.condIncorrect       655889                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.condPredicted      5068105                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.indirectHits      3018791                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectLookups      6234223                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectMisses      3215432                       # Number of indirect misses.
system.switch_cpus_11.branchPred.lookups      9301786                       # Number of BP lookups
system.switch_cpus_11.branchPred.usedRAS      2076010                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPredindirectMispredicted       470561                       # Number of mispredicted indirect branches.
system.switch_cpus_11.cc_regfile_reads       25358999                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes      14036181                       # number of cc regfile writes
system.switch_cpus_11.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_11.commit.branchMispredicts       664869                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.branches         6316860                       # Number of branches committed
system.switch_cpus_11.commit.bw_lim_events      2429809                       # number cycles where commit BW limit reached
system.switch_cpus_11.commit.commitNonSpecStalls         9333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.commitSquashedInsts     13908571                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.committedInsts     28125165                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps     56986338                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.committed_per_cycle::samples     29368367                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     1.940399                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     2.510031                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0     12523047     42.64%     42.64% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1      4504939     15.34%     57.98% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2      4046097     13.78%     71.76% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3      2935072      9.99%     81.75% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4       794133      2.70%     84.46% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5       685046      2.33%     86.79% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6       607813      2.07%     88.86% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7       842411      2.87%     91.73% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8      2429809      8.27%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total     29368367                       # Number of insts commited each cycle
system.switch_cpus_11.commit.fp_insts          467711                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.function_calls      1487120                       # Number of function calls committed.
system.switch_cpus_11.commit.int_insts       56389103                       # Number of committed integer instructions.
system.switch_cpus_11.commit.loads            8197653                       # Number of loads committed
system.switch_cpus_11.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_11.commit.op_class_0::No_OpClass       197224      0.35%      0.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu     42170812     74.00%     74.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult        27177      0.05%     74.40% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv        65331      0.11%     74.51% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd        18689      0.03%     74.54% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu        74756      0.13%     74.67% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt        74890      0.13%     74.81% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc       168335      0.30%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdDiv            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAdd            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAlu            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceCmp            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdPredAlu            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead      8141343     14.29%     89.39% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite      5972807     10.48%     99.87% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead        56310      0.10%     99.97% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite        18664      0.03%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total     56986338                       # Class of committed instruction
system.switch_cpus_11.commit.refs            14189124                       # Number of memory references committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.committedInsts         28125165                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps           56986338                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    1.120425                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              1.120425                       # CPI: Total CPI of All Threads
system.switch_cpus_11.decode.BlockedCycles      3896457                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.DecodedInsts     78341354                       # Number of instructions handled by decode
system.switch_cpus_11.decode.IdleCycles      14465063                       # Number of cycles decode is idle
system.switch_cpus_11.decode.RunCycles       12386614                       # Number of cycles decode is running
system.switch_cpus_11.decode.SquashCycles       667575                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.UnblockCycles        95397                       # Number of cycles decode is unblocking
system.switch_cpus_11.dtb.rdAccesses          9301215                       # TLB accesses on read requests
system.switch_cpus_11.dtb.rdMisses               3684                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrAccesses          6520619                       # TLB accesses on write requests
system.switch_cpus_11.dtb.wrMisses                  2                       # TLB misses on write requests
system.switch_cpus_11.fetch.Branches          9301786                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.CacheLines        7425912                       # Number of cache lines fetched
system.switch_cpus_11.fetch.Cycles           15627199                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.IcacheSquashes       218838                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.Insts            39365673                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.MiscStallCycles        10309                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles        76472                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.SquashCycles      1335150                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.branchRate       0.295181                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.icacheStallCycles     15129481                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.predictedBranches      5094801                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.rate             1.249222                       # Number of inst fetches per cycle
system.switch_cpus_11.fetch.rateDist::samples     31511111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     2.582173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     3.405164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0      18399027     58.39%     58.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1        971202      3.08%     61.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2        432850      1.37%     62.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3        964149      3.06%     65.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4        693572      2.20%     68.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5        962031      3.05%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6       1047805      3.33%     74.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7       1557294      4.94%     79.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8       6483181     20.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total     31511111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fp_regfile_reads         795432                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes        419713                       # number of floating regfile writes
system.switch_cpus_11.idleCycles                 1030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.iew.branchMispredicts       876734                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.exec_branches       7052725                       # Number of branches executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_rate          2.060930                       # Inst execution rate
system.switch_cpus_11.iew.exec_refs          15820362                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_stores         6520571                       # Number of stores executed
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.iewBlockCycles      2751073                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewDispLoadInsts     10281443                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts        24993                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewDispSquashedInsts       420168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispStoreInsts      7010544                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispatchedInsts     70894942                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewExecLoadInsts      9299791                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts      1094330                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.iewExecutedInsts     64944318                       # Number of executed instructions
system.switch_cpus_11.iew.iewIQFullEvents        13194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewLSQFullEvents         2588                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.iewSquashCycles       667575                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewUnblockCycles        19918                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.lsq.thread0.forwLoads      3249240                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses         7329                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation         3497                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads         8455                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.squashedLoads      2083779                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.squashedStores      1019072                       # Number of stores squashed
system.switch_cpus_11.iew.memOrderViolationEvents         3497                       # Number of memory order violations
system.switch_cpus_11.iew.predictedNotTakenIncorrect       752499                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.predictedTakenIncorrect       124235                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.wb_consumers       76125259                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_count           64332491                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_fanout          0.576215                       # average fanout of values written-back
system.switch_cpus_11.iew.wb_producers       43864490                       # num instructions producing a value
system.switch_cpus_11.iew.wb_rate            2.041514                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_sent            64536878                       # cumulative count of insts sent to commit
system.switch_cpus_11.int_regfile_reads     104214365                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes     50293820                       # number of integer regfile writes
system.switch_cpus_11.ipc                    0.892518                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.892518                       # IPC: Total IPC of All Threads
system.switch_cpus_11.iq.FU_type_0::No_OpClass       365833      0.55%      0.55% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu     49142251     74.41%     74.97% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult        27177      0.04%     75.01% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv        66364      0.10%     75.11% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd        18723      0.03%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu        74829      0.11%     75.25% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     75.25% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt        76414      0.12%     75.37% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc       169347      0.26%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdDiv            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdPredAlu            0      0.00%     75.62% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead      9347850     14.16%     89.78% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite      6592180      9.98%     99.76% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead       132599      0.20%     99.96% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite        25081      0.04%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total     66038648                       # Type of FU issued
system.switch_cpus_11.iq.fp_alu_accesses       555746                       # Number of floating point alu accesses
system.switch_cpus_11.iq.fp_inst_queue_reads      1110753                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses       477954                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_writes       724251                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fu_busy_cnt           287656                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.004356                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu       236383     82.18%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdDiv            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAdd            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAlu            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceCmp            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdPredAlu            0      0.00%     82.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead        28574      9.93%     92.11% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite        20054      6.97%     99.08% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead          317      0.11%     99.19% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite         2328      0.81%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.int_alu_accesses     65404725                       # Number of integer alu accesses
system.switch_cpus_11.iq.int_inst_queue_reads    162803207                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses     63854537                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.int_inst_queue_writes     84082243                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.iqInstsAdded        70849489                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqInstsIssued       66038648                       # Number of instructions issued
system.switch_cpus_11.iq.iqNonSpecInstsAdded        45453                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqSquashedInstsExamined     13908491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedInstsIssued        37897                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved        36120                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.iqSquashedOperandsExamined     19148372                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.issued_per_cycle::samples     31511111                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     2.095726                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     2.005075                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0      9959287     31.61%     31.61% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1      4318817     13.71%     45.31% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2      5513561     17.50%     62.81% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3      3791471     12.03%     74.84% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4      3564728     11.31%     86.15% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5      2225457      7.06%     93.22% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6      1325084      4.21%     97.42% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7       520053      1.65%     99.07% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8       292653      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total     31511111                       # Number of insts issued each cycle
system.switch_cpus_11.iq.rate                2.095657                       # Inst issue rate
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrAccesses          7445194                       # TLB accesses on write requests
system.switch_cpus_11.itb.wrMisses              19308                       # TLB misses on write requests
system.switch_cpus_11.memDep0.conflictingLoads      1756664                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores       383925                       # Number of conflicting stores.
system.switch_cpus_11.memDep0.insertedLoads     10281443                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores      7010544                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.misc_regfile_reads     28856935                       # number of misc regfile reads
system.switch_cpus_11.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_11.numCycles              31512141                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.rename.BlockCycles      3434477                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.CommittedMaps     57365348                       # Number of HB maps that are committed
system.switch_cpus_11.rename.IQFullEvents       114356                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.IdleCycles      14858464                       # Number of cycles rename is idle
system.switch_cpus_11.rename.LQFullEvents        78552                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.ROBFullEvents        50220                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.RenameLookups    189568156                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.RenamedInsts     75726570                       # Number of instructions processed by rename
system.switch_cpus_11.rename.RenamedOperands     76142729                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RunCycles       12056747                       # Number of cycles rename is running
system.switch_cpus_11.rename.SQFullEvents         8218                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.SquashCycles       667575                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.UnblockCycles       258033                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.UndoneMaps      18777241                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.fp_rename_lookups       939214                       # Number of floating rename lookups
system.switch_cpus_11.rename.int_rename_lookups    123332193                       # Number of integer rename lookups
system.switch_cpus_11.rename.serializeStallCycles       235811                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.serializingInsts        14748                       # count of serializing insts renamed
system.switch_cpus_11.rename.skidInsts         625015                       # count of insts added to the skid buffer
system.switch_cpus_11.rename.tempSerializingInsts        14748                       # count of temporary serializing insts renamed
system.switch_cpus_11.rob.rob_reads          97833467                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes        143956537                       # The number of ROB writes
system.switch_cpus_11.timesIdled                   12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18379                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1882                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1882                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18380                       # Transaction distribution
system.membus.pkt_count_system.cpu0.l3cache.mem_side::system.mem_ctrls.port         5008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.l3cache.mem_side::total         5008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::system.mem_ctrls.port        35515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::total        35515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  40523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::system.mem_ctrls.port       160256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::total       160256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::system.mem_ctrls.port      1136448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::total      1136448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1296704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20262                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20262    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20262                       # Request fanout histogram
system.membus.reqLayer4.occupancy             8448003                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5751053                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           40706860                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF  15337683255                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           417                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF   15337680753                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.inst           25                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.data          575                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.inst            9                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.data         1894                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::total         2504                       # number of demand (read+write) misses
system.cpu0.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.inst           25                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.data          575                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.inst            9                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.data         1894                       # number of overall misses
system.cpu0.l3cache.overall_misses::total         2504                       # number of overall misses
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.inst      1594608                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.data     36678903                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.inst       602982                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.data    121564674                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::total    160441167                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.inst      1594608                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.data     36678903                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.inst       602982                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.data    121564674                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::total    160441167                       # number of overall miss cycles
system.cpu0.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.data          575                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.inst            9                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.data         1894                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::total         2504                       # number of demand (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.data          575                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.inst            9                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.data         1894                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::total         2504                       # number of overall (read+write) accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 63784.320000                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.data 63789.396522                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.inst        66998                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.data 64184.093981                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::total 64073.948482                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 63784.320000                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.data 63789.396522                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.inst        66998                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.data 64184.093981                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::total 64073.948482                       # average overall miss latency
system.cpu0.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.data          575                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.inst            9                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.data         1894                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::total         2503                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.data          575                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.inst            9                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.data         1894                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::total         2503                       # number of overall MSHR misses
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      1584183                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     36439128                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.inst       599229                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.data    120774876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::total    159397416                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      1584183                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     36439128                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.inst       599229                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.data    120774876                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::total    159397416                       # number of overall MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::total     0.999601                       # mshr miss rate for demand accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::total     0.999601                       # mshr miss rate for overall accesses
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 63367.320000                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 63372.396522                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst        66581                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 63767.093981                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::total 63682.547343                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 63367.320000                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 63372.396522                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst        66581                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 63767.093981                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::total 63682.547343                       # average overall mshr miss latency
system.cpu0.l3cache.replacements                    0                       # number of replacements
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus0.data           42                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus_10.data         1816                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::total         1858                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      2726763                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus_10.data    116491452                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::total    119218215                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus0.data           42                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus_10.data         1816                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::total         1858                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 64922.928571                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 64147.275330                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::total 64164.808934                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           42                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus_10.data         1816                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::total         1858                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      2709249                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data    115734180                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::total    118443429                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 64505.928571                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 63730.275330                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::total 63747.808934                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           25                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.data          533                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.inst            9                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.data           78                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::total          646                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      1594608                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     33952140                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.inst       602982                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.data      5073222                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::total     41222952                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           25                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          533                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.inst            9                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.data           78                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::total          646                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 63784.320000                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 63700.075047                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst        66998                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 65041.307692                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::total 63812.619195                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           25                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          533                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.inst            9                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data           78                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::total          645                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      1584183                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     33729879                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst       599229                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data      5040696                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::total     40953987                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::total     0.998452                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 63367.320000                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 63283.075047                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst        66581                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 64624.307692                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 63494.553488                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.tags.tagsinuse          15.970703                       # Cycle average of tags in use
system.cpu0.l3cache.tags.total_refs              2504                       # Total number of references to valid blocks.
system.cpu0.l3cache.tags.sampled_refs            2504                       # Sample count of references to valid blocks.
system.cpu0.l3cache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu0.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l3cache.tags.occ_blocks::.cpu0.inst     0.011720                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.inst     0.292123                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.data     6.476346                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.inst     0.089572                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.data     9.100942                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_percent::.cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.inst     0.000009                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.data     0.000198                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.data     0.000278                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::total     0.000487                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_task_id_blocks::1024         2504                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::3         1391                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::4          959                       # Occupied blocks per task id
system.cpu0.l3cache.tags.occ_task_id_percent::1024     0.076416                       # Percentage of cache occupancy per task id
system.cpu0.l3cache.tags.tag_accesses           42568                       # Number of tag accesses
system.cpu0.l3cache.tags.data_accesses          42568                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst            2                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1290564                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst      5436264                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         6726830                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst            2                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1290564                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst      5436264                       # number of overall hits
system.cpu0.icache.overall_hits::total        6726830                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           25                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst           24                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           25                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst           24                       # number of overall misses
system.cpu0.icache.overall_misses::total           50                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      1803108                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst      1187616                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2990724                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      1803108                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst      1187616                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2990724                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      1290589                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst      5436288                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      6726880                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      1290589                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst      5436288                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      6726880                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.333333                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000019                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.333333                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000019                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 72124.320000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst        49484                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59814.480000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 72124.320000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst        49484                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59814.480000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst            9                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst            9                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      1792683                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst       674289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2466972                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      1792683                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst       674289                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2466972                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 71707.320000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst        74921                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        72558                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 71707.320000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst        74921                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        72558                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst            2                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1290564                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst      5436264                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        6726830                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           25                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst           24                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      1803108                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst      1187616                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2990724                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      1290589                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst      5436288                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      6726880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 72124.320000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst        49484                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59814.480000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst            9                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      1792683                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst       674289                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2466972                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 71707.320000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst        74921                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        72558                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse            0.393416                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            6726865                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               35                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         192196.142857                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.011720                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.292123                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst     0.089572                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000023                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000571                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.000175                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.000768                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           35                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.068359                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         53815075                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        53815075                       # Number of data accesses
system.cpu0.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.toL3Bus.trans_dist::ReadResp          646                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExReq         1858                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExResp         1858                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadSharedReq          646                       # Transaction distribution
system.cpu0.toL3Bus.pkt_count_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side         5008                       # Packet count per connected master and slave (bytes)
system.cpu0.toL3Bus.pkt_size_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side       160256                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL3Bus.snoops                          0                       # Total snoops (count)
system.cpu0.toL3Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu0.toL3Bus.snoop_fanout::samples         2504                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::mean              0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::stdev             0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::0              2504    100.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::1                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::total          2504                       # Request fanout histogram
system.cpu0.toL3Bus.reqLayer0.occupancy       1043751                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL3Bus.respLayer0.occupancy      3131253                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.switch_cpus0.data       430782                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data     16174118                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16604900                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       430782                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data     16174118                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16604900                       # number of overall hits
system.cpu0.dcache.demand_misses::.switch_cpus0.data          621                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data         4163                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4784                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data          621                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data         4163                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4784                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     41819679                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data    160246011                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    202065690                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     41819679                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data    160246011                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    202065690                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       431403                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data     16178281                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16609684                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       431403                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data     16178281                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16609684                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.001439                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.000257                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.001439                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.000257                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 67342.478261                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 38492.916406                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42237.811455                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 67342.478261                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 38492.916406                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42237.811455                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         1447                       # number of writebacks
system.cpu0.dcache.writebacks::total             1447                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data         1068                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1068                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data         1068                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1068                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data          621                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data         3095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3716                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data          621                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data         3095                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3716                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     41560722                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data    145620153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    187180875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     41560722                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data    145620153                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    187180875                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.001439                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.000191                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.001439                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.000191                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 66925.478261                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 47050.130210                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50371.602530                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 66925.478261                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 47050.130210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50371.602530                       # average overall mshr miss latency
system.cpu0.dcache.replacements                  3204                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       300630                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data      9670531                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9971161                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data          579                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data         2347                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2926                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     38742636                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data     28152921                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     66895557                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       301209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data      9672878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9974087                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.001922                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.000243                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000293                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 66913.015544                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data 11995.279506                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22862.459672                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data         1068                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1068                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data          579                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data         1279                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1858                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     38501193                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data     14284335                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     52785528                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.001922                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 66496.015544                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data 11168.362002                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28409.864370                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       130152                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data      6503587                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6633739                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data           42                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data         1816                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1858                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data      3077043                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data    132093090                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    135170133                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       130194                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data      6505403                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6635597                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000323                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.000279                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000280                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 73262.928571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 72738.485683                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72750.340689                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data           42                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data         1816                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1858                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      3059529                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data    131335818                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    134395347                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000323                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.000279                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000280                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 72845.928571                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 72321.485683                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72333.340689                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            5.807673                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16608616                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             3716                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          4469.487621                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1293351862323                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     1.867447                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data     3.940226                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.003647                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.007696                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.011343                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        132881188                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       132881188                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.demand_hits::.switch_cpus0.data           46                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data         1201                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           1247                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data           46                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data         1201                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          1247                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           25                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          575                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst            9                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data         1894                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         2504                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           25                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          575                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst            9                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data         1894                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         2504                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      1750983                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     40275528                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst       659277                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data    133411644                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    176097432                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      1750983                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     40275528                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst       659277                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data    133411644                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    176097432                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data          621                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst            9                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data         3095                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total         3751                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data          621                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst            9                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data         3095                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total         3751                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.925926                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.611955                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.667555                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.925926                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.611955                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.667555                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 70039.320000                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 70044.396522                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst        73253                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 70439.093981                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 70326.450479                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 70039.320000                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 70044.396522                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst        73253                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 70439.093981                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 70326.450479                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          575                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst            9                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data         1894                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         2503                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          575                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst            9                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data         1894                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         2503                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      1740558                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     40035753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst       655524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data    132621846                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    175053681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      1740558                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     40035753                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst       655524                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data    132621846                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    175053681                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.925926                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.611955                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.667289                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.925926                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.611955                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.667289                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 69622.320000                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 69627.396522                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst        72836                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 70022.093981                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 69937.547343                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 69622.320000                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 69627.396522                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst        72836                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 70022.093981                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 69937.547343                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus0.data           38                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus_10.data         1409                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total         1447                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus0.data           38                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus_10.data         1409                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total         1447                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data           42                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data         1816                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1858                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data      2989473                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data    127850532                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    130840005                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           42                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data         1816                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         1858                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 71177.928571                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 70402.275330                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 70419.808934                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data           42                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data         1816                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1858                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      2971959                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data    127093260                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    130065219                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 70760.928571                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 69985.275330                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 70002.808934                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_misses::.cpu0.inst            1                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus0.inst           25                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst            9                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total           35                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus0.inst      1750983                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst       659277                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total      2410260                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_accesses::.cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus0.inst           25                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total           35                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 70039.320000                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst        73253                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 68864.571429                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus0.inst           25                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst            9                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total           34                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      1740558                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst       655524                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total      2396082                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 69622.320000                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst        72836                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total        70473                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data           46                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data         1201                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total         1247                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          533                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data           78                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          611                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     37286055                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data      5561112                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     42847167                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data          579                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data         1279                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total         1858                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.920553                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.060985                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.328848                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 69955.075047                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 71296.307692                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 70126.296236                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          533                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data           78                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          611                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     37063794                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data      5528586                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     42592380                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.920553                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.060985                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.328848                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 69538.075047                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 70879.307692                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69709.296236                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse          15.970701                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs              6955                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            2504                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.777556                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.011720                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     0.292123                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data     6.476345                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst     0.089572                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data     9.100940                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000071                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.001581                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.000022                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.002222                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.003899                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2504                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         1391                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          959                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.611328                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          113784                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         113784                       # Number of data accesses
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp         1893                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty         1447                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict         1757                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq         1858                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp         1858                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq           35                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq         1858                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side           70                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side        10636                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total            10706                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       330432                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total            332672                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                          0                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples         3751                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean              0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev             0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0              3751    100.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total          3751                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy       4106616                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy      4648716                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy        42534                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF   15337680753                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.demand_hits::.switch_cpus_11.data           10                       # number of demand (read+write) hits
system.cpu1.l3cache.demand_hits::total             10                       # number of demand (read+write) hits
system.cpu1.l3cache.overall_hits::.switch_cpus_11.data           10                       # number of overall hits
system.cpu1.l3cache.overall_hits::total            10                       # number of overall hits
system.cpu1.l3cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.data         1198                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.inst           85                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.data        16275                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::total        17758                       # number of demand (read+write) misses
system.cpu1.l3cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.data         1198                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.inst           85                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.data        16275                       # number of overall misses
system.cpu1.l3cache.overall_misses::total        17758                       # number of overall misses
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.inst     12704739                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.data     76253037                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.inst      5640759                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.data   1037507676                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::total   1132106211                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.inst     12704739                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.data     76253037                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.inst      5640759                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.data   1037507676                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::total   1132106211                       # number of overall miss cycles
system.cpu1.l3cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.data         1198                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.inst           85                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.data        16285                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::total        17768                       # number of demand (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.data         1198                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.inst           85                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.data        16285                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::total        17768                       # number of overall (read+write) accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.data     0.999386                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::total     0.999437                       # miss rate for demand accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.data     0.999386                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::total     0.999437                       # miss rate for overall accesses
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 64165.348485                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.data 63650.281302                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.inst 66361.870588                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.data 63748.551521                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::total 63751.898356                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 64165.348485                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.data 63650.281302                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.inst 66361.870588                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.data 63748.551521                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::total 63751.898356                       # average overall miss latency
system.cpu1.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.data         1198                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.inst           85                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.data        16275                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::total        17756                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.data         1198                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.inst           85                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.data        16275                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::total        17756                       # number of overall MSHR misses
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     12622173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     75753471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.inst      5605314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.data   1030721418                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::total   1124702376                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     12622173                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     75753471                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.inst      5605314                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.data   1030721418                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::total   1124702376                       # number of overall MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.999386                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::total     0.999325                       # mshr miss rate for demand accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.999386                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::total     0.999325                       # mshr miss rate for overall accesses
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 63748.348485                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 63233.281302                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 65944.870588                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 63331.577143                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::total 63342.102726                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 63748.348485                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 63233.281302                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 65944.870588                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 63331.577143                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::total 63342.102726                       # average overall mshr miss latency
system.cpu1.l3cache.replacements                    0                       # number of replacements
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus1.data            6                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus_11.data            1                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::total            7                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus1.data            6                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus_11.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus_11.data            2                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::total           24                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      1292283                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus_11.data       124266                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::total      1416549                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus_11.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::total           24                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus_11.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 61537.285714                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data        62133                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::total 59022.875000                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus_11.data            2                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::total           23                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      1283526                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       123432                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::total      1406958                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::total     0.958333                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 61120.285714                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data        61716                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::total 61172.086957                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_hits::.switch_cpus_11.data           10                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_hits::total           10                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1177                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.inst           85                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.data        16273                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::total        17734                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     12704739                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     74960754                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.inst      5640759                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   1037383410                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::total   1130689662                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1177                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.inst           85                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.data        16283                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::total        17744                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.999386                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::total     0.999436                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 64165.348485                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 63687.981308                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 66361.870588                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 63748.750077                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::total 63758.298297                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1177                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.inst           85                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        16273                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::total        17733                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     12622173                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     74469945                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst      5605314                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   1030597986                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::total   1123295418                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.999386                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::total     0.999380                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 63748.348485                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 63270.981308                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 65944.870588                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 63331.775702                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 63344.917273                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.tags.tagsinuse          97.626450                       # Cycle average of tags in use
system.cpu1.l3cache.tags.total_refs             31115                       # Total number of references to valid blocks.
system.cpu1.l3cache.tags.sampled_refs           17757                       # Sample count of references to valid blocks.
system.cpu1.l3cache.tags.avg_refs            1.752267                       # Average number of references to valid blocks.
system.cpu1.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l3cache.tags.occ_blocks::.cpu1.inst     0.011720                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.cpu1.data     0.011720                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.inst     2.317297                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.data    13.094378                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.inst     0.787160                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.data    81.404175                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.inst     0.000071                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.data     0.000400                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.inst     0.000024                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.data     0.002484                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::total     0.002979                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_task_id_blocks::1024        17757                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::2         1082                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::3        11292                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::4         5248                       # Occupied blocks per task id
system.cpu1.l3cache.tags.occ_task_id_percent::1024     0.541901                       # Percentage of cache occupancy per task id
system.cpu1.l3cache.tags.tag_accesses          515613                       # Number of tag accesses
system.cpu1.l3cache.tags.data_accesses         515613                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst            1                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1198703                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst      7425813                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8624517                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst            1                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1198703                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst      7425813                       # number of overall hits
system.cpu1.icache.overall_hits::total        8624517                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst           99                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           298                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst           99                       # number of overall misses
system.cpu1.icache.overall_misses::total          298                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     14356059                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst      7152801                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     21508860                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     14356059                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst      7152801                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     21508860                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1198901                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst      7425912                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8624815                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1198901                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst      7425912                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8624815                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.500000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000165                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.500000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000165                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 72505.348485                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 72250.515152                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72177.382550                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 72505.348485                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 72250.515152                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72177.382550                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          373                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    53.285714                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst           85                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          283                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst           85                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          283                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     14273493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst      6314214                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     20587707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     14273493                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst      6314214                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     20587707                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000165                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000165                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 72088.348485                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 74284.870588                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72748.081272                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 72088.348485                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 74284.870588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72748.081272                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst            1                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1198703                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst      7425813                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8624517                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst           99                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          298                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     14356059                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst      7152801                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     21508860                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1198901                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst      7425912                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8624815                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000165                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 72505.348485                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 72250.515152                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72177.382550                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst           85                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          283                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     14273493                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst      6314214                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     20587707                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 72088.348485                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 74284.870588                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72748.081272                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse            3.116176                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8624801                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              284                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         30369.017606                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.011720                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     2.317296                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst     0.787160                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000023                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.004526                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.001537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006086                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         68998804                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        68998804                       # Number of data accesses
system.cpu1.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.toL3Bus.trans_dist::ReadResp        17743                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::CleanEvict        13341                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExReq           24                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExResp           24                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadSharedReq        17744                       # Transaction distribution
system.cpu1.toL3Bus.pkt_count_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side        48883                       # Packet count per connected master and slave (bytes)
system.cpu1.toL3Bus.pkt_size_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side      1137536                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL3Bus.snoops                          0                       # Total snoops (count)
system.cpu1.toL3Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu1.toL3Bus.snoop_fanout::samples        17768                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::mean              0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::stdev             0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::0             17768    100.00%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::1                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::total         17768                       # Request fanout histogram
system.cpu1.toL3Bus.reqLayer0.occupancy      12980376                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.toL3Bus.respLayer0.occupancy     22224015                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data       476564                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data     11981562                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12458126                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       476564                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data     11981562                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12458126                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         1277                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data        50256                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         51534                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         1277                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data        50256                       # number of overall misses
system.cpu1.dcache.overall_misses::total        51534                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     86837331                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data   2377124346                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2463961677                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     86837331                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data   2377124346                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2463961677                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       477841                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data     12031818                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12509660                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       477841                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data     12031818                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12509660                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002672                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.004177                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004120                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002672                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.004177                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004120                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 68001.042287                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 47300.309336                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 47812.350623                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 68001.042287                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 47300.309336                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47812.350623                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           28                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           28                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          105                       # number of writebacks
system.cpu1.dcache.writebacks::total              105                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data        19141                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        19141                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data        19141                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        19141                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         1277                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data        31115                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32392                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         1277                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data        31115                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32392                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     86304822                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data   1271902959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1358207781                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     86304822                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data   1271902959                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1358207781                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002672                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.002586                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002589                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002672                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.002586                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002589                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 67584.042287                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 40877.485425                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41930.346413                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 67584.042287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 40877.485425                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41930.346413                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 31880                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       274879                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data      5990115                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6264994                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1256                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data        50184                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        51440                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     85369908                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data   2376457146                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2461827054                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       276135                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data      6040299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6316434                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.004548                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.008308                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008144                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 67969.671975                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 47354.876973                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 47858.224222                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data        19141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        19141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1256                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data        31043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32299                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     84846156                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data   1271265783                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1356111939                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.004548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.005139                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005113                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 67552.671975                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 40951.769578                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41986.189634                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       201685                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data      5991447                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6193132                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data           21                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           94                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      1467423                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data       667200                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2134623                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       201706                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data      5991519                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6193226                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000104                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 69877.285714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data  9266.666667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22708.755319                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           21                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data           72                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           93                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      1458666                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data       637176                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2095842                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000104                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 69460.285714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data  8849.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22535.935484                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            5.821525                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12490518                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            32392                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           385.605026                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1293351709284                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000478                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     1.114511                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data     4.706536                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.002177                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.009192                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.011370                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        100109672                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       100109672                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.demand_hits::.switch_cpus1.data           79                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data        14830                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          14909                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data           79                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data        14830                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         14909                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1198                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst           85                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data        16285                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        17768                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1198                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst           85                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data        16285                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        17768                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     13943229                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     83746527                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst      6172434                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data   1139540487                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   1243402677                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     13943229                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     83746527                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst      6172434                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data   1139540487                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   1243402677                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data         1277                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst           85                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data        31115                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        32677                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data         1277                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst           85                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data        31115                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        32677                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.938136                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.523381                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.543746                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.938136                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.523381                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.543746                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 70420.348485                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 69905.281302                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 72616.870588                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 69974.853362                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 69979.889520                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 70420.348485                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 69905.281302                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 72616.870588                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 69974.853362                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 69979.889520                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            7                       # number of writebacks
system.cpu1.l2cache.writebacks::total               7                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1198                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst           85                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data        16285                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        17766                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1198                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst           85                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data        16285                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        17766                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     13860663                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     83246961                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst      6136989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data   1132750059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   1235994672                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     13860663                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     83246961                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst      6136989                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data   1132750059                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   1235994672                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.938136                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.523381                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.543685                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.938136                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.523381                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.543685                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 70003.348485                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 69488.281302                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 72199.870588                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 69557.878968                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 69570.790949                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 70003.348485                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 69488.281302                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 72199.870588                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 69557.878968                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 69570.790949                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                13671                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.cpu1.data            1                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus1.data            8                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus_11.data           96                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          105                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.cpu1.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus1.data            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus_11.data           96                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          105                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.CleanEvict_mshr_misses::.switch_cpus_11.data            2                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.switch_cpus_11.data          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data           70                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total           70                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data            2                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total           24                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      1423638                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data       136776                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      1560414                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data           72                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total           94                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.027778                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.255319                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 67792.285714                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data        68388                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 65017.250000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data            2                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total           23                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      1414881                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       135942                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      1550823                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.027778                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.244681                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 67375.285714                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data        67971                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 67427.086957                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst           85                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          284                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus1.inst     13943229                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst      6172434                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     20115663                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus1.inst          198                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst           85                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          284                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 70420.348485                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 72616.870588                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 70829.799296                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst           85                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          283                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     13860663                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst      6136989                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     19997652                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.996479                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 70003.348485                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 72199.870588                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 70663.081272                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data           79                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data        14760                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        14839                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1177                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data        16283                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        17460                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     82322889                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   1139403711                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1221726600                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data         1256                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data        31043                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        32299                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.937102                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.524530                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.540574                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 69942.981308                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 69975.048271                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 69972.886598                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1177                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        16283                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        17460                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     81832080                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   1132614117                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1214446197                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.937102                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.524530                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.540574                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 69525.981308                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 69558.073881                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69555.910481                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse          40.522890                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             64525                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           17767                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.631733                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003548                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.011720                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.662588                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data     6.979887                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst     0.171832                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data    32.693315                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000003                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000162                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.001704                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.000042                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.007982                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.009893                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1083                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2369                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         1050215                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        1050215                       # Number of data accesses
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        32582                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty          112                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        45439                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq           94                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp           94                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          284                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        32299                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side          568                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side        96665                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total            97233                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        18176                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      2079808                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           2097984                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      13671                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                  448                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        46348                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.007659                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.087183                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             45993     99.23%     99.23% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               355      0.77%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         46348                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      27007005                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     40521141                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       354033                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.switch_cpus_10.pwrStateResidencyTicks::OFF  15337683255                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF  15337683255                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF  15337683255                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1308689390871                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        36800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        76672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.data       121216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.inst         5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.data      1041536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1296704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_10.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_11.inst         5440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20416                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu0.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         1198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.data         1894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.inst           85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.data        16274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20261                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             4173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             4173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data             4173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       104318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      2399319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       826200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      4998930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.inst        37555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.data      7903149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.inst       354682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.data     67906996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              84543668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         4173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         4173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       104318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       826200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_10.inst        37555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_11.inst       354682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1331101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            4173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            4173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data            4173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       104318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      2399319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       826200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      4998930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.inst        37555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.data      7903149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.inst       354682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.data     67906996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             84543668                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       417                       # Clock period in ticks

---------- End Simulation Statistics   ----------
