Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb  4 20:43:16 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                   Path #1                                                                   |                                                 WorstPath from Dst                                                 |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                       6.250 |                                                                                                              6.250 |
| Path Delay                |               0.517 |                                                                                                                                      11.173 |                                                                                                              9.044 |
| Logic Delay               | 0.094(19%)          | 2.895(26%)                                                                                                                                  | 2.279(26%)                                                                                                         |
| Net Delay                 | 0.423(81%)          | 8.278(74%)                                                                                                                                  | 6.765(74%)                                                                                                         |
| Clock Skew                |              -0.067 |                                                                                                                                       0.299 |                                                                                                             -0.590 |
| Slack                     |               5.657 |                                                                                                                                      -4.632 |                                                                                                             -3.393 |
| Timing Exception          |                     |                                                                                                                                             |                                                                                                                    |
| Bounding Box Size         | 0% x 0%             | 7% x 2%                                                                                                                                     | 8% x 2%                                                                                                            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                      | (0, 0)                                                                                                             |
| Cumulative Fanout         |                   1 |                                                                                                                                         168 |                                                                                                                151 |
| Fixed Loc                 |                   0 |                                                                                                                                           0 |                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                                           0 |                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                           0 |                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                           0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                | Safely Timed                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                                          26 |                                                                                                                 21 |
| Routes                    |                   1 |                                                                                                                                          26 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                    | clk_user                                                                                                           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                    | clk_user                                                                                                           |
| DSP Block                 | None                | None                                                                                                                                        | None                                                                                                               |
| BRAM                      | None                | None                                                                                                                                        | None                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                                           0 |                                                                                                                  0 |
| SLR Crossings             |                   0 |                                                                                                                                           0 |                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                                           0 |                                                                                                                  0 |
| High Fanout               |                   1 |                                                                                                                                          28 |                                                                                                                 16 |
| Dont Touch                |                   0 |                                                                                                                                           0 |                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                                           0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                      | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                      | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[133]/C   | muon_cand_8.pt[1]/C                                                                                                                         | roi_ret_7356/C                                                                                                     |
| End Point Pin             | muon_cand_8.pt[1]/D | roi_ret_7356/D                                                                                                                              | pt_ret_1810/D                                                                                                      |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                      Path #2                                                                     |                                                    WorstPath from Dst                                                   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                            6.250 |                                                                                                                   6.250 |
| Path Delay                |               0.432 |                                                                                                                                           11.189 |                                                                                                                   8.963 |
| Logic Delay               | 0.096(23%)          | 3.204(29%)                                                                                                                                       | 2.432(28%)                                                                                                              |
| Net Delay                 | 0.336(77%)          | 7.985(71%)                                                                                                                                       | 6.531(72%)                                                                                                              |
| Clock Skew                |              -0.043 |                                                                                                                                            0.318 |                                                                                                                  -0.592 |
| Slack                     |               5.766 |                                                                                                                                           -4.629 |                                                                                                                  -3.314 |
| Timing Exception          |                     |                                                                                                                                                  |                                                                                                                         |
| Bounding Box Size         | 0% x 0%             | 9% x 2%                                                                                                                                          | 8% x 2%                                                                                                                 |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                           | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                   1 |                                                                                                                                              188 |                                                                                                                     161 |
| Fixed Loc                 |                   0 |                                                                                                                                                0 |                                                                                                                       0 |
| Fixed Route               |                   0 |                                                                                                                                                0 |                                                                                                                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                0 |                                                                                                                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                     | Safely Timed                                                                                                            |
| Logic Levels              |                   0 |                                                                                                                                               27 |                                                                                                                      22 |
| Routes                    |                   1 |                                                                                                                                               27 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT4 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT4 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                         | clk_user                                                                                                                |
| End Point Clock           | clk_user            | clk_user                                                                                                                                         | clk_user                                                                                                                |
| DSP Block                 | None                | None                                                                                                                                             | None                                                                                                                    |
| BRAM                      | None                | None                                                                                                                                             | None                                                                                                                    |
| IO Crossings              |                   0 |                                                                                                                                                0 |                                                                                                                       0 |
| SLR Crossings             |                   0 |                                                                                                                                                0 |                                                                                                                       0 |
| PBlocks                   |                   0 |                                                                                                                                                0 |                                                                                                                       0 |
| High Fanout               |                   1 |                                                                                                                                               27 |                                                                                                                      16 |
| Dont Touch                |                   0 |                                                                                                                                                0 |                                                                                                                       0 |
| Mark Debug                |                   0 |                                                                                                                                                0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[101]/C   | muon_cand_6.pt[1]/C                                                                                                                              | roi_ret_109/C                                                                                                           |
| End Point Pin             | muon_cand_6.pt[1]/D | roi_ret_109/D                                                                                                                                    | pt_ret_1810/D                                                                                                           |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                         Path #3                                                         |                                                    WorstPath from Dst                                                   |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                   6.250 |                                                                                                                   6.250 |
| Path Delay                |               0.517 |                                                                                                                  10.748 |                                                                                                                   9.342 |
| Logic Delay               | 0.094(19%)          | 2.699(26%)                                                                                                              | 2.298(25%)                                                                                                              |
| Net Delay                 | 0.423(81%)          | 8.049(74%)                                                                                                              | 7.044(75%)                                                                                                              |
| Clock Skew                |              -0.067 |                                                                                                                  -0.115 |                                                                                                                  -0.113 |
| Slack                     |               5.657 |                                                                                                                  -4.622 |                                                                                                                  -3.213 |
| Timing Exception          |                     |                                                                                                                         |                                                                                                                         |
| Bounding Box Size         | 0% x 0%             | 7% x 1%                                                                                                                 | 8% x 2%                                                                                                                 |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                  | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                   1 |                                                                                                                     191 |                                                                                                                     160 |
| Fixed Loc                 |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| Fixed Route               |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                            | Safely Timed                                                                                                            |
| Logic Levels              |                   0 |                                                                                                                      22 |                                                                                                                      22 |
| Routes                    |                   1 |                                                                                                                      22 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                | clk_user                                                                                                                |
| End Point Clock           | clk_user            | clk_user                                                                                                                | clk_user                                                                                                                |
| DSP Block                 | None                | None                                                                                                                    | None                                                                                                                    |
| BRAM                      | None                | None                                                                                                                    | None                                                                                                                    |
| IO Crossings              |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| SLR Crossings             |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| PBlocks                   |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| High Fanout               |                   1 |                                                                                                                      28 |                                                                                                                      16 |
| Dont Touch                |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| Mark Debug                |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                  | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                  | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[133]/C   | muon_cand_8.pt[1]/C                                                                                                     | roi_ret_77/C                                                                                                            |
| End Point Pin             | muon_cand_8.pt[1]/D | roi_ret_77/D                                                                                                            | pt_ret_1810/D                                                                                                           |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                       Path #4                                                      |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                              6.250 |                                                                                                                        6.250 |
| Path Delay                |               0.517 |                                                                                                             10.777 |                                                                                                                        9.668 |
| Logic Delay               | 0.094(19%)          | 2.602(25%)                                                                                                         | 2.693(28%)                                                                                                                   |
| Net Delay                 | 0.423(81%)          | 8.175(75%)                                                                                                         | 6.975(72%)                                                                                                                   |
| Clock Skew                |              -0.067 |                                                                                                             -0.084 |                                                                                                                       -0.156 |
| Slack                     |               5.657 |                                                                                                             -4.620 |                                                                                                                       -3.583 |
| Timing Exception          |                     |                                                                                                                    |                                                                                                                              |
| Bounding Box Size         | 0% x 0%             | 8% x 2%                                                                                                            | 9% x 1%                                                                                                                      |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                             | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                   1 |                                                                                                                194 |                                                                                                                          152 |
| Fixed Loc                 |                   0 |                                                                                                                  0 |                                                                                                                            0 |
| Fixed Route               |                   0 |                                                                                                                  0 |                                                                                                                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                  0 |                                                                                                                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                  0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                       | Safely Timed                                                                                                                 |
| Logic Levels              |                   0 |                                                                                                                 21 |                                                                                                                           23 |
| Routes                    |                   1 |                                                                                                                 22 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 FDRE | FDRE LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                           | clk_user                                                                                                                     |
| End Point Clock           | clk_user            | clk_user                                                                                                           | clk_user                                                                                                                     |
| DSP Block                 | None                | None                                                                                                               | None                                                                                                                         |
| BRAM                      | None                | None                                                                                                               | None                                                                                                                         |
| IO Crossings              |                   0 |                                                                                                                  0 |                                                                                                                            0 |
| SLR Crossings             |                   0 |                                                                                                                  0 |                                                                                                                            0 |
| PBlocks                   |                   0 |                                                                                                                  0 |                                                                                                                            0 |
| High Fanout               |                   1 |                                                                                                                 28 |                                                                                                                           16 |
| Dont Touch                |                   0 |                                                                                                                  0 |                                                                                                                            0 |
| Mark Debug                |                   0 |                                                                                                                  0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                             | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                             | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[133]/C   | muon_cand_8.pt[1]/C                                                                                                | roi_ret_7045/C                                                                                                               |
| End Point Pin             | muon_cand_8.pt[1]/D | roi_ret_7045/D                                                                                                     | pt_ret_1810/D                                                                                                                |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #5                                                                |                                                 WorstPath from Dst                                                 |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |                                                                                                              6.250 |
| Path Delay                |               0.517 |                                                                                                                                 10.755 |                                                                                                              9.452 |
| Logic Delay               | 0.094(19%)          | 2.685(25%)                                                                                                                             | 2.278(25%)                                                                                                         |
| Net Delay                 | 0.423(81%)          | 8.070(75%)                                                                                                                             | 7.174(75%)                                                                                                         |
| Clock Skew                |              -0.067 |                                                                                                                                 -0.106 |                                                                                                             -0.130 |
| Slack                     |               5.657 |                                                                                                                                 -4.620 |                                                                                                             -3.341 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                                    |
| Bounding Box Size         | 0% x 0%             | 7% x 2%                                                                                                                                | 8% x 2%                                                                                                            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                 | (0, 0)                                                                                                             |
| Cumulative Fanout         |                   1 |                                                                                                                                    167 |                                                                                                                157 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                                 21 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                           |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                           |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                               |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| High Fanout               |                   1 |                                                                                                                                     28 |                                                                                                                 16 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[133]/C   | muon_cand_8.pt[1]/C                                                                                                                    | roi_ret_7390/C                                                                                                     |
| End Point Pin             | muon_cand_8.pt[1]/D | roi_ret_7390/D                                                                                                                         | pt_ret_1810/D                                                                                                      |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                         Path #6                                                         |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                   6.250 |                                                                                                                        6.250 |
| Path Delay                |               0.517 |                                                                                                                  10.864 |                                                                                                                        9.554 |
| Logic Delay               | 0.094(19%)          | 2.803(26%)                                                                                                              | 2.312(25%)                                                                                                                   |
| Net Delay                 | 0.423(81%)          | 8.061(74%)                                                                                                              | 7.242(75%)                                                                                                                   |
| Clock Skew                |              -0.067 |                                                                                                                   0.003 |                                                                                                                       -0.238 |
| Slack                     |               5.657 |                                                                                                                  -4.619 |                                                                                                                       -3.551 |
| Timing Exception          |                     |                                                                                                                         |                                                                                                                              |
| Bounding Box Size         | 0% x 0%             | 10% x 1%                                                                                                                | 11% x 2%                                                                                                                     |
| Clock Region Distance     | (0, 0)              | (1, 0)                                                                                                                  | (1, 0)                                                                                                                       |
| Cumulative Fanout         |                   1 |                                                                                                                     187 |                                                                                                                          160 |
| Fixed Loc                 |                   0 |                                                                                                                       0 |                                                                                                                            0 |
| Fixed Route               |                   0 |                                                                                                                       0 |                                                                                                                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                       0 |                                                                                                                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                       0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                            | Safely Timed                                                                                                                 |
| Logic Levels              |                   0 |                                                                                                                      22 |                                                                                                                           23 |
| Routes                    |                   1 |                                                                                                                      22 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE LUT4 LUT6 LUT4 LUT4 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                | clk_user                                                                                                                     |
| End Point Clock           | clk_user            | clk_user                                                                                                                | clk_user                                                                                                                     |
| DSP Block                 | None                | None                                                                                                                    | None                                                                                                                         |
| BRAM                      | None                | None                                                                                                                    | None                                                                                                                         |
| IO Crossings              |                   0 |                                                                                                                       1 |                                                                                                                            1 |
| SLR Crossings             |                   0 |                                                                                                                       0 |                                                                                                                            0 |
| PBlocks                   |                   0 |                                                                                                                       0 |                                                                                                                            0 |
| High Fanout               |                   1 |                                                                                                                      28 |                                                                                                                           16 |
| Dont Touch                |                   0 |                                                                                                                       0 |                                                                                                                            0 |
| Mark Debug                |                   0 |                                                                                                                       0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                  | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                  | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[133]/C   | muon_cand_8.pt[1]/C                                                                                                     | roi_ret_41/C                                                                                                                 |
| End Point Pin             | muon_cand_8.pt[1]/D | roi_ret_41/D                                                                                                            | pt_ret_1810/D                                                                                                                |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                            Path #7                                                           |                                                    WorstPath from Dst                                                   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                        6.250 |                                                                                                                   6.250 |
| Path Delay                |               0.517 |                                                                                                                       10.982 |                                                                                                                   9.434 |
| Logic Delay               | 0.094(19%)          | 2.894(27%)                                                                                                                   | 2.106(23%)                                                                                                              |
| Net Delay                 | 0.423(81%)          | 8.088(73%)                                                                                                                   | 7.328(77%)                                                                                                              |
| Clock Skew                |              -0.067 |                                                                                                                        0.123 |                                                                                                                  -0.402 |
| Slack                     |               5.657 |                                                                                                                       -4.617 |                                                                                                                  -3.594 |
| Timing Exception          |                     |                                                                                                                              |                                                                                                                         |
| Bounding Box Size         | 0% x 0%             | 8% x 1%                                                                                                                      | 9% x 3%                                                                                                                 |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                       | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                   1 |                                                                                                                          196 |                                                                                                                     163 |
| Fixed Loc                 |                   0 |                                                                                                                            0 |                                                                                                                       0 |
| Fixed Route               |                   0 |                                                                                                                            0 |                                                                                                                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                            0 |                                                                                                                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                            0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                 | Safely Timed                                                                                                            |
| Logic Levels              |                   0 |                                                                                                                           23 |                                                                                                                      22 |
| Routes                    |                   1 |                                                                                                                           23 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                     | clk_user                                                                                                                |
| End Point Clock           | clk_user            | clk_user                                                                                                                     | clk_user                                                                                                                |
| DSP Block                 | None                | None                                                                                                                         | None                                                                                                                    |
| BRAM                      | None                | None                                                                                                                         | None                                                                                                                    |
| IO Crossings              |                   0 |                                                                                                                            0 |                                                                                                                       0 |
| SLR Crossings             |                   0 |                                                                                                                            0 |                                                                                                                       0 |
| PBlocks                   |                   0 |                                                                                                                            0 |                                                                                                                       0 |
| High Fanout               |                   1 |                                                                                                                           28 |                                                                                                                      16 |
| Dont Touch                |                   0 |                                                                                                                            0 |                                                                                                                       0 |
| Mark Debug                |                   0 |                                                                                                                            0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                       | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                       | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[133]/C   | muon_cand_8.pt[1]/C                                                                                                          | roi_ret_90/C                                                                                                            |
| End Point Pin             | muon_cand_8.pt[1]/D | roi_ret_90/D                                                                                                                 | pt_ret_1810/D                                                                                                           |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                         Path #8                                                         |                                                    WorstPath from Dst                                                   |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                   6.250 |                                                                                                                   6.250 |
| Path Delay                |               0.517 |                                                                                                                  10.903 |                                                                                                                   9.701 |
| Logic Delay               | 0.094(19%)          | 2.580(24%)                                                                                                              | 2.607(27%)                                                                                                              |
| Net Delay                 | 0.423(81%)          | 8.323(76%)                                                                                                              | 7.094(73%)                                                                                                              |
| Clock Skew                |              -0.067 |                                                                                                                   0.055 |                                                                                                                  -0.303 |
| Slack                     |               5.657 |                                                                                                                  -4.606 |                                                                                                                  -3.763 |
| Timing Exception          |                     |                                                                                                                         |                                                                                                                         |
| Bounding Box Size         | 0% x 0%             | 10% x 1%                                                                                                                | 11% x 2%                                                                                                                |
| Clock Region Distance     | (0, 0)              | (1, 0)                                                                                                                  | (1, 0)                                                                                                                  |
| Cumulative Fanout         |                   1 |                                                                                                                     186 |                                                                                                                     160 |
| Fixed Loc                 |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| Fixed Route               |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                            | Safely Timed                                                                                                            |
| Logic Levels              |                   0 |                                                                                                                      22 |                                                                                                                      22 |
| Routes                    |                   1 |                                                                                                                      22 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT4 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                | clk_user                                                                                                                |
| End Point Clock           | clk_user            | clk_user                                                                                                                | clk_user                                                                                                                |
| DSP Block                 | None                | None                                                                                                                    | None                                                                                                                    |
| BRAM                      | None                | None                                                                                                                    | None                                                                                                                    |
| IO Crossings              |                   0 |                                                                                                                       1 |                                                                                                                       1 |
| SLR Crossings             |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| PBlocks                   |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| High Fanout               |                   1 |                                                                                                                      28 |                                                                                                                      16 |
| Dont Touch                |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| Mark Debug                |                   0 |                                                                                                                       0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                  | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                  | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[133]/C   | muon_cand_8.pt[1]/C                                                                                                     | roi_ret_7283/C                                                                                                          |
| End Point Pin             | muon_cand_8.pt[1]/D | roi_ret_7283/D                                                                                                          | pt_ret_1810/D                                                                                                           |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                         Path #9                                                         |                                                 WorstPath from Dst                                                 |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                   6.250 |                                                                                                              6.250 |
| Path Delay                |               0.517 |                                                                                                                  10.753 |                                                                                                              9.163 |
| Logic Delay               | 0.094(19%)          | 2.590(25%)                                                                                                              | 2.340(26%)                                                                                                         |
| Net Delay                 | 0.423(81%)          | 8.163(75%)                                                                                                              | 6.823(74%)                                                                                                         |
| Clock Skew                |              -0.067 |                                                                                                                  -0.088 |                                                                                                             -0.156 |
| Slack                     |               5.657 |                                                                                                                  -4.600 |                                                                                                             -3.078 |
| Timing Exception          |                     |                                                                                                                         |                                                                                                                    |
| Bounding Box Size         | 0% x 0%             | 8% x 1%                                                                                                                 | 8% x 2%                                                                                                            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                  | (0, 0)                                                                                                             |
| Cumulative Fanout         |                   1 |                                                                                                                     183 |                                                                                                                155 |
| Fixed Loc                 |                   0 |                                                                                                                       0 |                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                       0 |                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                       0 |                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                       0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                            | Safely Timed                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                      22 |                                                                                                                 21 |
| Routes                    |                   1 |                                                                                                                      23 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                | clk_user                                                                                                           |
| End Point Clock           | clk_user            | clk_user                                                                                                                | clk_user                                                                                                           |
| DSP Block                 | None                | None                                                                                                                    | None                                                                                                               |
| BRAM                      | None                | None                                                                                                                    | None                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                       0 |                                                                                                                  0 |
| SLR Crossings             |                   0 |                                                                                                                       0 |                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                       0 |                                                                                                                  0 |
| High Fanout               |                   1 |                                                                                                                      28 |                                                                                                                 16 |
| Dont Touch                |                   0 |                                                                                                                       0 |                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                       0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                  | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                  | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[133]/C   | muon_cand_8.pt[1]/C                                                                                                     | roi_ret_7318/C                                                                                                     |
| End Point Pin             | muon_cand_8.pt[1]/D | roi_ret_7318/D                                                                                                          | pt_ret_1810/D                                                                                                      |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                Path #10                                                                |                                                    WorstPath from Dst                                                   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |                                                                                                                   6.250 |
| Path Delay                |               0.432 |                                                                                                                                 10.978 |                                                                                                                   9.231 |
| Logic Delay               | 0.096(23%)          | 3.024(28%)                                                                                                                             | 2.043(23%)                                                                                                              |
| Net Delay                 | 0.336(77%)          | 7.954(72%)                                                                                                                             | 7.188(77%)                                                                                                              |
| Clock Skew                |              -0.043 |                                                                                                                                  0.138 |                                                                                                                  -0.399 |
| Slack                     |               5.766 |                                                                                                                                 -4.599 |                                                                                                                  -3.388 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                                         |
| Bounding Box Size         | 0% x 0%             | 9% x 2%                                                                                                                                | 9% x 2%                                                                                                                 |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                 | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                   1 |                                                                                                                                    186 |                                                                                                                     150 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                            |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                                      22 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT4 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                                |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                                |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                                    |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                                    |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| High Fanout               |                   1 |                                                                                                                                     27 |                                                                                                                      16 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[101]/C   | muon_cand_6.pt[1]/C                                                                                                                    | roi_ret_7363/C                                                                                                          |
| End Point Pin             | muon_cand_6.pt[1]/D | roi_ret_7363/D                                                                                                                         | pt_ret_1810/D                                                                                                           |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+---+---+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1 |  2 | 3 | 4 | 5 |  6 |  7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |  21 |  22 | 23 | 24 | 25 | 26 | 27 |
+-----------------+-------------+-----+----+----+---+---+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+----+----+
| clk_user        | 6.250ns     | 283 | 11 | 14 | 5 | 9 | 4 | 32 | 10 | 21 | 5 |  9 | 14 |  5 |  7 | 45 | 20 | 18 | 16 |  3 | 47 | 60 | 107 | 141 | 71 | 28 | 10 |  4 |  1 |
+-----------------+-------------+-----+----+----+---+---+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


