<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="decoder2to4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="de2to4.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="de2to4.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="de2to4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="de2to4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="de2to4.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="de2to4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="de2to4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="de2to4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="de2to4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="de2to4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="de2to4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="de2to4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="de2to4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="de2to4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="de2to4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="de2to4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="de2to4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="de2to4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="de2to4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="de2to4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="de2to4.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="de2to4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="de2to4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="de2to4_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="de2to4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="de2to4_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="de2to4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="de2to4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="de2to4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="de2to4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="de2to4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="de2to4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="de2to4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="de2to4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="de2to4_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="de2to4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="de2to4_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="de2to4_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="de2to4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/de2to4_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/de2to4_synthesis.v"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test2to4_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test2to4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test2to4_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test2to4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1698110306" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1698110306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698117840" xil_pn:in_ck="6835081614278732675" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1698117840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="de2to4.v"/>
      <outfile xil_pn:name="test2to4.v"/>
    </transform>
    <transform xil_pn:end_ts="1698117865" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6667843884112586592" xil_pn:start_ts="1698117865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698117865" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="340917974242765026" xil_pn:start_ts="1698117865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698110325" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-642720188985346158" xil_pn:start_ts="1698110325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698117840" xil_pn:in_ck="6835081614278732675" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1698117840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="de2to4.v"/>
      <outfile xil_pn:name="test2to4.v"/>
    </transform>
    <transform xil_pn:end_ts="1698117867" xil_pn:in_ck="6835081614278732675" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1142093715947709153" xil_pn:start_ts="1698117865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test2to4_beh.prj"/>
      <outfile xil_pn:name="test2to4_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1698117867" xil_pn:in_ck="3324942570884008729" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7504098135231346308" xil_pn:start_ts="1698117867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test2to4_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1698111667" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1698111667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698111667" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7550084003909367989" xil_pn:start_ts="1698111667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698111667" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-642720188985346158" xil_pn:start_ts="1698111667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698111667" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1698111667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698111667" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2042968648690603895" xil_pn:start_ts="1698111667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698111667" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1698111667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698111667" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4661020961782483484" xil_pn:start_ts="1698111667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698116952" xil_pn:in_ck="4394380946326" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2405401559824470469" xil_pn:start_ts="1698116947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="de2to4.lso"/>
      <outfile xil_pn:name="de2to4.ngc"/>
      <outfile xil_pn:name="de2to4.ngr"/>
      <outfile xil_pn:name="de2to4.prj"/>
      <outfile xil_pn:name="de2to4.stx"/>
      <outfile xil_pn:name="de2to4.syr"/>
      <outfile xil_pn:name="de2to4.xst"/>
      <outfile xil_pn:name="de2to4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1698114298" xil_pn:in_ck="142435639668" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202361408913844" xil_pn:start_ts="1698114298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698116955" xil_pn:in_ck="-5383188432408086740" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3436736553278229525" xil_pn:start_ts="1698116952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="de2to4.bld"/>
      <outfile xil_pn:name="de2to4.ngd"/>
      <outfile xil_pn:name="de2to4_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1698116958" xil_pn:in_ck="-5383188389789643763" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1698116955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="de2to4.pcf"/>
      <outfile xil_pn:name="de2to4_map.map"/>
      <outfile xil_pn:name="de2to4_map.mrp"/>
      <outfile xil_pn:name="de2to4_map.ncd"/>
      <outfile xil_pn:name="de2to4_map.ngm"/>
      <outfile xil_pn:name="de2to4_map.xrpt"/>
      <outfile xil_pn:name="de2to4_summary.xml"/>
      <outfile xil_pn:name="de2to4_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1698116965" xil_pn:in_ck="-1451296029618067066" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1698116958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="de2to4.ncd"/>
      <outfile xil_pn:name="de2to4.pad"/>
      <outfile xil_pn:name="de2to4.par"/>
      <outfile xil_pn:name="de2to4.ptwx"/>
      <outfile xil_pn:name="de2to4.unroutes"/>
      <outfile xil_pn:name="de2to4.xpi"/>
      <outfile xil_pn:name="de2to4_pad.csv"/>
      <outfile xil_pn:name="de2to4_pad.txt"/>
      <outfile xil_pn:name="de2to4_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1698116969" xil_pn:in_ck="4785480850543669" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1698116965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="de2to4.bgn"/>
      <outfile xil_pn:name="de2to4.bit"/>
      <outfile xil_pn:name="de2to4.drc"/>
      <outfile xil_pn:name="de2to4.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1698117018" xil_pn:in_ck="4785480850530815" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1698117015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698116965" xil_pn:in_ck="-5383194015424116727" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1698116963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="de2to4.twr"/>
      <outfile xil_pn:name="de2to4.twx"/>
    </transform>
    <transform xil_pn:end_ts="1698114132" xil_pn:in_ck="4785480850543800" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-1284879357285055834" xil_pn:start_ts="1698114130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/de2to4_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/de2to4_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
