{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540837869591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540837869592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 30 00:01:09 2018 " "Processing started: Tue Oct 30 00:01:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540837869592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837869592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iitb_risc -c iitb_risc " "Command: quartus_map --read_settings_files=on --write_settings_files=off iitb_risc -c iitb_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837869592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1540837869769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-seqnt " "Found design unit 1: register1-seqnt" {  } { { "register1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880536 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "register1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3_8-behave " "Found design unit 1: decoder_3_8-behave" {  } { { "decoder_3_8.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/decoder_3_8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880537 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "decoder_3_8.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/decoder_3_8.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-behave " "Found design unit 1: registerfile-behave" {  } { { "registerfile.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880538 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_1_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_1_16-arith " "Found design unit 1: and_1_16-arith" {  } { { "and_1_16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/and_1_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880538 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_1_16 " "Found entity 1: and_1_16" {  } { { "and_1_16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/and_1_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or16-arith " "Found design unit 1: or16-arith" {  } { { "or16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/or16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880538 ""} { "Info" "ISGN_ENTITY_NAME" "1 or16 " "Found entity 1: or16" {  } { { "or16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/or16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8_1-Struct " "Found design unit 1: mux_8_1-Struct" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880539 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8_1 " "Found entity 1: mux_8_1" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1-Struct " "Found design unit 1: mux_4_1-Struct" {  } { { "mux_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880539 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-Struct " "Found design unit 1: mux_2_1-Struct" {  } { { "mux_2_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880540 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_2_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_behave " "Found design unit 1: memory-memory_behave" {  } { { "memory.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880540 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder-behave " "Found design unit 1: priority_encoder-behave" {  } { { "priority_encoder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/priority_encoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880541 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "priority_encoder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/priority_encoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leftshift-Struct " "Found design unit 1: leftshift-Struct" {  } { { "leftshift.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/leftshift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880541 ""} { "Info" "ISGN_ENTITY_NAME" "1 leftshift " "Found entity 1: leftshift" {  } { { "leftshift.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/leftshift.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverter_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter_16bit-Struct " "Found design unit 1: inverter_16bit-Struct" {  } { { "inverter_16bit.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/inverter_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880541 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter_16bit " "Found entity 1: inverter_16bit" {  } { { "inverter_16bit.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/inverter_16bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-arith " "Found design unit 1: subtractor-arith" {  } { { "subtractor.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/subtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880542 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_sub-arith " "Found design unit 1: full_sub-arith" {  } { { "full_sub.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/full_sub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880542 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "full_sub.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/full_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arith " "Found design unit 1: adder-arith" {  } { { "adder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880543 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arith " "Found design unit 1: full_adder-arith" {  } { { "full_adder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/full_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880543 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitb_risc-behave " "Found design unit 1: iitb_risc-behave" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880544 ""} { "Info" "ISGN_ENTITY_NAME" "1 iitb_risc " "Found entity 1: iitb_risc" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand16-arith " "Found design unit 1: nand16-arith" {  } { { "nand16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/nand16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880545 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand16 " "Found entity 1: nand16" {  } { { "nand16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/nand16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextender-arith " "Found design unit 1: signextender-arith" {  } { { "signextender.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/signextender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880545 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextender " "Found entity 1: signextender" {  } { { "signextender.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/signextender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper7-arith " "Found design unit 1: wrapper7-arith" {  } { { "wrapper7.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880546 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper7 " "Found entity 1: wrapper7" {  } { { "wrapper7.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper10-arith " "Found design unit 1: wrapper10-arith" {  } { { "wrapper10.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880546 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper10 " "Found entity 1: wrapper10" {  } { { "wrapper10.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflip-seqnt " "Found design unit 1: dflip-seqnt" {  } { { "dflip.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/dflip.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880546 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflip " "Found entity 1: dflip" {  } { { "dflip.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/dflip.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16-seqnt " "Found design unit 1: register16-seqnt" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880547 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880547 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-behave " "Found design unit 1: ir-behave" {  } { { "ir.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/ir.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880548 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/ir.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_2_1-Struct " "Found design unit 1: mux3_2_1-Struct" {  } { { "mux3_2_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux3_2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880548 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_2_1 " "Found entity 1: mux3_2_1" {  } { { "mux3_2_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux3_2_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_4_1-Struct " "Found design unit 1: mux3_4_1-Struct" {  } { { "mux3_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux3_4_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880549 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_4_1 " "Found entity 1: mux3_4_1" {  } { { "mux3_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux3_4_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper13-arith " "Found design unit 1: wrapper13-arith" {  } { { "wrapper13.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper13.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880549 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper13 " "Found entity 1: wrapper13" {  } { { "wrapper13.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper13.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540837880549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iitb_risc " "Elaborating entity \"iitb_risc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540837880617 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode iitb_risc.vhd(173) " "Verilog HDL or VHDL warning at iitb_risc.vhd(173): object \"opcode\" assigned a value but never read" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540837880618 "|iitb_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state iitb_risc.vhd(244) " "VHDL Process Statement warning at iitb_risc.vhd(244): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880626 "|iitb_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state iitb_risc.vhd(245) " "VHDL Process Statement warning at iitb_risc.vhd(245): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880626 "|iitb_risc"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output\[15..10\] iitb_risc.vhd(11) " "Using initial value X (don't care) for net \"output\[15..10\]\" at iitb_risc.vhd(11)" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880628 "|iitb_risc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "iitb_risc.vhd" "mem" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:ir_1 " "Elaborating entity \"ir\" for hierarchy \"ir:ir_1\"" {  } { { "iitb_risc.vhd" "ir_1" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 ir:ir_1\|register16:r_1 " "Elaborating entity \"register16\" for hierarchy \"ir:ir_1\|register16:r_1\"" {  } { { "ir.vhd" "r_1" { Text "/home/ritesh/Desktop/github/IITB_RISC/ir.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1 register1:zero_flag " "Elaborating entity \"register1\" for hierarchy \"register1:zero_flag\"" {  } { { "iitb_risc.vhd" "zero_flag" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_1\"" {  } { { "iitb_risc.vhd" "alu_1" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:alu_1\|adder:opr1 " "Elaborating entity \"adder\" for hierarchy \"alu:alu_1\|adder:opr1\"" {  } { { "alu.vhd" "opr1" { Text "/home/ritesh/Desktop/github/IITB_RISC/alu.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:alu_1\|adder:opr1\|full_adder:a1 " "Elaborating entity \"full_adder\" for hierarchy \"alu:alu_1\|adder:opr1\|full_adder:a1\"" {  } { { "adder.vhd" "a1" { Text "/home/ritesh/Desktop/github/IITB_RISC/adder.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor alu:alu_1\|subtractor:opr2 " "Elaborating entity \"subtractor\" for hierarchy \"alu:alu_1\|subtractor:opr2\"" {  } { { "alu.vhd" "opr2" { Text "/home/ritesh/Desktop/github/IITB_RISC/alu.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub alu:alu_1\|subtractor:opr2\|full_sub:s1 " "Elaborating entity \"full_sub\" for hierarchy \"alu:alu_1\|subtractor:opr2\|full_sub:s1\"" {  } { { "subtractor.vhd" "s1" { Text "/home/ritesh/Desktop/github/IITB_RISC/subtractor.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand16 alu:alu_1\|nand16:opr3 " "Elaborating entity \"nand16\" for hierarchy \"alu:alu_1\|nand16:opr3\"" {  } { { "alu.vhd" "opr3" { Text "/home/ritesh/Desktop/github/IITB_RISC/alu.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_1_16 alu:alu_1\|and_1_16:opr4 " "Elaborating entity \"and_1_16\" for hierarchy \"alu:alu_1\|and_1_16:opr4\"" {  } { { "alu.vhd" "opr4" { Text "/home/ritesh/Desktop/github/IITB_RISC/alu.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper10 wrapper10:e_1 " "Elaborating entity \"wrapper10\" for hierarchy \"wrapper10:e_1\"" {  } { { "iitb_risc.vhd" "e_1" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender signextender:e_2 " "Elaborating entity \"signextender\" for hierarchy \"signextender:e_2\"" {  } { { "iitb_risc.vhd" "e_2" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper7 wrapper7:e_3 " "Elaborating entity \"wrapper7\" for hierarchy \"wrapper7:e_3\"" {  } { { "iitb_risc.vhd" "e_3" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftshift leftshift:l_1 " "Elaborating entity \"leftshift\" for hierarchy \"leftshift:l_1\"" {  } { { "iitb_risc.vhd" "l_1" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper13 wrapper13:e_4 " "Elaborating entity \"wrapper13\" for hierarchy \"wrapper13:e_4\"" {  } { { "iitb_risc.vhd" "e_4" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:reg_1 " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:reg_1\"" {  } { { "iitb_risc.vhd" "reg_1" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder priority_encoder:p_1 " "Elaborating entity \"priority_encoder\" for hierarchy \"priority_encoder:p_1\"" {  } { { "iitb_risc.vhd" "p_1" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880661 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outp priority_encoder.vhd(18) " "VHDL Process Statement warning at priority_encoder.vhd(18): inferring latch(es) for signal or variable \"outp\", which holds its previous value in one or more paths through the process" {  } { { "priority_encoder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/priority_encoder.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540837880661 "|priority_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[0\] priority_encoder.vhd(18) " "Inferred latch for \"outp\[0\]\" at priority_encoder.vhd(18)" {  } { { "priority_encoder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/priority_encoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880661 "|priority_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[1\] priority_encoder.vhd(18) " "Inferred latch for \"outp\[1\]\" at priority_encoder.vhd(18)" {  } { { "priority_encoder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/priority_encoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880661 "|priority_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[2\] priority_encoder.vhd(18) " "Inferred latch for \"outp\[2\]\" at priority_encoder.vhd(18)" {  } { { "priority_encoder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/priority_encoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880661 "|priority_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 mux_4_1:m_1 " "Elaborating entity \"mux_4_1\" for hierarchy \"mux_4_1:m_1\"" {  } { { "iitb_risc.vhd" "m_1" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880661 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a3 mux_4_1.vhd(20) " "VHDL Process Statement warning at mux_4_1.vhd(20): signal \"a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880662 "|mux_4_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a2 mux_4_1.vhd(22) " "VHDL Process Statement warning at mux_4_1.vhd(22): signal \"a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880662 "|mux_4_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 mux_4_1.vhd(24) " "VHDL Process Statement warning at mux_4_1.vhd(24): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880662 "|mux_4_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a0 mux_4_1.vhd(26) " "VHDL Process Statement warning at mux_4_1.vhd(26): signal \"a0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880662 "|mux_4_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_2_1 mux3_2_1:m_4 " "Elaborating entity \"mux3_2_1\" for hierarchy \"mux3_2_1:m_4\"" {  } { { "iitb_risc.vhd" "m_4" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880663 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 mux3_2_1.vhd(20) " "VHDL Process Statement warning at mux3_2_1.vhd(20): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3_2_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux3_2_1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880663 "|mux3_2_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a0 mux3_2_1.vhd(22) " "VHDL Process Statement warning at mux3_2_1.vhd(22): signal \"a0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3_2_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux3_2_1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880663 "|mux3_2_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_4_1 mux3_4_1:m_5 " "Elaborating entity \"mux3_4_1\" for hierarchy \"mux3_4_1:m_5\"" {  } { { "iitb_risc.vhd" "m_5" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880663 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a3 mux3_4_1.vhd(20) " "VHDL Process Statement warning at mux3_4_1.vhd(20): signal \"a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux3_4_1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880663 "|mux3_4_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a2 mux3_4_1.vhd(22) " "VHDL Process Statement warning at mux3_4_1.vhd(22): signal \"a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux3_4_1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880664 "|mux3_4_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 mux3_4_1.vhd(24) " "VHDL Process Statement warning at mux3_4_1.vhd(24): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux3_4_1.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880664 "|mux3_4_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a0 mux3_4_1.vhd(26) " "VHDL Process Statement warning at mux3_4_1.vhd(26): signal \"a0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux3_4_1.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880664 "|mux3_4_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_2_1:m_6 " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_2_1:m_6\"" {  } { { "iitb_risc.vhd" "m_6" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880664 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 mux_2_1.vhd(20) " "VHDL Process Statement warning at mux_2_1.vhd(20): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_2_1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880664 "|mux_2_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a0 mux_2_1.vhd(22) " "VHDL Process Statement warning at mux_2_1.vhd(22): signal \"a0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_2_1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880664 "|mux_2_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1 mux_8_1:m_8 " "Elaborating entity \"mux_8_1\" for hierarchy \"mux_8_1:m_8\"" {  } { { "iitb_risc.vhd" "m_8" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540837880665 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a7 mux_8_1.vhd(20) " "VHDL Process Statement warning at mux_8_1.vhd(20): signal \"a7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880665 "|iitb_risc|mux_8_1:m_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a6 mux_8_1.vhd(22) " "VHDL Process Statement warning at mux_8_1.vhd(22): signal \"a6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880665 "|iitb_risc|mux_8_1:m_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a5 mux_8_1.vhd(24) " "VHDL Process Statement warning at mux_8_1.vhd(24): signal \"a5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880665 "|iitb_risc|mux_8_1:m_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a4 mux_8_1.vhd(26) " "VHDL Process Statement warning at mux_8_1.vhd(26): signal \"a4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880665 "|iitb_risc|mux_8_1:m_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a3 mux_8_1.vhd(28) " "VHDL Process Statement warning at mux_8_1.vhd(28): signal \"a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880665 "|iitb_risc|mux_8_1:m_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a2 mux_8_1.vhd(30) " "VHDL Process Statement warning at mux_8_1.vhd(30): signal \"a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880665 "|iitb_risc|mux_8_1:m_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 mux_8_1.vhd(32) " "VHDL Process Statement warning at mux_8_1.vhd(32): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a0 mux_8_1.vhd(34) " "VHDL Process Statement warning at mux_8_1.vhd(34): signal \"a0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outp mux_8_1.vhd(16) " "VHDL Process Statement warning at mux_8_1.vhd(16): inferring latch(es) for signal or variable \"outp\", which holds its previous value in one or more paths through the process" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[0\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[0\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[1\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[1\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[2\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[2\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[3\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[3\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[4\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[4\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[5\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[5\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[6\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[6\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[7\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[7\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[8\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[8\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[9\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[9\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[10\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[10\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[11\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[11\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[12\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[12\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[13\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[13\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[14\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[14\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[15\] mux_8_1.vhd(16) " "Inferred latch for \"outp\[15\]\" at mux_8_1.vhd(16)" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837880666 "|iitb_risc|mux_8_1:m_8"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output\[2\] GND " "Pin \"output\[2\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540837880969 "|iitb_risc|output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[3\] GND " "Pin \"output\[3\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540837880969 "|iitb_risc|output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[4\] GND " "Pin \"output\[4\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540837880969 "|iitb_risc|output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[7\] GND " "Pin \"output\[7\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540837880969 "|iitb_risc|output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[8\] GND " "Pin \"output\[8\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540837880969 "|iitb_risc|output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[9\] GND " "Pin \"output\[9\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540837880969 "|iitb_risc|output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[10\] GND " "Pin \"output\[10\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540837880969 "|iitb_risc|output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[11\] GND " "Pin \"output\[11\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540837880969 "|iitb_risc|output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[12\] GND " "Pin \"output\[12\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540837880969 "|iitb_risc|output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[13\] GND " "Pin \"output\[13\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540837880969 "|iitb_risc|output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[14\] GND " "Pin \"output\[14\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540837880969 "|iitb_risc|output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[15\] GND " "Pin \"output\[15\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540837880969 "|iitb_risc|output[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540837880969 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[0\] " "No output dependent on input pin \"input\[0\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[1\] " "No output dependent on input pin \"input\[1\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[2\] " "No output dependent on input pin \"input\[2\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[3\] " "No output dependent on input pin \"input\[3\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[4\] " "No output dependent on input pin \"input\[4\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[5\] " "No output dependent on input pin \"input\[5\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[6\] " "No output dependent on input pin \"input\[6\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[7\] " "No output dependent on input pin \"input\[7\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[8\] " "No output dependent on input pin \"input\[8\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[9\] " "No output dependent on input pin \"input\[9\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[10\] " "No output dependent on input pin \"input\[10\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[11\] " "No output dependent on input pin \"input\[11\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[12\] " "No output dependent on input pin \"input\[12\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[13\] " "No output dependent on input pin \"input\[13\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[14\] " "No output dependent on input pin \"input\[14\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[15\] " "No output dependent on input pin \"input\[15\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[16\] " "No output dependent on input pin \"input\[16\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[17\] " "No output dependent on input pin \"input\[17\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[18\] " "No output dependent on input pin \"input\[18\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[19\] " "No output dependent on input pin \"input\[19\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[20\] " "No output dependent on input pin \"input\[20\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[21\] " "No output dependent on input pin \"input\[21\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[22\] " "No output dependent on input pin \"input\[22\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[23\] " "No output dependent on input pin \"input\[23\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[24\] " "No output dependent on input pin \"input\[24\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[25\] " "No output dependent on input pin \"input\[25\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[26\] " "No output dependent on input pin \"input\[26\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[27\] " "No output dependent on input pin \"input\[27\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[28\] " "No output dependent on input pin \"input\[28\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[29\] " "No output dependent on input pin \"input\[29\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[30\] " "No output dependent on input pin \"input\[30\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[31\] " "No output dependent on input pin \"input\[31\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540837880979 "|iitb_risc|input[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540837880979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540837880980 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540837880980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540837880980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540837880980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1229 " "Peak virtual memory: 1229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540837881032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 30 00:01:21 2018 " "Processing ended: Tue Oct 30 00:01:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540837881032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540837881032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540837881032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540837881032 ""}
