

`define BASE_ADDR_SET 0

`define READ_DATA  1
//`define READ_COND  2
//`define READ_CONDP 3
//`define READ_S1    4
//`define READ_S1P   5
//`define READ_S0    6
//`define READ_S0P   7

`define WRITE_DATA 2



`define MEM_BEGIN 0
`define MEM_REG_COND_TRAP 1
`define MEM_REG_COND_PTR_TRAP 11
`define MEM_RD_SRC1_BEGIN 2
`define MEM_REG_SRC1_TRAP 3
`define MEM_REG_SRC1_PTR_TRAP 13
`define MEM_RD_SRC0_BEGIN 4
`define MEM_REG_SRC0_TRAP 5
`define MEM_REG_SRC0_PTR_TRAP 15



