Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Fri Apr 27 07:16:49 2018
| Host         : arody-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UART_TX_INST/r_TX_Done_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: initflag_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: r_TX_DV_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 8 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.981        0.000                      0                  138        0.167        0.000                      0                  138        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.981        0.000                      0                  138        0.167        0.000                      0                  138        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.828ns (18.731%)  route 3.593ns (81.269%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  UART_RX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=5, routed)           1.191     6.721    UART_RX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.845 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=2, routed)           0.870     7.715    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.823     8.663    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.787 r  UART_RX_INST/buff[19]_i_1/O
                         net (fo=4, routed)           0.708     9.494    UART_RX_INST/buff[19]_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  UART_RX_INST/buff_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.436    14.777    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  UART_RX_INST/buff_reg[17]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X30Y50         FDRE (Setup_fdre_C_R)       -0.524    14.476    UART_RX_INST/buff_reg[17]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.828ns (18.731%)  route 3.593ns (81.269%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  UART_RX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=5, routed)           1.191     6.721    UART_RX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.845 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=2, routed)           0.870     7.715    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.823     8.663    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.787 r  UART_RX_INST/buff[19]_i_1/O
                         net (fo=4, routed)           0.708     9.494    UART_RX_INST/buff[19]_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  UART_RX_INST/buff_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.436    14.777    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  UART_RX_INST/buff_reg[18]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X30Y50         FDRE (Setup_fdre_C_R)       -0.524    14.476    UART_RX_INST/buff_reg[18]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.828ns (18.731%)  route 3.593ns (81.269%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  UART_RX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=5, routed)           1.191     6.721    UART_RX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.845 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=2, routed)           0.870     7.715    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.823     8.663    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.787 r  UART_RX_INST/buff[19]_i_1/O
                         net (fo=4, routed)           0.708     9.494    UART_RX_INST/buff[19]_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  UART_RX_INST/buff_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.436    14.777    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  UART_RX_INST/buff_reg[19]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X30Y50         FDRE (Setup_fdre_C_R)       -0.524    14.476    UART_RX_INST/buff_reg[19]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.828ns (18.832%)  route 3.569ns (81.168%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  UART_RX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=5, routed)           1.191     6.721    UART_RX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.845 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=2, routed)           0.870     7.715    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.823     8.663    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.787 r  UART_RX_INST/buff[19]_i_1/O
                         net (fo=4, routed)           0.684     9.471    UART_RX_INST/buff[19]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  UART_RX_INST/buff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  UART_RX_INST/buff_reg[16]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.573    UART_RX_INST/buff_reg[16]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.082ns (24.290%)  route 3.372ns (75.710%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  UART_RX_INST/r_RX_Byte_reg[0]/Q
                         net (fo=6, routed)           1.181     6.711    UART_RX_INST/r_RX_Byte_reg_n_0_[0]
    SLICE_X29Y51         LUT4 (Prop_lut4_I0_O)        0.150     6.861 f  UART_RX_INST/buff[3]_i_6/O
                         net (fo=2, routed)           0.318     7.178    UART_RX_INST/buff[3]_i_6_n_0
    SLICE_X28Y53         LUT5 (Prop_lut5_I4_O)        0.326     7.504 f  UART_RX_INST/buff[3]_i_3/O
                         net (fo=14, routed)          0.858     8.362    UART_RX_INST/buff[3]_i_3_n_0
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.150     8.512 r  UART_RX_INST/buff[11]_i_3/O
                         net (fo=2, routed)           1.016     9.528    UART_RX_INST/buff[11]_i_3_n_0
    SLICE_X34Y54         FDRE                                         r  UART_RX_INST/buff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.434    14.775    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X34Y54         FDRE                                         r  UART_RX_INST/buff_reg[27]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X34Y54         FDRE (Setup_fdre_C_D)       -0.267    14.731    UART_RX_INST/buff_reg[27]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.828ns (19.075%)  route 3.513ns (80.925%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  UART_RX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=5, routed)           1.191     6.721    UART_RX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.845 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=2, routed)           0.870     7.715    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.816     8.656    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.780 r  UART_RX_INST/buff[3]_i_1/O
                         net (fo=4, routed)           0.635     9.415    UART_RX_INST/buff[3]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  UART_RX_INST/buff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  UART_RX_INST/buff_reg[1]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X29Y50         FDRE (Setup_fdre_C_CE)      -0.205    14.797    UART_RX_INST/buff_reg[1]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.828ns (19.075%)  route 3.513ns (80.925%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  UART_RX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=5, routed)           1.191     6.721    UART_RX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.845 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=2, routed)           0.870     7.715    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.816     8.656    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.780 r  UART_RX_INST/buff[3]_i_1/O
                         net (fo=4, routed)           0.635     9.415    UART_RX_INST/buff[3]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  UART_RX_INST/buff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  UART_RX_INST/buff_reg[3]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X29Y50         FDRE (Setup_fdre_C_CE)      -0.205    14.797    UART_RX_INST/buff_reg[3]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.828ns (19.452%)  route 3.429ns (80.548%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  UART_RX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=5, routed)           1.191     6.721    UART_RX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.845 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=2, routed)           0.870     7.715    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.751     8.591    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.715 r  UART_RX_INST/buff[11]_i_2/O
                         net (fo=4, routed)           0.616     9.331    UART_RX_INST/buff[11]_i_2_n_0
    SLICE_X29Y51         FDRE                                         r  UART_RX_INST/buff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  UART_RX_INST/buff_reg[10]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X29Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.797    UART_RX_INST/buff_reg[10]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.828ns (19.452%)  route 3.429ns (80.548%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  UART_RX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=5, routed)           1.191     6.721    UART_RX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.845 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=2, routed)           0.870     7.715    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.751     8.591    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.715 r  UART_RX_INST/buff[11]_i_2/O
                         net (fo=4, routed)           0.616     9.331    UART_RX_INST/buff[11]_i_2_n_0
    SLICE_X29Y51         FDRE                                         r  UART_RX_INST/buff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  UART_RX_INST/buff_reg[11]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X29Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.797    UART_RX_INST/buff_reg[11]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.828ns (19.452%)  route 3.429ns (80.548%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  UART_RX_INST/r_Clk_Count_reg[1]/Q
                         net (fo=5, routed)           1.191     6.721    UART_RX_INST/r_Clk_Count_reg_n_0_[1]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.845 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=2, routed)           0.870     7.715    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.839 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.751     8.591    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.715 r  UART_RX_INST/buff[11]_i_2/O
                         net (fo=4, routed)           0.616     9.331    UART_RX_INST/buff[11]_i_2_n_0
    SLICE_X29Y51         FDRE                                         r  UART_RX_INST/buff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  UART_RX_INST/buff_reg[8]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X29Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.797    UART_RX_INST/buff_reg[8]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.561     1.444    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X31Y54         FDRE                                         r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/Q
                         net (fo=10, routed)          0.115     1.701    UART_RX_INST/r_SM_Main[2]
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.746 r  UART_RX_INST/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.746    UART_RX_INST/r_Bit_Index[1]_i_1_n_0
    SLICE_X30Y54         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.121     1.578    UART_RX_INST/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.310%)  route 0.133ns (41.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.584     1.467    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=25, routed)          0.133     1.741    UART_TX_INST/r_SM_Main[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.786 r  UART_TX_INST//FSM_sequential_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    UART_TX_INST//FSM_sequential_r_SM_Main[2]_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.852     1.980    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X63Y79         FDRE (Hold_fdre_C_D)         0.091     1.571    UART_TX_INST/FSM_sequential_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.349%)  route 0.150ns (44.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.584     1.467    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=25, routed)          0.150     1.758    UART_TX_INST/r_SM_Main[1]
    SLICE_X62Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  UART_TX_INST/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    UART_TX_INST/r_Bit_Index[1]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.852     1.980    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.092     1.572    UART_TX_INST/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Data_R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_RX_Data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.561     1.444    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  UART_RX_INST/r_RX_Data_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  UART_RX_INST/r_RX_Data_R_reg/Q
                         net (fo=1, routed)           0.119     1.692    UART_RX_INST/r_RX_Data_R
    SLICE_X32Y55         FDRE                                         r  UART_RX_INST/r_RX_Data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  UART_RX_INST/r_RX_Data_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X32Y55         FDRE (Hold_fdre_C_D)         0.012     1.456    UART_RX_INST/r_RX_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UART_RX_INST/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  UART_RX_INST/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  UART_RX_INST/state_reg[2]/Q
                         net (fo=8, routed)           0.168     1.755    UART_RX_INST/state_reg__0[2]
    SLICE_X29Y52         LUT5 (Prop_lut5_I3_O)        0.042     1.797 r  UART_RX_INST/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.797    UART_RX_INST/p_0_in[3]
    SLICE_X29Y52         FDRE                                         r  UART_RX_INST/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  UART_RX_INST/state_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.107     1.552    UART_RX_INST/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 UART_TX_INST/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.657%)  route 0.154ns (45.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.584     1.467    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  UART_TX_INST/r_Bit_Index_reg[0]/Q
                         net (fo=6, routed)           0.154     1.763    UART_TX_INST/r_Bit_Index_reg_n_0_[0]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  UART_TX_INST/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.808    UART_TX_INST/r_Bit_Index[0]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.852     1.980    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.092     1.559    UART_TX_INST/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 UART_RX_INST/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.041%)  route 0.201ns (51.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.561     1.444    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=12, routed)          0.201     1.786    UART_RX_INST/r_SM_Main[0]
    SLICE_X30Y54         LUT5 (Prop_lut5_I1_O)        0.045     1.831 r  UART_RX_INST/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    UART_RX_INST/r_Bit_Index[0]_i_1_n_0
    SLICE_X30Y54         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.121     1.581    UART_RX_INST/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 UART_RX_INST/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.695%)  route 0.174ns (48.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  UART_RX_INST/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  UART_RX_INST/state_reg[2]/Q
                         net (fo=8, routed)           0.174     1.760    UART_RX_INST/state_reg__0[2]
    SLICE_X29Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  UART_RX_INST/buff[3]_i_2/O
                         net (fo=1, routed)           0.000     1.805    UART_RX_INST/buff[3]_i_2_n_0
    SLICE_X29Y50         FDRE                                         r  UART_RX_INST/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  UART_RX_INST/buff_reg[3]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092     1.553    UART_RX_INST/buff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.561     1.444    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART_RX_INST/r_RX_Byte_reg[0]/Q
                         net (fo=6, routed)           0.168     1.754    UART_RX_INST/r_RX_Byte_reg_n_0_[0]
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  UART_RX_INST/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    UART_RX_INST/r_RX_Byte[0]_i_1_n_0
    SLICE_X31Y53         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X31Y53         FDRE (Hold_fdre_C_D)         0.091     1.535    UART_RX_INST/r_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART_RX_INST/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  UART_RX_INST/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  UART_RX_INST/state_reg[2]/Q
                         net (fo=8, routed)           0.168     1.755    UART_RX_INST/state_reg__0[2]
    SLICE_X29Y52         LUT4 (Prop_lut4_I1_O)        0.045     1.800 r  UART_RX_INST/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.800    UART_RX_INST/p_0_in[2]
    SLICE_X29Y52         FDRE                                         r  UART_RX_INST/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  UART_RX_INST/state_reg[2]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.091     1.536    UART_RX_INST/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { r_CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  r_CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y55   UART_RX_INST/FSM_sequential_r_SM_Main_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y53   UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y54   UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y51   UART_RX_INST/buff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y51   UART_RX_INST/buff_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y51   UART_RX_INST/buff_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y50   UART_RX_INST/buff_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y50   UART_RX_INST/buff_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y54   UART_RX_INST/buff_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   UART_TX_INST/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78   UART_TX_INST/r_Clk_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78   UART_TX_INST/r_Clk_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   UART_TX_INST/r_TX_Data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   UART_TX_INST/r_TX_Data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   UART_TX_INST/r_TX_Data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   UART_TX_INST/r_TX_Data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   UART_TX_INST/r_TX_Data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   UART_TX_INST/r_TX_Data_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   UART_TX_INST/r_TX_Data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   UART_RX_INST/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y54   UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   UART_RX_INST/buff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y51   UART_RX_INST/buff_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y51   UART_RX_INST/buff_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   UART_RX_INST/buff_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   UART_RX_INST/buff_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   UART_RX_INST/buff_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   UART_RX_INST/buff_reg[3]/C



