

================================================================
== Vivado HLS Report for 'dense_2'
================================================================
* Date:           Mon Aug  5 22:16:50 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       d2_fp2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    21.764|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4510|  4510|  4510|  4510|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+------+------+----------+-----------+-----------+------+----------+
        |                            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+------+------+----------+-----------+-----------+------+----------+
        |- DENSE_2_LOOP_FLAT_2_LOOP  |  4508|  4508|        12|          3|          1|  1500|    yes   |
        +----------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    206|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        4|      -|      32|     15|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        0|      -|     333|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|     786|   1391|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U33  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32neOg_U35  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U34  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  421|  962|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_2_bias_U     |dense_2_dense_2_bibs  |        0|  32|  15|    0|    30|   32|     1|          960|
    |dense_2_weights_U  |dense_2_dense_2_wjbC  |        4|   0|   0|    0|  1500|   32|     1|        48000|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        4|  32|  15|    0|  1530|   64|     2|        48960|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_fu_261_p2       |     +    |      0|  0|   9|          12|          12|
    |add_ln9_fu_188_p2        |     +    |      0|  0|  13|          11|           1|
    |i_fu_194_p2              |     +    |      0|  0|  15|           5|           1|
    |j_fu_272_p2              |     +    |      0|  0|  15|           6|           1|
    |sub_ln14_fu_255_p2       |     -    |      0|  0|   9|          12|          12|
    |and_ln19_fu_329_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_285_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_200_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln19_1_fu_317_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_311_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_182_p2       |   icmp   |      0|  0|  13|          11|          11|
    |or_ln19_fu_323_p2        |    or    |      0|  0|   2|           1|           1|
    |dense_2_out_d0           |  select  |      0|  0|  32|           1|           1|
    |select_ln14_1_fu_206_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln14_2_fu_214_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln14_fu_277_p3    |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 206|         107|          63|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_135_p4             |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_124_p4  |   9|          2|   11|         22|
    |ap_phi_mux_j_0_phi_fu_158_p4             |   9|          2|    6|         12|
    |ap_phi_mux_sum_0_phi_fu_146_p4           |   9|          2|   32|         64|
    |grp_fu_165_p0                            |  15|          3|   32|         96|
    |grp_fu_165_p1                            |  15|          3|   32|         96|
    |i_0_reg_131                              |   9|          2|    5|         10|
    |indvar_flatten_reg_120                   |   9|          2|   11|         22|
    |j_0_reg_154                              |   9|          2|    6|         12|
    |sum_0_reg_142                            |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 144|         30|  174|        416|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln9_reg_347                      |  11|   0|   11|          0|
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |i_0_reg_131                          |   5|   0|    5|          0|
    |icmp_ln13_1_reg_404                  |   1|   0|    1|          0|
    |icmp_ln13_reg_352                    |   1|   0|    1|          0|
    |icmp_ln9_reg_343                     |   1|   0|    1|          0|
    |indvar_flatten_reg_120               |  11|   0|   11|          0|
    |j_0_reg_154                          |   6|   0|    6|          0|
    |j_reg_393                            |   6|   0|    6|          0|
    |select_ln14_1_reg_357                |   6|   0|    6|          0|
    |select_ln14_2_reg_362                |   5|   0|    5|          0|
    |select_ln14_2_reg_362_pp0_iter1_reg  |   5|   0|    5|          0|
    |sum_0_reg_142                        |  32|   0|   32|          0|
    |sum_reg_413                          |  32|   0|   32|          0|
    |tmp_7_reg_388                        |  32|   0|   32|          0|
    |tmp_reg_429                          |  32|   0|   32|          0|
    |zext_ln14_reg_408                    |   5|   0|   64|         59|
    |zext_ln14_reg_408_pp0_iter3_reg      |   5|   0|   64|         59|
    |icmp_ln13_1_reg_404                  |  64|  32|    1|          0|
    |icmp_ln9_reg_343                     |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 333|  64|  325|        118|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    dense_2   | return value |
|dense_2_out_address0  | out |    5|  ap_memory |  dense_2_out |     array    |
|dense_2_out_ce0       | out |    1|  ap_memory |  dense_2_out |     array    |
|dense_2_out_we0       | out |    1|  ap_memory |  dense_2_out |     array    |
|dense_2_out_d0        | out |   32|  ap_memory |  dense_2_out |     array    |
|dense_1_out_address0  | out |    6|  ap_memory |  dense_1_out |     array    |
|dense_1_out_ce0       | out |    1|  ap_memory |  dense_1_out |     array    |
|dense_1_out_q0        |  in |   32|  ap_memory |  dense_1_out |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [cnn/dense_2.cpp:9]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.2>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %add_ln9, %ifFalse ]" [cnn/dense_2.cpp:9]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %select_ln14_2, %ifFalse ]" [cnn/dense_2.cpp:14]   --->   Operation 17 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ 0.000000e+00, %0 ], [ %sum, %ifFalse ]"   --->   Operation 18 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %0 ], [ %j, %ifFalse ]"   --->   Operation 19 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.88ns)   --->   "%icmp_ln9 = icmp eq i11 %indvar_flatten, -548" [cnn/dense_2.cpp:9]   --->   Operation 20 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.63ns)   --->   "%add_ln9 = add i11 %indvar_flatten, 1" [cnn/dense_2.cpp:9]   --->   Operation 21 'add' 'add_ln9' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %2, label %FLAT_2_LOOP" [cnn/dense_2.cpp:9]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/dense_2.cpp:9]   --->   Operation 23 'add' 'i' <Predicate = (!icmp_ln9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.42ns)   --->   "%icmp_ln13 = icmp eq i6 %j_0, -14" [cnn/dense_2.cpp:13]   --->   Operation 24 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.18ns)   --->   "%select_ln14_1 = select i1 %icmp_ln13, i6 0, i6 %j_0" [cnn/dense_2.cpp:14]   --->   Operation 25 'select' 'select_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.21ns)   --->   "%select_ln14_2 = select i1 %icmp_ln13, i5 %i, i5 %i_0" [cnn/dense_2.cpp:14]   --->   Operation 26 'select' 'select_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %select_ln14_2 to i12" [cnn/dense_2.cpp:13]   --->   Operation 27 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i6 %select_ln14_1 to i64" [cnn/dense_2.cpp:14]   --->   Operation 28 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln14_1, i5 0)" [cnn/dense_2.cpp:14]   --->   Operation 29 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i11 %tmp_3 to i12" [cnn/dense_2.cpp:14]   --->   Operation 30 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %select_ln14_1, i1 false)" [cnn/dense_2.cpp:14]   --->   Operation 31 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i7 %tmp_4 to i12" [cnn/dense_2.cpp:14]   --->   Operation 32 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i12 %zext_ln14_6, %zext_ln14_7" [cnn/dense_2.cpp:14]   --->   Operation 33 'sub' 'sub_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln14 = add i12 %sub_ln14, %zext_ln13" [cnn/dense_2.cpp:14]   --->   Operation 34 'add' 'add_ln14' <Predicate = (!icmp_ln9)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %add_ln14 to i64" [cnn/dense_2.cpp:14]   --->   Operation 35 'sext' 'sext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14" [cnn/dense_2.cpp:14]   --->   Operation 36 'getelementptr' 'dense_2_weights_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:14]   --->   Operation 37 'getelementptr' 'dense_1_out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr, align 4" [cnn/dense_2.cpp:14]   --->   Operation 38 'load' 'dense_1_out_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14]   --->   Operation 39 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr, align 4" [cnn/dense_2.cpp:14]   --->   Operation 40 'load' 'dense_1_out_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14]   --->   Operation 41 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>
ST_3 : Operation 42 [2/2] (12.3ns)   --->   "%tmp_7 = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14]   --->   Operation 42 'fmul' 'tmp_7' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.3>
ST_4 : Operation 43 [1/2] (12.3ns)   --->   "%tmp_7 = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14]   --->   Operation 43 'fmul' 'tmp_7' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.82ns)   --->   "%j = add i6 %select_ln14_1, 1" [cnn/dense_2.cpp:13]   --->   Operation 44 'add' 'j' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.2>
ST_5 : Operation 45 [1/1] (0.69ns)   --->   "%select_ln14 = select i1 %icmp_ln13, float 0.000000e+00, float %sum_0" [cnn/dense_2.cpp:14]   --->   Operation 45 'select' 'select_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [4/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_7" [cnn/dense_2.cpp:14]   --->   Operation 46 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j, -14" [cnn/dense_2.cpp:13]   --->   Operation 47 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %ifTrue, label %ifFalse" [cnn/dense_2.cpp:13]   --->   Operation 48 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 21.7>
ST_6 : Operation 49 [3/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_7" [cnn/dense_2.cpp:14]   --->   Operation 49 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 21.7>
ST_7 : Operation 50 [2/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_7" [cnn/dense_2.cpp:14]   --->   Operation 50 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 21.7>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %select_ln14_2 to i64" [cnn/dense_2.cpp:14]   --->   Operation 51 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 52 [1/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_7" [cnn/dense_2.cpp:14]   --->   Operation 52 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14" [cnn/dense_2.cpp:17]   --->   Operation 53 'getelementptr' 'dense_2_bias_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_8 : Operation 54 [2/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17]   --->   Operation 54 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>

State 9 <SV = 8> <Delay = 13.7>
ST_9 : Operation 55 [1/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17]   --->   Operation 55 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>
ST_9 : Operation 56 [4/4] (10.5ns)   --->   "%tmp = fadd float %sum, %dense_2_bias_load" [cnn/dense_2.cpp:17]   --->   Operation 56 'fadd' 'tmp' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 57 [3/4] (10.5ns)   --->   "%tmp = fadd float %sum, %dense_2_bias_load" [cnn/dense_2.cpp:17]   --->   Operation 57 'fadd' 'tmp' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 58 [2/4] (10.5ns)   --->   "%tmp = fadd float %sum, %dense_2_bias_load" [cnn/dense_2.cpp:17]   --->   Operation 58 'fadd' 'tmp' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 15.9>
ST_12 : Operation 59 [1/4] (10.5ns)   --->   "%tmp = fadd float %sum, %dense_2_bias_load" [cnn/dense_2.cpp:17]   --->   Operation 59 'fadd' 'tmp' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 60 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp olt float %tmp, 0.000000e+00" [cnn/dense_2.cpp:19]   --->   Operation 60 'fcmp' 'tmp_2' <Predicate = (icmp_ln13_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.73>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @DENSE_2_LOOP_FLAT_2_s)"   --->   Operation 61 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1500, i64 1500, i64 1500)"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str225) nounwind" [cnn/dense_2.cpp:13]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str225)" [cnn/dense_2.cpp:13]   --->   Operation 64 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str23) nounwind" [cnn/dense_2.cpp:14]   --->   Operation 65 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str225, i32 %tmp_1)" [cnn/dense_2.cpp:15]   --->   Operation 66 'specregionend' 'empty_28' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* %dense_2_out, i64 0, i64 %zext_ln14" [cnn/dense_2.cpp:17]   --->   Operation 67 'getelementptr' 'dense_2_out_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast float %tmp to i32" [cnn/dense_2.cpp:19]   --->   Operation 68 'bitcast' 'bitcast_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)" [cnn/dense_2.cpp:19]   --->   Operation 69 'partselect' 'tmp_s' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %bitcast_ln19 to i23" [cnn/dense_2.cpp:19]   --->   Operation 70 'trunc' 'trunc_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp ne i8 %tmp_s, -1" [cnn/dense_2.cpp:19]   --->   Operation 71 'icmp' 'icmp_ln19' <Predicate = (icmp_ln13_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 72 [1/1] (2.44ns)   --->   "%icmp_ln19_1 = icmp eq i23 %trunc_ln19, 0" [cnn/dense_2.cpp:19]   --->   Operation 72 'icmp' 'icmp_ln19_1' <Predicate = (icmp_ln13_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %icmp_ln19_1, %icmp_ln19" [cnn/dense_2.cpp:19]   --->   Operation 73 'or' 'or_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp olt float %tmp, 0.000000e+00" [cnn/dense_2.cpp:19]   --->   Operation 74 'fcmp' 'tmp_2' <Predicate = (icmp_ln13_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln19, %tmp_2" [cnn/dense_2.cpp:19]   --->   Operation 75 'and' 'and_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp" [cnn/dense_2.cpp:19]   --->   Operation 76 'select' 'select_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (2.32ns)   --->   "store float %select_ln19, float* %dense_2_out_addr, align 4" [cnn/dense_2.cpp:17]   --->   Operation 77 'store' <Predicate = (icmp_ln13_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 78 'br' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 79 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "ret void" [cnn/dense_2.cpp:23]   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln9               (br               ) [ 011111111111110]
indvar_flatten       (phi              ) [ 001000000000000]
i_0                  (phi              ) [ 001000000000000]
sum_0                (phi              ) [ 001111000000000]
j_0                  (phi              ) [ 001000000000000]
icmp_ln9             (icmp             ) [ 001111111111110]
add_ln9              (add              ) [ 011111111111110]
br_ln9               (br               ) [ 000000000000000]
i                    (add              ) [ 000000000000000]
icmp_ln13            (icmp             ) [ 001111000000000]
select_ln14_1        (select           ) [ 000110000000000]
select_ln14_2        (select           ) [ 011111111111110]
zext_ln13            (zext             ) [ 000000000000000]
zext_ln14_4          (zext             ) [ 000000000000000]
tmp_3                (bitconcatenate   ) [ 000000000000000]
zext_ln14_6          (zext             ) [ 000000000000000]
tmp_4                (bitconcatenate   ) [ 000000000000000]
zext_ln14_7          (zext             ) [ 000000000000000]
sub_ln14             (sub              ) [ 000000000000000]
add_ln14             (add              ) [ 000000000000000]
sext_ln14            (sext             ) [ 000000000000000]
dense_2_weights_addr (getelementptr    ) [ 000100000000000]
dense_1_out_addr     (getelementptr    ) [ 000100000000000]
dense_1_out_load     (load             ) [ 000010000000000]
dense_2_weights_load (load             ) [ 000010000000000]
tmp_7                (fmul             ) [ 001111111000000]
j                    (add              ) [ 011111111111110]
select_ln14          (select           ) [ 001110111000000]
icmp_ln13_1          (icmp             ) [ 001110111111110]
br_ln13              (br               ) [ 000000000000000]
zext_ln14            (zext             ) [ 001110000111110]
sum                  (fadd             ) [ 011110000111110]
dense_2_bias_addr    (getelementptr    ) [ 000100000100000]
dense_2_bias_load    (load             ) [ 001110000011100]
tmp                  (fadd             ) [ 000010000000010]
specloopname_ln0     (specloopname     ) [ 000000000000000]
empty                (speclooptripcount) [ 000000000000000]
specloopname_ln13    (specloopname     ) [ 000000000000000]
tmp_1                (specregionbegin  ) [ 000000000000000]
specpipeline_ln14    (specpipeline     ) [ 000000000000000]
empty_28             (specregionend    ) [ 000000000000000]
dense_2_out_addr     (getelementptr    ) [ 000000000000000]
bitcast_ln19         (bitcast          ) [ 000000000000000]
tmp_s                (partselect       ) [ 000000000000000]
trunc_ln19           (trunc            ) [ 000000000000000]
icmp_ln19            (icmp             ) [ 000000000000000]
icmp_ln19_1          (icmp             ) [ 000000000000000]
or_ln19              (or               ) [ 000000000000000]
tmp_2                (fcmp             ) [ 000000000000000]
and_ln19             (and              ) [ 000000000000000]
select_ln19          (select           ) [ 000000000000000]
store_ln17           (store            ) [ 000000000000000]
br_ln0               (br               ) [ 000000000000000]
br_ln0               (br               ) [ 011111111111110]
ret_ln23             (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_2_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_2_bias">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DENSE_2_LOOP_FLAT_2_s"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="dense_2_weights_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="12" slack="0"/>
<pin id="72" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="dense_1_out_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="6" slack="0"/>
<pin id="79" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_out_load/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_load/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="dense_2_bias_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_addr/8 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_bias_load/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="dense_2_out_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="5"/>
<pin id="111" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_addr/13 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln17_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/13 "/>
</bind>
</comp>

<comp id="120" class="1005" name="indvar_flatten_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="1"/>
<pin id="122" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="11" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="1"/>
<pin id="133" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="sum_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="sum_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="j_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="1"/>
<pin id="156" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="6" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/5 tmp/9 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln9_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="11" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln9_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln13_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln14_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="6" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln14_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_2/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln13_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln14_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="6" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln14_6_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_4_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln14_7_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sub_ln14_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="7" slack="0"/>
<pin id="258" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln14_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="0"/>
<pin id="263" dir="0" index="1" bw="5" slack="0"/>
<pin id="264" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln14_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="j_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="2"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln14_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="3"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="3"/>
<pin id="281" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln13_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="1"/>
<pin id="287" dir="0" index="1" bw="6" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln14_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="6"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="bitcast_ln19_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/13 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="6" slack="0"/>
<pin id="301" dir="0" index="3" bw="6" slack="0"/>
<pin id="302" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln19_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/13 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln19_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/13 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln19_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="23" slack="0"/>
<pin id="319" dir="0" index="1" bw="23" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/13 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_ln19_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/13 "/>
</bind>
</comp>

<comp id="329" class="1004" name="and_ln19_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/13 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln19_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="32" slack="1"/>
<pin id="339" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/13 "/>
</bind>
</comp>

<comp id="343" class="1005" name="icmp_ln9_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="347" class="1005" name="add_ln9_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="0"/>
<pin id="349" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln13_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="3"/>
<pin id="354" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="357" class="1005" name="select_ln14_1_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="2"/>
<pin id="359" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="select_ln14_2_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="dense_2_weights_addr_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="1"/>
<pin id="370" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_addr "/>
</bind>
</comp>

<comp id="373" class="1005" name="dense_1_out_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="1"/>
<pin id="375" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_addr "/>
</bind>
</comp>

<comp id="378" class="1005" name="dense_1_out_load_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_load "/>
</bind>
</comp>

<comp id="383" class="1005" name="dense_2_weights_load_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_load "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_7_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="393" class="1005" name="j_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="1"/>
<pin id="395" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="399" class="1005" name="select_ln14_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="404" class="1005" name="icmp_ln13_1_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="3"/>
<pin id="406" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13_1 "/>
</bind>
</comp>

<comp id="408" class="1005" name="zext_ln14_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="5"/>
<pin id="410" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="413" class="1005" name="sum_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="419" class="1005" name="dense_2_bias_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="1"/>
<pin id="421" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="dense_2_bias_load_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_load "/>
</bind>
</comp>

<comp id="429" class="1005" name="tmp_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="68" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="101" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="82" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="88" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="165" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="124" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="124" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="135" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="158" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="158" pin="4"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="200" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="194" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="135" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="206" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="206" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="206" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="28" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="239" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="251" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="222" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="12" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="142" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="284"><net_src comp="277" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="303"><net_src comp="58" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="310"><net_src comp="294" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="297" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="64" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="307" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="311" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="176" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="12" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="335" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="346"><net_src comp="182" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="188" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="355"><net_src comp="200" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="360"><net_src comp="206" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="365"><net_src comp="214" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="371"><net_src comp="68" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="376"><net_src comp="75" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="381"><net_src comp="82" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="386"><net_src comp="88" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="391"><net_src comp="170" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="396"><net_src comp="272" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="402"><net_src comp="277" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="407"><net_src comp="285" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="290" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="416"><net_src comp="165" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="422"><net_src comp="94" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="427"><net_src comp="101" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="432"><net_src comp="165" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="335" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_2_out | {13 }
	Port: dense_2_bias | {}
	Port: dense_1_out | {}
	Port: dense_2_weights | {}
 - Input state : 
	Port: dense_2 : dense_2_out | {}
	Port: dense_2 : dense_2_bias | {8 9 }
	Port: dense_2 : dense_1_out | {2 3 }
	Port: dense_2 : dense_2_weights | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		i : 1
		icmp_ln13 : 1
		select_ln14_1 : 2
		select_ln14_2 : 2
		zext_ln13 : 3
		zext_ln14_4 : 3
		tmp_3 : 3
		zext_ln14_6 : 4
		tmp_4 : 3
		zext_ln14_7 : 4
		sub_ln14 : 5
		add_ln14 : 6
		sext_ln14 : 7
		dense_2_weights_addr : 8
		dense_1_out_addr : 4
		dense_1_out_load : 5
		dense_2_weights_load : 9
	State 3
		tmp_7 : 1
	State 4
	State 5
		sum : 1
		br_ln13 : 1
	State 6
	State 7
	State 8
		dense_2_bias_addr : 1
		dense_2_bias_load : 2
	State 9
		tmp : 1
	State 10
	State 11
	State 12
		tmp_2 : 1
	State 13
		empty_28 : 1
		tmp_s : 1
		trunc_ln19 : 1
		icmp_ln19 : 2
		icmp_ln19_1 : 2
		or_ln19 : 3
		and_ln19 : 3
		select_ln19 : 3
		store_ln17 : 4
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_165      |    2    |   227   |   403   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_170      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_176      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          | select_ln14_1_fu_206 |    0    |    0    |    6    |
|  select  | select_ln14_2_fu_214 |    0    |    0    |    5    |
|          |  select_ln14_fu_277  |    0    |    0    |    32   |
|          |  select_ln19_fu_335  |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln9_fu_182   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_200   |    0    |    0    |    11   |
|   icmp   |  icmp_ln13_1_fu_285  |    0    |    0    |    11   |
|          |   icmp_ln19_fu_311   |    0    |    0    |    11   |
|          |  icmp_ln19_1_fu_317  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln9_fu_188    |    0    |    0    |    13   |
|    add   |       i_fu_194       |    0    |    0    |    15   |
|          |    add_ln14_fu_261   |    0    |    0    |    9    |
|          |       j_fu_272       |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln14_fu_255   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln19_fu_323    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln19_fu_329   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_222   |    0    |    0    |    0    |
|          |  zext_ln14_4_fu_226  |    0    |    0    |    0    |
|   zext   |  zext_ln14_6_fu_239  |    0    |    0    |    0    |
|          |  zext_ln14_7_fu_251  |    0    |    0    |    0    |
|          |   zext_ln14_fu_290   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_3_fu_231     |    0    |    0    |    0    |
|          |     tmp_4_fu_243     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln14_fu_267   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_s_fu_297     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln19_fu_307  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   421   |   1166  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       add_ln9_reg_347      |   11   |
|  dense_1_out_addr_reg_373  |    6   |
|  dense_1_out_load_reg_378  |   32   |
|  dense_2_bias_addr_reg_419 |    5   |
|  dense_2_bias_load_reg_424 |   32   |
|dense_2_weights_addr_reg_368|   11   |
|dense_2_weights_load_reg_383|   32   |
|         i_0_reg_131        |    5   |
|     icmp_ln13_1_reg_404    |    1   |
|      icmp_ln13_reg_352     |    1   |
|      icmp_ln9_reg_343      |    1   |
|   indvar_flatten_reg_120   |   11   |
|         j_0_reg_154        |    6   |
|          j_reg_393         |    6   |
|    select_ln14_1_reg_357   |    6   |
|    select_ln14_2_reg_362   |    5   |
|     select_ln14_reg_399    |   32   |
|        sum_0_reg_142       |   32   |
|         sum_reg_413        |   32   |
|        tmp_7_reg_388       |   32   |
|         tmp_reg_429        |   32   |
|      zext_ln14_reg_408     |   64   |
+----------------------------+--------+
|            Total           |   395  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_82 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_88 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_101 |  p0  |   2  |   5  |   10   ||    9    |
|   sum_0_reg_142   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_165    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_165    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_170    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_170    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_176    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   492  || 16.0125 ||    93   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   421  |  1166  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   93   |
|  Register |    -   |    -   |   395  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   16   |   816  |  1259  |
+-----------+--------+--------+--------+--------+
