
---------- Begin Simulation Statistics ----------
final_tick                                84883604500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142946                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684984                       # Number of bytes of host memory used
host_op_rate                                   143226                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   699.57                       # Real time elapsed on the host
host_tick_rate                              121337540                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084884                       # Number of seconds simulated
sim_ticks                                 84883604500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616701                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096299                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104365                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81377                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728737                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1021                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              720                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479168                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65362                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.697672                       # CPI: cycles per instruction
system.cpu.discardedOps                        190839                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42615458                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408602                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002388                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        37048860                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.589042                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        169767209                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132718349                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        158825                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          465                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       971807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1943865                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            225                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84883604500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24570                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52985                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22272                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58998                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58997                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24570                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       242392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 242392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34957312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34957312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83568                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83568    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83568                       # Request fanout histogram
system.membus.respLayer1.occupancy         1453694500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1030643000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84883604500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            575646                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       981153                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          321                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           65814                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           396412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          396411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       575203                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2914715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2915922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    486344192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              486539776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           75481                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13564160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1047539                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000660                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025712                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1046849     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    689      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1047539                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4685888500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4372265994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1993500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84883604500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               888347                       # number of demand (read+write) hits
system.l2.demand_hits::total                   888484                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 137                       # number of overall hits
system.l2.overall_hits::.cpu.data              888347                       # number of overall hits
system.l2.overall_hits::total                  888484                       # number of overall hits
system.l2.demand_misses::.cpu.inst                306                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              83268                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83574                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               306                       # number of overall misses
system.l2.overall_misses::.cpu.data             83268                       # number of overall misses
system.l2.overall_misses::total                 83574                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29747000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9900806500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9930553500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29747000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9900806500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9930553500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           971615                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               972058                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          971615                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              972058                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.690745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.085701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085976                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.690745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.085701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085976                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97212.418301                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118902.897872                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118823.479790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97212.418301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118902.897872                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118823.479790                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52985                       # number of writebacks
system.l2.writebacks::total                     52985                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         83262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83568                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        83262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83568                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26687000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9067526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9094213000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26687000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9067526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9094213000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.085694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085970                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.085694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.085970                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87212.418301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108903.533425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108824.107314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87212.418301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108903.533425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108824.107314                       # average overall mshr miss latency
system.l2.replacements                          75481                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       928168                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           928168                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       928168                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       928168                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              300                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          300                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            337414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                337414                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           58998                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58998                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7445658500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7445658500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        396412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            396412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.148830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.148830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 126201.879725                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126201.879725                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        58998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6855688500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6855688500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.148830                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.148830                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 116202.049222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116202.049222                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29747000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29747000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.690745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.690745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97212.418301                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97212.418301                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26687000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26687000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.690745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87212.418301                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87212.418301                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        550933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            550933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        24270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2455148000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2455148000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       575203                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        575203                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.042194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.042194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101159.785744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101159.785744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        24264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        24264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2211837500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2211837500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.042183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91157.166996                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91157.166996                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84883604500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7975.215236                       # Cycle average of tags in use
system.l2.tags.total_refs                     1943392                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83673                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.226035                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.783885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        38.587083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7907.844268                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973537                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4975                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2774                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15630873                       # Number of tag accesses
system.l2.tags.data_accesses                 15630873                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84883604500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          78336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21314816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21393152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13564160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13564160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           83261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               83567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52985                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52985                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            922864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         251106396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             252029260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       922864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           922864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      159797173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            159797173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      159797173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           922864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        251106396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            411826432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    211940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    332963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.040122632250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12658                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12658                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              468010                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             199631                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83568                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52985                       # Number of write requests accepted
system.mem_ctrls.readBursts                    334272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   211940                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     85                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13357                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13107266750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1670935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19373273000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39221.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57971.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   297150                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  184364                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                334272                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               211940                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   67100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   67786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   16777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    541.103611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   429.582019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.725474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2018      3.12%      3.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2195      3.40%      6.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        28658     44.37%     50.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1402      2.17%     53.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6642     10.28%     63.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1279      1.98%     65.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3137      4.86%     70.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          475      0.74%     70.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18782     29.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64588                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.400932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.091706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    151.442392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12643     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            4      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            4      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12658                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.742376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.668803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.670326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10402     82.18%     82.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.31%     82.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               69      0.55%     83.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               63      0.50%     83.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1839     14.53%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               90      0.71%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.09%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.13%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              120      0.95%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12658                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21387968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13563200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21393408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13564160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       251.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       159.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    252.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    159.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84883559500                       # Total gap between requests
system.mem_ctrls.avgGap                     621616.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        78336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21309632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13563200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 922863.731593773235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 251045324.070798605680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 159785863.004910439253                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       333048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       211940                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47130000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  19326143000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2030817042000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38504.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     58028.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9582037.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            228701340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            121538670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1189024200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          550485540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6700190640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13843096380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20937960000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43570996770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.302858                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54252106500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2834260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27797238000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            232528380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            123572790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1197056700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          555762960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6700190640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13927232370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20867108640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43603452480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.685213                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54070168250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2834260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27979176250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84883604500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84883604500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019672                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019672                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019672                       # number of overall hits
system.cpu.icache.overall_hits::total         7019672                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          443                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32617000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32617000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32617000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32617000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7020115                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7020115                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7020115                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7020115                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73627.539503                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73627.539503                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73627.539503                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73627.539503                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          321                       # number of writebacks
system.cpu.icache.writebacks::total               321                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32174000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32174000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72627.539503                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72627.539503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72627.539503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72627.539503                       # average overall mshr miss latency
system.cpu.icache.replacements                    321                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019672                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019672                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32617000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32617000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7020115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7020115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73627.539503                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73627.539503                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32174000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32174000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72627.539503                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72627.539503                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84883604500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.611871                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7020115                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15846.760722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.611871                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.879780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14040673                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14040673                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84883604500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84883604500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84883604500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51056671                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51056671                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51057330                       # number of overall hits
system.cpu.dcache.overall_hits::total        51057330                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       988953                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         988953                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       996715                       # number of overall misses
system.cpu.dcache.overall_misses::total        996715                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23407834000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23407834000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23407834000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23407834000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52045624                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52045624                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52054045                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52054045                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019002                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019148                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23669.308855                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23669.308855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23484.982166                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23484.982166                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       928168                       # number of writebacks
system.cpu.dcache.writebacks::total            928168                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19328                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19328                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19328                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19328                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       969625                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       969625                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       971615                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       971615                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20874641000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20874641000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21059680500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21059680500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018630                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018666                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018666                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21528.571355                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21528.571355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21674.923195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21674.923195                       # average overall mshr miss latency
system.cpu.dcache.replacements                 971486                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40519931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40519931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       575607                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        575607                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10010825500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10010825500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41095538                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41095538                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17391.771643                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17391.771643                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2394                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2394                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       573213                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       573213                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9281424000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9281424000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16191.928655                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16191.928655                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10536740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10536740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       413346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       413346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13397008500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13397008500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32411.124095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32411.124095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16934                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16934                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       396412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       396412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11593217000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11593217000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036202                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036202                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29245.373500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29245.373500                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          659                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           659                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7762                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7762                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.921743                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.921743                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1990                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1990                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    185039500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    185039500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.236314                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.236314                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 92984.673367                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92984.673367                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84883604500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           126.711046                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52029020                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            971614                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.549064                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   126.711046                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989930                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989930                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105079856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105079856                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84883604500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84883604500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
