Analysis & Elaboration report for Proyecto
Sun Jun  9 20:24:57 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for datapath:dp|alu:alu|ram2:mem|altsyncram:altsyncram_component|altsyncram_60o2:auto_generated
  6. Parameter Settings for User Entity Instance: controller:c|condlogic:cl|flopenr:flagreg1
  7. Parameter Settings for User Entity Instance: controller:c|condlogic:cl|flopenr:flagreg0
  8. Parameter Settings for User Entity Instance: datapath:dp|mux2:pcmux
  9. Parameter Settings for User Entity Instance: datapath:dp|flopr:pcreg
 10. Parameter Settings for User Entity Instance: datapath:dp|adder:pcadd1
 11. Parameter Settings for User Entity Instance: datapath:dp|adder:pcadd2
 12. Parameter Settings for User Entity Instance: datapath:dp|mux2:ra1mux
 13. Parameter Settings for User Entity Instance: datapath:dp|mux2:ra2mux
 14. Parameter Settings for User Entity Instance: datapath:dp|mux2:resmux
 15. Parameter Settings for User Entity Instance: datapath:dp|mux2:srcbmux
 16. Parameter Settings for User Entity Instance: datapath:dp|alu:alu|ram2:mem|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Analysis & Elaboration Settings
 19. Port Connectivity Checks: "datapath:dp|alu:alu|ram2:mem"
 20. Port Connectivity Checks: "datapath:dp|mux2:ra1mux"
 21. Port Connectivity Checks: "datapath:dp|adder:pcadd2"
 22. Port Connectivity Checks: "datapath:dp|adder:pcadd1"
 23. Analysis & Elaboration Messages
 24. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Jun  9 20:24:57 2024          ;
; Quartus Prime Version         ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                 ; Proyecto                                       ;
; Top-level Entity Name         ; arm                                            ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 22.1    ; N/A          ; N/A          ; |arm|datapath:dp|alu:alu|ram2:mem ; ram2.v          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:dp|alu:alu|ram2:mem|altsyncram:altsyncram_component|altsyncram_60o2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:c|condlogic:cl|flopenr:flagreg1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:c|condlogic:cl|flopenr:flagreg0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:pcmux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:pcreg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|adder:pcadd1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|adder:pcadd2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:ra1mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:ra2mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:resmux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:srcbmux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|alu:alu|ram2:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 657                  ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 657                  ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; RAM.mif              ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_60o2      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 1                                                            ;
; Entity Instance                           ; datapath:dp|alu:alu|ram2:mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 657                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 8                                                            ;
;     -- NUMWORDS_B                         ; 657                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; arm                ; Proyecto           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|alu:alu|ram2:mem"                                                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "address_a[9..1]" will be connected to GND. ;
; address_b ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "address_b[9..1]" will be connected to GND. ;
; data_a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data_a[7..1]" will be connected to GND.     ;
; data_b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data_b[7..1]" will be connected to GND.     ;
; q_a       ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "q_a[7..1]" have no fanouts                             ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; q_b       ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "q_b[7..1]" have no fanouts                             ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|mux2:ra1mux" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; d1   ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|adder:pcadd2" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND           ;
; b[1..0]  ; Input ; Info     ; Stuck at GND           ;
; b[2]     ; Input ; Info     ; Stuck at VCC           ;
+----------+-------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|adder:pcadd1" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND           ;
; b[1..0]  ; Input ; Info     ; Stuck at GND           ;
; b[2]     ; Input ; Info     ; Stuck at VCC           ;
+----------+-------+----------+------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sun Jun  9 20:24:47 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file slowclock.sv
    Info (12023): Found entity 1: slowClock File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/slowClock.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/videoGen.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/vgaController.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file textdecode.sv
    Info (12023): Found entity 1: textDecode File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/textDecode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_tb.sv
    Info (12023): Found entity 1: vga_tb File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/vga_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram2.v
    Info (12023): Found entity 1: ram2 File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/ram2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file arm.sv
    Info (12023): Found entity 1: arm File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/arm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condcheck.sv
    Info (12023): Found entity 1: condcheck File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/condcheck.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condlogic.sv
    Info (12023): Found entity 1: condlogic File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/condlogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/regfile.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(23): created implicit net for "address_a" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/alu.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(23): created implicit net for "address_b" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/alu.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(23): created implicit net for "clkRam" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/alu.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(23): created implicit net for "data_a" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/alu.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(23): created implicit net for "data_b" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/alu.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(23): created implicit net for "wren_a" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/alu.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(23): created implicit net for "wren_b" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/alu.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(23): created implicit net for "q_a" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/alu.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(23): created implicit net for "q_b" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/alu.sv Line: 23
Info (12127): Elaborating entity "arm" for the top level hierarchy
Info (12128): Elaborating entity "controller" for hierarchy "controller:c" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/arm.sv Line: 16
Info (12128): Elaborating entity "decoder" for hierarchy "controller:c|decoder:dec" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/controller.sv Line: 17
Info (12128): Elaborating entity "condlogic" for hierarchy "controller:c|condlogic:cl" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/controller.sv Line: 21
Info (12128): Elaborating entity "flopenr" for hierarchy "controller:c|condlogic:cl|flopenr:flagreg1" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/condlogic.sv Line: 13
Info (12128): Elaborating entity "condcheck" for hierarchy "controller:c|condlogic:cl|condcheck:cc" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/condlogic.sv Line: 17
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dp" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/arm.sv Line: 23
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|mux2:pcmux" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/datapath.sv Line: 20
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:dp|flopr:pcreg" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/datapath.sv Line: 21
Info (12128): Elaborating entity "adder" for hierarchy "datapath:dp|adder:pcadd1" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/datapath.sv Line: 22
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|mux2:ra1mux" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/datapath.sv Line: 26
Info (12128): Elaborating entity "regfile" for hierarchy "datapath:dp|regfile:rf" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/datapath.sv Line: 30
Info (12128): Elaborating entity "extend" for hierarchy "datapath:dp|extend:ext" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/datapath.sv Line: 32
Info (12128): Elaborating entity "alu" for hierarchy "datapath:dp|alu:alu" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/datapath.sv Line: 36
Warning (10230): Verilog HDL assignment warning at alu.sv(14): truncated value with size 33 to match size of target (32) File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/alu.sv Line: 14
Info (12128): Elaborating entity "ram2" for hierarchy "datapath:dp|alu:alu|ram2:mem" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/alu.sv Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:dp|alu:alu|ram2:mem|altsyncram:altsyncram_component" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/ram2.v Line: 98
Info (12130): Elaborated megafunction instantiation "datapath:dp|alu:alu|ram2:mem|altsyncram:altsyncram_component" File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/ram2.v Line: 98
Info (12133): Instantiated megafunction "datapath:dp|alu:alu|ram2:mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/ram2.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "657"
    Info (12134): Parameter "numwords_b" = "657"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60o2.tdf
    Info (12023): Found entity 1: altsyncram_60o2 File: C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/db/altsyncram_60o2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_60o2" for hierarchy "datapath:dp|alu:alu|ram2:mem|altsyncram:altsyncram_component|altsyncram_60o2:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/output_files/Proyecto.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4806 megabytes
    Info: Processing ended: Sun Jun  9 20:24:57 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/isabe/Documents/GitHub/auriza_digital_design_lab_2023/Proyecto/output_files/Proyecto.map.smsg.


