INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:16:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.785ns period=5.570ns})
  Destination:            buffer12/dataReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.785ns period=5.570ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.570ns  (clk rise@5.570ns - clk rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.175ns (21.949%)  route 4.178ns (78.051%))
  Logic Levels:           14  (CARRY4=1 LUT3=3 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.053 - 5.570 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1384, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X22Y87         FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, routed)          0.588     1.350    mem_controller4/read_arbiter/data/sel_prev
    SLICE_X25Y90         LUT5 (Prop_lut5_I2_O)        0.043     1.393 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][28]_i_1/O
                         net (fo=8, routed)           0.181     1.574    buffer0/fifo/load0_dataOut[28]
    SLICE_X27Y90         LUT5 (Prop_lut5_I1_O)        0.043     1.617 r  buffer0/fifo/Memory[0][28]_i_1/O
                         net (fo=5, routed)           0.234     1.851    buffer65/fifo/D[28]
    SLICE_X27Y90         LUT5 (Prop_lut5_I0_O)        0.043     1.894 r  buffer65/fifo/dataReg[28]_i_1__0/O
                         net (fo=2, routed)           0.264     2.157    init12/control/D[28]
    SLICE_X25Y93         LUT3 (Prop_lut3_I0_O)        0.043     2.200 r  init12/control/Memory[0][28]_i_1__0/O
                         net (fo=4, routed)           0.391     2.591    cmpi3/init12_outs[28]
    SLICE_X24Y90         LUT6 (Prop_lut6_I1_O)        0.043     2.634 r  cmpi3/i___1_i_18/O
                         net (fo=1, routed)           0.334     2.968    cmpi3/i___1_i_18_n_0
    SLICE_X19Y91         LUT5 (Prop_lut5_I4_O)        0.043     3.011 r  cmpi3/i___1_i_10/O
                         net (fo=1, routed)           0.000     3.011    cmpi3/i___1_i_10_n_0
    SLICE_X19Y91         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.282     3.293 f  cmpi3/i___1_i_5/CO[2]
                         net (fo=10, routed)          0.307     3.600    buffer54/fifo/result[0]
    SLICE_X19Y93         LUT3 (Prop_lut3_I0_O)        0.123     3.723 f  buffer54/fifo/i___1_i_6/O
                         net (fo=4, routed)           0.324     4.047    buffer54/fifo/buffer54_outs
    SLICE_X18Y94         LUT6 (Prop_lut6_I0_O)        0.043     4.090 f  buffer54/fifo/transmitValue_i_3__15/O
                         net (fo=2, routed)           0.216     4.305    buffer54/fifo/cond_br16/branch_ready__1
    SLICE_X19Y95         LUT6 (Prop_lut6_I2_O)        0.043     4.348 f  buffer54/fifo/transmitValue_i_2__43/O
                         net (fo=13, routed)          0.200     4.548    fork6/control/generateBlocks[2].regblock/buffer40_outs_ready
    SLICE_X18Y95         LUT3 (Prop_lut3_I2_O)        0.043     4.591 r  fork6/control/generateBlocks[2].regblock/fullReg_i_11/O
                         net (fo=1, routed)           0.233     4.824    fork6/control/generateBlocks[14].regblock/fullReg_i_3__9_0
    SLICE_X16Y94         LUT6 (Prop_lut6_I1_O)        0.043     4.867 r  fork6/control/generateBlocks[14].regblock/fullReg_i_5/O
                         net (fo=1, routed)           0.337     5.203    fork6/control/generateBlocks[14].regblock/fullReg_i_5_n_0
    SLICE_X17Y94         LUT6 (Prop_lut6_I0_O)        0.043     5.246 f  fork6/control/generateBlocks[14].regblock/fullReg_i_3__9/O
                         net (fo=25, routed)          0.269     5.516    buffer11/control/cmpi0_result_ready
    SLICE_X17Y96         LUT6 (Prop_lut6_I2_O)        0.043     5.559 r  buffer11/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.303     5.861    buffer12/E[0]
    SLICE_X16Y96         FDRE                                         r  buffer12/dataReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.570     5.570 r  
                                                      0.000     5.570 r  clk (IN)
                         net (fo=1384, unset)         0.483     6.053    buffer12/clk
    SLICE_X16Y96         FDRE                                         r  buffer12/dataReg_reg[11]/C
                         clock pessimism              0.000     6.053    
                         clock uncertainty           -0.035     6.017    
    SLICE_X16Y96         FDRE (Setup_fdre_C_CE)      -0.169     5.848    buffer12/dataReg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.848    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 -0.013    




