// Seed: 2101885881
module module_0 (
    input wire id_0
    , id_17,
    output tri1 id_1,
    input wire id_2,
    output tri id_3,
    input supply1 id_4,
    input tri id_5,
    input uwire id_6,
    output uwire id_7,
    output uwire id_8,
    input tri0 id_9,
    input wand id_10,
    input supply0 id_11,
    input tri0 id_12,
    input tri id_13,
    output tri id_14
    , id_18,
    input wire id_15
);
  parameter id_19 = -1;
  logic id_20;
  ;
  assign id_20 = 1'b0;
  wire id_21;
endmodule
module module_1 #(
    parameter id_5 = 32'd80
) (
    input tri1 id_0,
    input wire id_1,
    output wire id_2,
    input wor id_3,
    input uwire id_4,
    input supply0 _id_5,
    output supply0 id_6,
    input wor id_7,
    input wand id_8
);
  wire [id_5 : 1] id_10;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_2,
      id_4,
      id_4,
      id_4,
      id_6,
      id_2,
      id_0,
      id_8,
      id_0,
      id_4,
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_20 = 0;
endmodule
