Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jan  4 18:13:07 2023
| Host         : DESKTOP-D5JKCJU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |            8 |
|      5 |            1 |
|      6 |            1 |
|      8 |            6 |
|     12 |            1 |
|     14 |            1 |
|     15 |            4 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              97 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              85 |           33 |
| Yes          | No                    | No                     |             242 |           62 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             165 |           45 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                         Enable Signal                                                                        |                                                      Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                            |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                            |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                            |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0 |                4 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0 |                4 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/axi_awready0                                                                                                 | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/clear                                                                   |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                            |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                           |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                         | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/clear                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                         | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/clear                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                          | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/clear                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                         | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/clear                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                        | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                       |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/clear                                                                   |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                       |                6 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                            |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                            |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                            |                2 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                            |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                            |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                            |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                              | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/clear                                                                   |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                            |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/COUNT_SAN[0]_i_1_n_0                                                                                      | system_i/san_cnt_0/inst/san_cnt_v1_0_S_AXI_inst/U1/clear                                                                   |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                            |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                            |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                            |               10 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                            |                8 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                       |               14 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                         |               12 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              |                                                                                                                            |               36 |             98 |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


