INFO: [vitis-run 60-1548] Creating build summary session with primary output D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls\sobel_hls.hlsrun_package_summary, at 11/07/24 18:25:25
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run package -work_dir D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls -config D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg -cmdlineconfig D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/Program/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/Program/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user '96160' on host 'thx_hp' (Windows NT_amd64 version 6.2) on Thu Nov 07 18:25:28 +0800 2024
INFO: [HLS 200-10] In directory 'D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS'
INFO: [HLS 200-1909] Reading HLS ini file D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls 
INFO: [HLS 200-1510] Running: open_project D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp' at D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/test_myip_v1_0_HLS-1.cpp' at D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/test_myip_v1_0_HLS-1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=sobel_hls' at D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' at D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
INFO: [HLS 200-1510] Running: export_design -flow none 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 459.035 ; gain = 175.020
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 18:25:41 2024...
INFO: [HLS 200-802] Generated output file sobel_hls/sobel_hls.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.642 seconds; current allocated memory: 9.453 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.969 seconds; peak allocated memory: 98.184 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Nov  7 18:25:41 2024...
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 18s
