// Seed: 3938778411
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input wand id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6
    , id_17,
    output wire id_7,
    output wand id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output uwire id_13,
    input supply0 id_14
    , id_18,
    output tri0 id_15
);
  id_19 :
  assert property (@(id_17) 1) id_19 = 1'b0;
  assign id_19 = 1 - 1;
  wire id_20;
  module_0(
      id_20, id_20, id_20, id_17
  );
endmodule
