

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst'
================================================================
* Date:           Fri May 24 01:07:41 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_124_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_memory_assign = alloca i32 1"   --->   Operation 5 'alloca' 'in_memory_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 6 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %outbuf, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_4, i32 0, i32 0, void @empty_3, i32 10, i32 1024, void @empty_0, void @empty_1, void @empty_3, i32 16, i32 16, i32 32, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_mode_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %kernel_mode" [userdma.cpp:106]   --->   Operation 9 'read' 'kernel_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_memory" [userdma.cpp:106]   --->   Operation 10 'read' 'in_memory_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %kernel_mode_read, i32 1" [userdma.cpp:113]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.97ns)   --->   "%xor_ln113 = xor i1 %tmp, i1 1" [userdma.cpp:113]   --->   Operation 12 'xor' 'xor_ln113' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.69ns)   --->   "%select_ln111_cast = select i1 %tmp, i12 1024, i12 2048" [userdma.cpp:113]   --->   Operation 13 'select' 'select_ln111_cast' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.69ns)   --->   "%select_ln111_cast_cast = select i1 %tmp, i32 1024, i32 2048" [userdma.cpp:113]   --->   Operation 14 'select' 'select_ln111_cast_cast' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.82ns)   --->   "%out_val_data_filed_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 4, i32 5, i32 6, i32 7, i2 %kernel_mode_read" [userdma.cpp:106]   --->   Operation 15 'mux' 'out_val_data_filed_V' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %out_val_data_filed_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 16 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i33 %or_ln" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 17 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.56ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i35P0A, i35 %outbuf, i35 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 18 'write' 'write_ln174' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 35> <Depth = 64> <FIFO>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln124 = store i32 %select_ln111_cast_cast, i32 %count" [userdma.cpp:124]   --->   Operation 19 'store' 'store_ln124' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln124 = store i64 %in_memory_read, i64 %in_memory_assign" [userdma.cpp:124]   --->   Operation 20 'store' 'store_ln124' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln124 = br void %do.body" [userdma.cpp:124]   --->   Operation 21 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%final_m2s_len_3 = load i32 %count"   --->   Operation 22 'load' 'final_m2s_len_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln125 = icmp_sgt  i32 %final_m2s_len_3, i32 32" [userdma.cpp:125]   --->   Operation 23 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %final_m2s_len_3, i32 5, i32 31"   --->   Operation 24 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.45ns)   --->   "%icmp = icmp_slt  i27 %tmp_4, i27 1"   --->   Operation 25 'icmp' 'icmp' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%select_ln131 = select i1 %icmp, i32 %final_m2s_len_3, i32 32" [userdma.cpp:131]   --->   Operation 26 'select' 'select_ln131' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i32 %select_ln131" [userdma.cpp:131]   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.47ns)   --->   "%empty_45 = icmp_sgt  i32 %select_ln131, i32 0" [userdma.cpp:131]   --->   Operation 28 'icmp' 'empty_45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.18ns)   --->   "%empty_46 = select i1 %empty_45, i6 %empty, i6 0" [userdma.cpp:131]   --->   Operation 29 'select' 'empty_46' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_47 = wait i32 @_ssdm_op_Wait"   --->   Operation 30 'wait' 'empty_47' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%in_memory_assign_load = load i64 %in_memory_assign" [userdma.cpp:131]   --->   Operation 31 'load' 'in_memory_assign_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.69ns)   --->   "%count_3 = select i1 %icmp_ln125, i32 32, i32 %final_m2s_len_3" [userdma.cpp:125]   --->   Operation 32 'select' 'count_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.55ns)   --->   "%sub = add i32 %count_3, i32 4294967295" [userdma.cpp:125]   --->   Operation 33 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i64 %in_memory_assign_load" [userdma.cpp:131]   --->   Operation 34 'trunc' 'trunc_ln131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.96ns)   --->   "%xor_ln131 = xor i3 %trunc_ln131, i3 4" [userdma.cpp:131]   --->   Operation 35 'xor' 'xor_ln131' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i6 %empty_46" [userdma.cpp:112]   --->   Operation 36 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.55ns)   --->   "%final_m2s_len = sub i32 %final_m2s_len_3, i32 %zext_ln112" [userdma.cpp:112]   --->   Operation 37 'sub' 'final_m2s_len' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %xor_ln131, i3 0" [userdma.cpp:135]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (1.58ns)   --->   "%call_ln125 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2, i32 %final_m2s_len_3, i32 %count_3, i32 %sub, i12 %select_ln111_cast, i35 %outbuf, i64 %gmem1, i6 %shl_ln, i1 %xor_ln113, i64 %in_memory_assign_load" [userdma.cpp:125]   --->   Operation 39 'call' 'call_ln125' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %count_3, i3 0" [userdma.cpp:151]   --->   Operation 40 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln157 = sext i35 %shl_ln2" [userdma.cpp:157]   --->   Operation 41 'sext' 'sext_ln157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln157 = icmp_eq  i32 %final_m2s_len, i32 1024" [userdma.cpp:157]   --->   Operation 42 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (2.67ns)   --->   "%add_ln158 = add i36 %sext_ln157, i36 68719468544" [userdma.cpp:158]   --->   Operation 43 'add' 'add_ln158' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln161 = icmp_eq  i32 %final_m2s_len_3, i32 %zext_ln112" [userdma.cpp:161]   --->   Operation 44 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.10>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [userdma.cpp:106]   --->   Operation 45 'specloopname' 'specloopname_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln125 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2, i32 %final_m2s_len_3, i32 %count_3, i32 %sub, i12 %select_ln111_cast, i35 %outbuf, i64 %gmem1, i6 %shl_ln, i1 %xor_ln113, i64 %in_memory_assign_load" [userdma.cpp:125]   --->   Operation 46 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln157)   --->   "%and_ln157 = and i1 %icmp_ln157, i1 %xor_ln113" [userdma.cpp:157]   --->   Operation 47 'and' 'and_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln157)   --->   "%select_ln157 = select i1 %and_ln157, i36 %add_ln158, i36 %sext_ln157" [userdma.cpp:157]   --->   Operation 48 'select' 'select_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln157)   --->   "%sext_ln157_1 = sext i36 %select_ln157" [userdma.cpp:157]   --->   Operation 49 'sext' 'sext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln157 = add i64 %sext_ln157_1, i64 %in_memory_assign_load" [userdma.cpp:157]   --->   Operation 50 'add' 'add_ln157' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %do.body.do.body_crit_edge, void %do.end" [userdma.cpp:161]   --->   Operation 51 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln161 = store i32 %final_m2s_len, i32 %count" [userdma.cpp:161]   --->   Operation 52 'store' 'store_ln161' <Predicate = (!icmp_ln161)> <Delay = 1.58>
ST_4 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln161 = store i64 %add_ln157, i64 %in_memory_assign" [userdma.cpp:161]   --->   Operation 53 'store' 'store_ln161' <Predicate = (!icmp_ln161)> <Delay = 1.58>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln161 = br void %do.body" [userdma.cpp:161]   --->   Operation 54 'br' 'br_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln162 = ret" [userdma.cpp:162]   --->   Operation 55 'ret' 'ret_ln162' <Predicate = (icmp_ln161)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.39ns
The critical path consists of the following:
	wire read operation ('kernel_mode_read', userdma.cpp:106) on port 'kernel_mode' (userdma.cpp:106) [9]  (0 ns)
	'mux' operation ('out_val.data_filed.V', userdma.cpp:106) [15]  (1.83 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'outbuf' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [18]  (3.56 ns)

 <State 2>: 6.82ns
The critical path consists of the following:
	'load' operation ('final_m2s_len') on local variable 'count' [24]  (0 ns)
	'icmp' operation ('icmp') [32]  (2.46 ns)
	'select' operation ('select_ln131', userdma.cpp:131) [33]  (0.698 ns)
	'icmp' operation ('empty_45', userdma.cpp:131) [35]  (2.47 ns)
	'select' operation ('empty_46', userdma.cpp:131) [36]  (1.19 ns)

 <State 3>: 5.03ns
The critical path consists of the following:
	'sub' operation ('final_m2s_len', userdma.cpp:112) [38]  (2.55 ns)
	'icmp' operation ('icmp_ln157', userdma.cpp:157) [44]  (2.47 ns)

 <State 4>: 5.11ns
The critical path consists of the following:
	'and' operation ('and_ln157', userdma.cpp:157) [45]  (0 ns)
	'select' operation ('select_ln157', userdma.cpp:157) [47]  (0 ns)
	'add' operation ('in_memory', userdma.cpp:157) [49]  (3.52 ns)
	'store' operation ('store_ln161', userdma.cpp:161) of variable 'in_memory', userdma.cpp:157 on local variable 'in_memory' [54]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
