// Seed: 943271742
module module_0;
  tri1 id_1 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output wand id_2,
    output wire id_3,
    input tri0 id_4,
    input supply1 id_5
);
  tri1 id_7;
  wor  id_8 = -1 - 1;
  always id_7 = id_1 - id_7;
  reg id_9, id_10, id_11;
  always_ff id_10 <= -1;
  wire id_12;
  id_13();
  module_0 modCall_1 ();
  wire id_14;
  assign id_2 = -1'd0;
  wire id_15;
endmodule
module module_2;
  tri1 id_1;
  assign id_2 = id_1 == 1;
  assign id_1 = id_2;
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
endmodule
