#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1147-g7ee7a483)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5602db5b46e0 .scope module, "slurm16_tb" "slurm16_tb" 2 2;
 .timescale -9 -12;
P_0x5602db5b5700 .param/l "ADDRESS_BITS" 0 2 5, +C4<00000000000000000000000000010000>;
P_0x5602db5b5740 .param/l "BITS" 0 2 4, +C4<00000000000000000000000000010000>;
v0x5602db5db690_0 .var "CLK", 0 0;
L_0x7f6a80d0c210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602db5db730_0 .net "PINS", 15 0, L_0x7f6a80d0c210;  1 drivers
v0x5602db5db840_0 .var "RSTb", 0 0;
S_0x5602db59ac50 .scope generate, "genblk1[0]" "genblk1[0]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db587190 .param/l "j" 0 2 33, +C4<00>;
S_0x5602db59a5b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db58b4c0 .param/l "j" 0 2 33, +C4<01>;
S_0x5602db59b7f0 .scope generate, "genblk1[2]" "genblk1[2]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db505590 .param/l "j" 0 2 33, +C4<010>;
S_0x5602db59bbd0 .scope generate, "genblk1[3]" "genblk1[3]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db53e8e0 .param/l "j" 0 2 33, +C4<011>;
S_0x5602db59bfb0 .scope generate, "genblk1[4]" "genblk1[4]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db55a1d0 .param/l "j" 0 2 33, +C4<0100>;
S_0x5602db59c390 .scope generate, "genblk1[5]" "genblk1[5]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db55b1d0 .param/l "j" 0 2 33, +C4<0101>;
S_0x5602db59c770 .scope generate, "genblk1[6]" "genblk1[6]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db55b870 .param/l "j" 0 2 33, +C4<0110>;
S_0x5602db59a900 .scope generate, "genblk1[7]" "genblk1[7]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db55dbb0 .param/l "j" 0 2 33, +C4<0111>;
S_0x5602db5a9740 .scope generate, "genblk1[8]" "genblk1[8]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db55a610 .param/l "j" 0 2 33, +C4<01000>;
S_0x5602db5b3ef0 .scope generate, "genblk1[9]" "genblk1[9]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db55c5b0 .param/l "j" 0 2 33, +C4<01001>;
S_0x5602db5853d0 .scope generate, "genblk1[10]" "genblk1[10]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db5855b0 .param/l "j" 0 2 33, +C4<01010>;
S_0x5602db585650 .scope generate, "genblk1[11]" "genblk1[11]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db585830 .param/l "j" 0 2 33, +C4<01011>;
S_0x5602db53f510 .scope generate, "genblk1[12]" "genblk1[12]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db53f6f0 .param/l "j" 0 2 33, +C4<01100>;
S_0x5602db53f790 .scope generate, "genblk1[13]" "genblk1[13]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db53f970 .param/l "j" 0 2 33, +C4<01101>;
S_0x5602db57f8b0 .scope generate, "genblk1[14]" "genblk1[14]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db57fa90 .param/l "j" 0 2 33, +C4<01110>;
S_0x5602db57fb30 .scope generate, "genblk1[15]" "genblk1[15]" 2 33, 2 33 0, S_0x5602db5b46e0;
 .timescale -9 -12;
P_0x5602db57fd10 .param/l "j" 0 2 33, +C4<01111>;
S_0x5602db58bc00 .scope module, "slm0" "slurm16" 2 19, 3 9 0, S_0x5602db5b46e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /OUTPUT 16 "PINS";
P_0x5602db58bde0 .param/l "CLOCK_FREQ" 0 3 10, +C4<00000000100110001001011010000000>;
v0x5602db5da010_0 .net "C", 0 0, v0x5602db59e9f0_0;  1 drivers
v0x5602db5da0d0_0 .net "CLK", 0 0, v0x5602db5db690_0;  1 drivers
v0x5602db5da190_0 .net "PINS", 15 0, L_0x7f6a80d0c210;  alias, 1 drivers
v0x5602db5da260_0 .net "RSTb", 0 0, v0x5602db5db840_0;  1 drivers
v0x5602db5da390_0 .net "S", 0 0, L_0x5602db5dbe00;  1 drivers
v0x5602db5da480_0 .net "Z", 0 0, L_0x5602db5dbd90;  1 drivers
v0x5602db5da570_0 .net "aluA", 15 0, v0x5602db5d6910_0;  1 drivers
v0x5602db5da660_0 .net "aluB", 15 0, v0x5602db5d6a80_0;  1 drivers
v0x5602db5da750_0 .net "aluOp", 4 0, L_0x5602db5dbc50;  1 drivers
v0x5602db5da8a0_0 .net "aluOut", 15 0, L_0x5602db5dcec0;  1 drivers
L_0x7f6a80d0c1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602db5da9b0_0 .net "memBUSY", 0 0, L_0x7f6a80d0c1c8;  1 drivers
v0x5602db5daaa0_0 .net "mem_RD", 0 0, L_0x5602db5b5220;  1 drivers
v0x5602db5dab90_0 .net "mem_WR", 0 0, L_0x5602db5b7550;  1 drivers
v0x5602db5dac80_0 .net "memoryAddr", 15 0, v0x5602db5d74d0_0;  1 drivers
v0x5602db5dad90_0 .net "memoryIn", 15 0, L_0x5602db5dd500;  1 drivers
o0x7f6a80d55b28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5602db5daea0_0 .net "memoryOut", 15 0, o0x7f6a80d55b28;  0 drivers
v0x5602db5dafb0_0 .net "regIn", 4 0, L_0x5602db5dbbe0;  1 drivers
v0x5602db5db0c0_0 .net "regIn_data", 15 0, L_0x5602db5dbb20;  1 drivers
v0x5602db5db1d0_0 .net "regOutA", 4 0, L_0x5602db5dba00;  1 drivers
v0x5602db5db2e0_0 .net "regOutA_data", 15 0, L_0x5602db52b740;  1 drivers
v0x5602db5db3f0_0 .net "regOutB", 4 0, L_0x5602db5dbab0;  1 drivers
v0x5602db5db500_0 .net "regOutB_data", 15 0, L_0x5602db59e8d0;  1 drivers
S_0x5602db58bed0 .scope module, "alu0" "alu" 3 83, 4 3 0, S_0x5602db58bc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 16 "A";
    .port_info 3 /INPUT 16 "B";
    .port_info 4 /INPUT 5 "aluOp";
    .port_info 5 /OUTPUT 16 "aluOut";
    .port_info 6 /OUTPUT 1 "C";
    .port_info 7 /OUTPUT 1 "Z";
    .port_info 8 /OUTPUT 1 "S";
P_0x5602db58c1b0 .param/l "BITS" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x5602db5dbd90 .functor BUFZ 1, v0x5602db5d1710_0, C4<0>, C4<0>, C4<0>;
L_0x5602db5dbe00 .functor BUFZ 1, v0x5602db5d14d0_0, C4<0>, C4<0>, C4<0>;
L_0x5602db5dc0e0 .functor OR 16, v0x5602db5d6910_0, v0x5602db5d6a80_0, C4<0000000000000000>, C4<0000000000000000>;
L_0x5602db5dc590 .functor AND 16, v0x5602db5d6910_0, v0x5602db5d6a80_0, C4<1111111111111111>, C4<1111111111111111>;
L_0x5602db5dc600 .functor XOR 16, v0x5602db5d6910_0, v0x5602db5d6a80_0, C4<0000000000000000>, C4<0000000000000000>;
L_0x5602db5dcec0 .functor BUFZ 16, v0x5602db5d3080_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5602db58c2d0_0 .net "A", 15 0, v0x5602db5d6910_0;  alias, 1 drivers
v0x5602db559d00_0 .net "B", 15 0, v0x5602db5d6a80_0;  alias, 1 drivers
v0x5602db5052f0_0 .net "C", 0 0, v0x5602db59e9f0_0;  alias, 1 drivers
v0x5602db599850_0 .net "CLK", 0 0, v0x5602db5db690_0;  alias, 1 drivers
v0x5602db59e9f0_0 .var "C_flag_reg", 0 0;
v0x5602db5b6020_0 .var "C_flag_reg_next", 0 0;
v0x5602db5b5340_0 .net "RSTb", 0 0, v0x5602db5db840_0;  alias, 1 drivers
v0x5602db5d1410_0 .net "S", 0 0, L_0x5602db5dbe00;  alias, 1 drivers
v0x5602db5d14d0_0 .var "S_flag_reg", 0 0;
v0x5602db5d1590_0 .var "S_flag_reg_next", 0 0;
v0x5602db5d1650_0 .net "Z", 0 0, L_0x5602db5dbd90;  alias, 1 drivers
v0x5602db5d1710_0 .var "Z_flag_reg", 0 0;
v0x5602db5d17d0_0 .var "Z_flag_reg_next", 0 0;
L_0x7f6a80d0c060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602db5d1890_0 .net/2u *"_ivl_10", 0 0, L_0x7f6a80d0c060;  1 drivers
v0x5602db5d1970_0 .net *"_ivl_12", 16 0, L_0x5602db5dbf10;  1 drivers
L_0x7f6a80d0c0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602db5d1a50_0 .net/2u *"_ivl_16", 0 0, L_0x7f6a80d0c0a8;  1 drivers
v0x5602db5d1b30_0 .net *"_ivl_18", 16 0, L_0x5602db5dc1a0;  1 drivers
L_0x7f6a80d0c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602db5d1c10_0 .net/2u *"_ivl_20", 0 0, L_0x7f6a80d0c0f0;  1 drivers
v0x5602db5d1cf0_0 .net *"_ivl_22", 16 0, L_0x5602db5dc2c0;  1 drivers
v0x5602db5d1dd0_0 .net *"_ivl_33", 14 0, L_0x5602db5dc8d0;  1 drivers
v0x5602db5d1eb0_0 .net *"_ivl_37", 14 0, L_0x5602db5dca90;  1 drivers
v0x5602db5d1f90_0 .net *"_ivl_41", 14 0, L_0x5602db5dccb0;  1 drivers
L_0x7f6a80d0c138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602db5d2070_0 .net/2u *"_ivl_42", 0 0, L_0x7f6a80d0c138;  1 drivers
v0x5602db5d2150_0 .net *"_ivl_47", 0 0, L_0x5602db5dcf30;  1 drivers
v0x5602db5d2230_0 .net *"_ivl_49", 14 0, L_0x5602db5dcfd0;  1 drivers
L_0x7f6a80d0c180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602db5d2310_0 .net/2u *"_ivl_52", 0 0, L_0x7f6a80d0c180;  1 drivers
v0x5602db5d23f0_0 .net *"_ivl_55", 14 0, L_0x5602db5dd260;  1 drivers
L_0x7f6a80d0c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602db5d24d0_0 .net/2u *"_ivl_6", 0 0, L_0x7f6a80d0c018;  1 drivers
v0x5602db5d25b0_0 .net *"_ivl_8", 16 0, L_0x5602db5dbe70;  1 drivers
v0x5602db5d2690_0 .net "addOp", 16 0, L_0x5602db5dc040;  1 drivers
v0x5602db5d2770_0 .net "aluOp", 4 0, L_0x5602db5dbc50;  alias, 1 drivers
v0x5602db5d2850_0 .net "aluOut", 15 0, L_0x5602db5dcec0;  alias, 1 drivers
v0x5602db5d2930_0 .net "andOp", 15 0, L_0x5602db5dc590;  1 drivers
v0x5602db5d2c20_0 .net "asrOp", 15 0, L_0x5602db5dd0f0;  1 drivers
v0x5602db5d2d00_0 .net "lslOp", 15 0, L_0x5602db5dcd80;  1 drivers
v0x5602db5d2de0_0 .net "lsrOp", 15 0, L_0x5602db5dd390;  1 drivers
v0x5602db5d2ec0_0 .net "orOp", 15 0, L_0x5602db5dc0e0;  1 drivers
v0x5602db5d2fa0_0 .var "out", 15 0;
v0x5602db5d3080_0 .var "out_r", 15 0;
v0x5602db5d3160_0 .net "rolcOp", 15 0, L_0x5602db5dc970;  1 drivers
v0x5602db5d3240_0 .net "rorcOp", 15 0, L_0x5602db5dcb30;  1 drivers
v0x5602db5d3320_0 .net "subOp", 16 0, L_0x5602db5dc3e0;  1 drivers
v0x5602db5d3400_0 .net "xorOp", 15 0, L_0x5602db5dc600;  1 drivers
E_0x5602db568760/0 .event anyedge, v0x5602db59e9f0_0, v0x5602db5d1710_0, v0x5602db5d14d0_0, v0x5602db5d2770_0;
E_0x5602db568760/1 .event anyedge, v0x5602db559d00_0, v0x5602db5d2690_0, v0x5602db5d3320_0, v0x5602db5d2930_0;
E_0x5602db568760/2 .event anyedge, v0x5602db5d2ec0_0, v0x5602db5d3400_0, v0x5602db58c2d0_0, v0x5602db5d2c20_0;
E_0x5602db568760/3 .event anyedge, v0x5602db5d2de0_0, v0x5602db5d2d00_0, v0x5602db5d3160_0, v0x5602db5d3240_0;
E_0x5602db568760 .event/or E_0x5602db568760/0, E_0x5602db568760/1, E_0x5602db568760/2, E_0x5602db568760/3;
E_0x5602db565e40 .event posedge, v0x5602db599850_0;
L_0x5602db5dbe70 .concat [ 16 1 0 0], v0x5602db5d6910_0, L_0x7f6a80d0c018;
L_0x5602db5dbf10 .concat [ 16 1 0 0], v0x5602db5d6a80_0, L_0x7f6a80d0c060;
L_0x5602db5dc040 .arith/sum 17, L_0x5602db5dbe70, L_0x5602db5dbf10;
L_0x5602db5dc1a0 .concat [ 16 1 0 0], v0x5602db5d6910_0, L_0x7f6a80d0c0a8;
L_0x5602db5dc2c0 .concat [ 16 1 0 0], v0x5602db5d6a80_0, L_0x7f6a80d0c0f0;
L_0x5602db5dc3e0 .arith/sub 17, L_0x5602db5dc1a0, L_0x5602db5dc2c0;
L_0x5602db5dc8d0 .part v0x5602db5d6a80_0, 0, 15;
L_0x5602db5dc970 .concat [ 1 15 0 0], v0x5602db59e9f0_0, L_0x5602db5dc8d0;
L_0x5602db5dca90 .part v0x5602db5d6a80_0, 1, 15;
L_0x5602db5dcb30 .concat [ 15 1 0 0], L_0x5602db5dca90, v0x5602db59e9f0_0;
L_0x5602db5dccb0 .part v0x5602db5d6a80_0, 0, 15;
L_0x5602db5dcd80 .concat [ 1 15 0 0], L_0x7f6a80d0c138, L_0x5602db5dccb0;
L_0x5602db5dcf30 .part v0x5602db5d6a80_0, 15, 1;
L_0x5602db5dcfd0 .part v0x5602db5d6a80_0, 1, 15;
L_0x5602db5dd0f0 .concat [ 15 1 0 0], L_0x5602db5dcfd0, L_0x5602db5dcf30;
L_0x5602db5dd260 .part v0x5602db5d6a80_0, 1, 15;
L_0x5602db5dd390 .concat [ 15 1 0 0], L_0x5602db5dd260, L_0x7f6a80d0c180;
S_0x5602db5d3600 .scope module, "mem0" "memory_controller" 3 98, 5 9 0, S_0x5602db58bc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 16 "ADDRESS";
    .port_info 3 /INPUT 16 "DATA_IN";
    .port_info 4 /OUTPUT 16 "DATA_OUT";
    .port_info 5 /INPUT 1 "memWR";
    .port_info 6 /INPUT 1 "memRD";
    .port_info 7 /OUTPUT 1 "memBUSY";
    .port_info 8 /OUTPUT 16 "PINS";
P_0x5602db505f90 .param/l "ADDRESS_BITS" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x5602db505fd0 .param/l "BITS" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x5602db506010 .param/l "CLOCK_FREQ" 0 5 10, +C4<00000000100110001001011010000000>;
L_0x5602db5dd500 .functor BUFZ 16, v0x5602db5d4640_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5602db5d42d0_0 .net "ADDRESS", 15 0, v0x5602db5d74d0_0;  alias, 1 drivers
v0x5602db5d43b0_0 .net "CLK", 0 0, v0x5602db5db690_0;  alias, 1 drivers
v0x5602db5d44c0_0 .net "DATA_IN", 15 0, o0x7f6a80d55b28;  alias, 0 drivers
v0x5602db5d4560_0 .net "DATA_OUT", 15 0, L_0x5602db5dd500;  alias, 1 drivers
v0x5602db5d4640_0 .var "DATA_OUT_REG", 15 0;
v0x5602db5d4770_0 .net "DATA_OUT_ROM", 15 0, L_0x5602db5ed580;  1 drivers
v0x5602db5d4830_0 .net "PINS", 15 0, L_0x7f6a80d0c210;  alias, 1 drivers
v0x5602db5d48f0_0 .net "RSTb", 0 0, v0x5602db5db840_0;  alias, 1 drivers
v0x5602db5d4990_0 .var "addr_reg", 15 0;
v0x5602db5d4a50_0 .net "memBUSY", 0 0, L_0x7f6a80d0c1c8;  alias, 1 drivers
v0x5602db5d4b10_0 .net "memRD", 0 0, L_0x5602db5b5220;  alias, 1 drivers
v0x5602db5d4bd0_0 .net "memWR", 0 0, L_0x5602db5b7550;  alias, 1 drivers
E_0x5602db5673b0 .event anyedge, v0x5602db5d4990_0, v0x5602db5d3fb0_0;
L_0x5602db5ed640 .part v0x5602db5d74d0_0, 0, 15;
S_0x5602db5d3a50 .scope module, "theRom" "rom" 5 59, 6 3 0, S_0x5602db5d3600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 15 "ADDRESS";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
P_0x5602db5b58f0 .param/l "ADDRESS_BITS" 0 6 4, +C4<000000000000000000000000000001111>;
P_0x5602db5b5930 .param/l "BITS" 0 6 4, +C4<00000000000000000000000000010000>;
L_0x5602db5ed580 .functor BUFZ 16, v0x5602db5d4120_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5602db5d3dc0_0 .net "ADDRESS", 14 0, L_0x5602db5ed640;  1 drivers
v0x5602db5d3ec0_0 .net "CLK", 0 0, v0x5602db5db690_0;  alias, 1 drivers
v0x5602db5d3fb0_0 .net "DATA_OUT", 15 0, L_0x5602db5ed580;  alias, 1 drivers
v0x5602db5d4080 .array "ROM", 0 32767, 15 0;
v0x5602db5d4120_0 .var "dout", 15 0;
S_0x5602db5d4db0 .scope module, "pip0" "pipeline16" 3 55, 7 1 0, S_0x5602db58bc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "Z";
    .port_info 4 /INPUT 1 "S";
    .port_info 5 /OUTPUT 5 "aluOp";
    .port_info 6 /OUTPUT 16 "aluA";
    .port_info 7 /OUTPUT 16 "aluB";
    .port_info 8 /INPUT 16 "aluOut";
    .port_info 9 /OUTPUT 16 "regFileIn";
    .port_info 10 /OUTPUT 5 "regWrAddr";
    .port_info 11 /OUTPUT 5 "regARdAddr";
    .port_info 12 /OUTPUT 5 "regBRdAddr";
    .port_info 13 /INPUT 16 "regA";
    .port_info 14 /INPUT 16 "regB";
    .port_info 15 /INPUT 1 "BUSY";
    .port_info 16 /INPUT 16 "memoryIn";
    .port_info 17 /OUTPUT 16 "memoryOut";
    .port_info 18 /OUTPUT 16 "memoryAddr";
    .port_info 19 /OUTPUT 1 "mem_RD";
    .port_info 20 /OUTPUT 1 "mem_WR";
P_0x5602db5d4f70 .param/l "BITS" 1 7 46, +C4<00000000000000000000000000010000>;
P_0x5602db5d4fb0 .param/l "REG_BITS" 1 7 45, +C4<00000000000000000000000000000101>;
L_0x5602db5b5220 .functor BUFZ 1, v0x5602db5d71d0_0, C4<0>, C4<0>, C4<0>;
L_0x5602db5b7550 .functor BUFZ 1, v0x5602db5d7340_0, C4<0>, C4<0>, C4<0>;
L_0x5602db5dba00 .functor BUFZ 5, v0x5602db5d83c0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5602db5dbab0 .functor BUFZ 5, v0x5602db5d8660_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5602db5dbb20 .functor BUFZ 16, v0x5602db5d8900_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5602db5dbbe0 .functor BUFZ 5, v0x5602db5d89e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5602db5dbc50 .functor BUFZ 5, v0x5602db5d6cc0_0, C4<00000>, C4<00000>, C4<00000>;
v0x5602db5d6330_0 .net "BUSY", 0 0, L_0x7f6a80d0c1c8;  alias, 1 drivers
v0x5602db5d6420_0 .net "C", 0 0, v0x5602db59e9f0_0;  alias, 1 drivers
v0x5602db5d64f0_0 .net "CLK", 0 0, v0x5602db5db690_0;  alias, 1 drivers
v0x5602db5d65c0_0 .net "RSTb", 0 0, v0x5602db5db840_0;  alias, 1 drivers
v0x5602db5d66b0_0 .net "S", 0 0, L_0x5602db5dbe00;  alias, 1 drivers
v0x5602db5d67a0_0 .net "Z", 0 0, L_0x5602db5dbd90;  alias, 1 drivers
v0x5602db5d6840_0 .net "aluA", 15 0, v0x5602db5d6910_0;  alias, 1 drivers
v0x5602db5d6910_0 .var "aluA_r", 15 0;
v0x5602db5d69b0_0 .net "aluB", 15 0, v0x5602db5d6a80_0;  alias, 1 drivers
v0x5602db5d6a80_0 .var "aluB_r", 15 0;
v0x5602db5d6b20_0 .net "aluOp", 4 0, L_0x5602db5dbc50;  alias, 1 drivers
v0x5602db5d6bf0_0 .net "aluOut", 15 0, L_0x5602db5dcec0;  alias, 1 drivers
v0x5602db5d6cc0_0 .var "alu_op_r", 4 0;
v0x5602db5d6d80_0 .var "imm_r", 11 0;
v0x5602db5d6e60_0 .var "imm_r_next", 11 0;
v0x5602db5d6f40_0 .var "imm_stage2_r", 15 0;
v0x5602db5d7020_0 .var "imm_stage2_r_next", 15 0;
v0x5602db5d7100_0 .net "mem_RD", 0 0, L_0x5602db5b5220;  alias, 1 drivers
v0x5602db5d71d0_0 .var "mem_RD_r", 0 0;
v0x5602db5d7270_0 .net "mem_WR", 0 0, L_0x5602db5b7550;  alias, 1 drivers
v0x5602db5d7340_0 .var "mem_WR_r", 0 0;
v0x5602db5d73e0_0 .net "memoryAddr", 15 0, v0x5602db5d74d0_0;  alias, 1 drivers
v0x5602db5d74d0_0 .var "memoryAddr_r", 15 0;
v0x5602db5d7590_0 .net "memoryIn", 15 0, L_0x5602db5dd500;  alias, 1 drivers
v0x5602db5d7680_0 .net "memoryOut", 15 0, o0x7f6a80d55b28;  alias, 0 drivers
v0x5602db5d7750_0 .var "pc_r", 15 0;
v0x5602db5d7810_0 .var "pc_r_next", 15 0;
v0x5602db5d78f0_0 .var "pipelineStage1_r", 15 0;
v0x5602db5d79d0_0 .var "pipelineStage1_r_next", 15 0;
v0x5602db5d7ab0_0 .var "pipelineStage2_r", 15 0;
v0x5602db5d7b90_0 .var "pipelineStage2_r_next", 15 0;
v0x5602db5d7c70_0 .var "pipelineStage3_r", 15 0;
v0x5602db5d7d50_0 .var "pipelineStage3_r_next", 15 0;
v0x5602db5d8040_0 .var "pipelineStage4_r", 15 0;
v0x5602db5d8120_0 .var "pipelineStage4_r_next", 15 0;
v0x5602db5d8200_0 .net "regA", 15 0, L_0x5602db52b740;  alias, 1 drivers
v0x5602db5d82e0_0 .net "regARdAddr", 4 0, L_0x5602db5dba00;  alias, 1 drivers
v0x5602db5d83c0_0 .var "regARdAddr_r", 4 0;
v0x5602db5d84a0_0 .net "regB", 15 0, L_0x5602db59e8d0;  alias, 1 drivers
v0x5602db5d8580_0 .net "regBRdAddr", 4 0, L_0x5602db5dbab0;  alias, 1 drivers
v0x5602db5d8660_0 .var "regBRdAddr_r", 4 0;
v0x5602db5d8740_0 .net "regFileIn", 15 0, L_0x5602db5dbb20;  alias, 1 drivers
v0x5602db5d8820_0 .net "regWrAddr", 4 0, L_0x5602db5dbbe0;  alias, 1 drivers
v0x5602db5d8900_0 .var "reg_out_r", 15 0;
v0x5602db5d89e0_0 .var "reg_wr_addr_r", 4 0;
v0x5602db5d8ac0_0 .var "result_stage3_r", 15 0;
v0x5602db5d8ba0_0 .var "result_stage3_r_next", 15 0;
v0x5602db5d8c80_0 .var "result_stage4_r", 15 0;
v0x5602db5d8d60_0 .var "result_stage4_r_next", 15 0;
E_0x5602db527e20/0 .event anyedge, v0x5602db5d8ac0_0, v0x5602db5d7750_0, v0x5602db5d4560_0, v0x5602db5d78f0_0;
E_0x5602db527e20/1 .event anyedge, v0x5602db5d7ab0_0, v0x5602db5d7c70_0, v0x5602db5d6d80_0, v0x5602db5d8200_0;
E_0x5602db527e20/2 .event anyedge, v0x5602db5d6f40_0, v0x5602db5d2850_0, v0x5602db5d8040_0, v0x5602db5d8c80_0;
E_0x5602db527e20 .event/or E_0x5602db527e20/0, E_0x5602db527e20/1, E_0x5602db527e20/2;
S_0x5602db5d5400 .scope function.vec4.s5, "alu_op_from_ins" "alu_op_from_ins" 7 138, 7 138 0, S_0x5602db5d4db0;
 .timescale -9 -12;
; Variable alu_op_from_ins is vec4 return value of scope S_0x5602db5d5400
v0x5602db5d5700_0 .var "ins", 15 0;
TD_slurm16_tb.slm0.pip0.alu_op_from_ins ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5602db5d5700_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 5;  Assign to alu_op_from_ins (store_vec4_to_lval)
    %end;
S_0x5602db5d57e0 .scope function.vec4.s4, "imm_lo_from_ins" "imm_lo_from_ins" 7 152, 7 152 0, S_0x5602db5d4db0;
 .timescale -9 -12;
; Variable imm_lo_from_ins is vec4 return value of scope S_0x5602db5d57e0
v0x5602db5d5ac0_0 .var "ins", 15 0;
TD_slurm16_tb.slm0.pip0.imm_lo_from_ins ;
    %load/vec4 v0x5602db5d5ac0_0;
    %parti/s 4, 0, 2;
    %ret/vec4 0, 0, 4;  Assign to imm_lo_from_ins (store_vec4_to_lval)
    %end;
S_0x5602db5d5ba0 .scope function.vec4.s12, "imm_r_from_ins" "imm_r_from_ins" 7 131, 7 131 0, S_0x5602db5d4db0;
 .timescale -9 -12;
; Variable imm_r_from_ins is vec4 return value of scope S_0x5602db5d5ba0
v0x5602db5d5e90_0 .var "ins", 15 0;
TD_slurm16_tb.slm0.pip0.imm_r_from_ins ;
    %load/vec4 v0x5602db5d5e90_0;
    %parti/s 12, 0, 2;
    %ret/vec4 0, 0, 12;  Assign to imm_r_from_ins (store_vec4_to_lval)
    %end;
S_0x5602db5d5f70 .scope function.vec4.s5, "reg_dest_from_ins" "reg_dest_from_ins" 7 145, 7 145 0, S_0x5602db5d4db0;
 .timescale -9 -12;
v0x5602db5d6150_0 .var "ins", 15 0;
; Variable reg_dest_from_ins is vec4 return value of scope S_0x5602db5d5f70
TD_slurm16_tb.slm0.pip0.reg_dest_from_ins ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5602db5d6150_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 5;  Assign to reg_dest_from_ins (store_vec4_to_lval)
    %end;
S_0x5602db5d90e0 .scope module, "reg0" "register_file" 3 43, 8 22 0, S_0x5602db58bc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTb";
    .port_info 2 /INPUT 5 "regIn";
    .port_info 3 /INPUT 5 "regOutA";
    .port_info 4 /INPUT 5 "regOutB";
    .port_info 5 /OUTPUT 16 "regOutA_data";
    .port_info 6 /OUTPUT 16 "regOutB_data";
    .port_info 7 /INPUT 16 "regIn_data";
P_0x5602db5d5050 .param/l "BITS" 0 8 23, +C4<00000000000000000000000000010000>;
P_0x5602db5d5090 .param/l "REG_BITS" 0 8 23, +C4<00000000000000000000000000000101>;
L_0x5602db52b740 .functor BUFZ 16, v0x5602db5d96a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5602db59e8d0 .functor BUFZ 16, v0x5602db5d9770_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5602db5d9520_0 .net "CLK", 0 0, v0x5602db5db690_0;  alias, 1 drivers
v0x5602db5d95e0_0 .net "RSTb", 0 0, v0x5602db5db840_0;  alias, 1 drivers
v0x5602db5d96a0_0 .var "outA", 15 0;
v0x5602db5d9770_0 .var "outB", 15 0;
v0x5602db5d9850 .array "regFileA", 0 31, 15 0;
v0x5602db5d9910 .array "regFileB", 0 31, 15 0;
v0x5602db5d99d0_0 .net "regIn", 4 0, L_0x5602db5dbbe0;  alias, 1 drivers
v0x5602db5d9a90_0 .net "regIn_data", 15 0, L_0x5602db5dbb20;  alias, 1 drivers
v0x5602db5d9b60_0 .net "regOutA", 4 0, L_0x5602db5dba00;  alias, 1 drivers
v0x5602db5d9cc0_0 .net "regOutA_data", 15 0, L_0x5602db52b740;  alias, 1 drivers
v0x5602db5d9d90_0 .net "regOutB", 4 0, L_0x5602db5dbab0;  alias, 1 drivers
v0x5602db5d9e60_0 .net "regOutB_data", 15 0, L_0x5602db59e8d0;  alias, 1 drivers
    .scope S_0x5602db59ac50;
T_4 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 0> {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5602db59a5b0;
T_5 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 1> {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5602db59b7f0;
T_6 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 2> {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5602db59bbd0;
T_7 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 3> {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5602db59bfb0;
T_8 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 4> {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5602db59c390;
T_9 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 5> {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5602db59c770;
T_10 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 6> {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5602db59a900;
T_11 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 7> {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5602db5a9740;
T_12 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 8> {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5602db5b3ef0;
T_13 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 9> {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5602db5853d0;
T_14 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 10> {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5602db585650;
T_15 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 11> {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5602db53f510;
T_16 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 12> {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5602db53f790;
T_17 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 13> {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5602db57f8b0;
T_18 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 14> {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x5602db57fb30;
T_19 ;
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5602db5d9850, 15> {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x5602db5d90e0;
T_20 ;
    %wait E_0x5602db565e40;
    %load/vec4 v0x5602db5d9a90_0;
    %load/vec4 v0x5602db5d99d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5602db5d9850, 0, 4;
    %load/vec4 v0x5602db5d9a90_0;
    %load/vec4 v0x5602db5d99d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5602db5d9910, 0, 4;
    %load/vec4 v0x5602db5d9b60_0;
    %load/vec4 v0x5602db5d99d0_0;
    %cmp/e;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x5602db5d9a90_0;
    %assign/vec4 v0x5602db5d96a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5602db5d9b60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5602db5d9850, 4;
    %assign/vec4 v0x5602db5d96a0_0, 0;
T_20.1 ;
    %load/vec4 v0x5602db5d9d90_0;
    %load/vec4 v0x5602db5d99d0_0;
    %cmp/e;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v0x5602db5d9a90_0;
    %assign/vec4 v0x5602db5d9770_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x5602db5d9d90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5602db5d9910, 4;
    %assign/vec4 v0x5602db5d9770_0, 0;
T_20.3 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5602db5d4db0;
T_21 ;
    %wait E_0x5602db565e40;
    %load/vec4 v0x5602db5d65c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5602db5d7750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5602db5d78f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5602db5d7ab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5602db5d7c70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5602db5d8040_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5602db5d6d80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5602db5d6f40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5602db5d8ac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5602db5d8c80_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5602db5d7810_0;
    %assign/vec4 v0x5602db5d7750_0, 0;
    %load/vec4 v0x5602db5d79d0_0;
    %assign/vec4 v0x5602db5d78f0_0, 0;
    %load/vec4 v0x5602db5d7b90_0;
    %assign/vec4 v0x5602db5d7ab0_0, 0;
    %load/vec4 v0x5602db5d7d50_0;
    %assign/vec4 v0x5602db5d7c70_0, 0;
    %load/vec4 v0x5602db5d8120_0;
    %assign/vec4 v0x5602db5d8040_0, 0;
    %load/vec4 v0x5602db5d6e60_0;
    %assign/vec4 v0x5602db5d6d80_0, 0;
    %load/vec4 v0x5602db5d7020_0;
    %assign/vec4 v0x5602db5d6f40_0, 0;
    %load/vec4 v0x5602db5d8ba0_0;
    %assign/vec4 v0x5602db5d8ac0_0, 0;
    %load/vec4 v0x5602db5d8d60_0;
    %assign/vec4 v0x5602db5d8c80_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5602db5d4db0;
T_22 ;
    %wait E_0x5602db527e20;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5602db5d6cc0_0, 0, 5;
    %load/vec4 v0x5602db5d8ac0_0;
    %store/vec4 v0x5602db5d8ba0_0, 0, 16;
    %load/vec4 v0x5602db5d8ac0_0;
    %store/vec4 v0x5602db5d8d60_0, 0, 16;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5602db5d89e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5602db5d83c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5602db5d8660_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5602db5d6910_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5602db5d6a80_0, 0, 16;
    %load/vec4 v0x5602db5d7750_0;
    %store/vec4 v0x5602db5d74d0_0, 0, 16;
    %load/vec4 v0x5602db5d7750_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5602db5d7810_0, 0, 16;
    %load/vec4 v0x5602db5d7590_0;
    %store/vec4 v0x5602db5d79d0_0, 0, 16;
    %load/vec4 v0x5602db5d78f0_0;
    %store/vec4 v0x5602db5d7b90_0, 0, 16;
    %load/vec4 v0x5602db5d7ab0_0;
    %store/vec4 v0x5602db5d7d50_0, 0, 16;
    %load/vec4 v0x5602db5d7c70_0;
    %store/vec4 v0x5602db5d8120_0, 0, 16;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5602db5d6e60_0, 0, 12;
    %load/vec4 v0x5602db5d6d80_0;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x5602db5d7020_0, 0, 16;
    %load/vec4 v0x5602db5d78f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/x;
    %jmp/1 T_22.0, 4;
    %dup/vec4;
    %pushi/vec4 8191, 4095, 16;
    %cmp/x;
    %jmp/1 T_22.1, 4;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_22.2, 4;
    %jmp T_22.4;
T_22.0 ;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x5602db5d78f0_0;
    %store/vec4 v0x5602db5d5e90_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.imm_r_from_ins, S_0x5602db5d5ba0;
    %store/vec4 v0x5602db5d6e60_0, 0, 12;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x5602db5d6d80_0;
    %load/vec4 v0x5602db5d78f0_0;
    %store/vec4 v0x5602db5d5ac0_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.imm_lo_from_ins, S_0x5602db5d57e0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5602db5d7020_0, 0, 16;
    %load/vec4 v0x5602db5d78f0_0;
    %store/vec4 v0x5602db5d6150_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x5602db5d5f70;
    %store/vec4 v0x5602db5d83c0_0, 0, 5;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5602db5d7ab0_0;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_22.5, 4;
    %jmp T_22.7;
T_22.5 ;
    %load/vec4 v0x5602db5d8200_0;
    %store/vec4 v0x5602db5d6910_0, 0, 16;
    %load/vec4 v0x5602db5d6f40_0;
    %store/vec4 v0x5602db5d6a80_0, 0, 16;
    %load/vec4 v0x5602db5d7ab0_0;
    %store/vec4 v0x5602db5d5700_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.alu_op_from_ins, S_0x5602db5d5400;
    %store/vec4 v0x5602db5d6cc0_0, 0, 5;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5602db5d7c70_0;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_22.8, 4;
    %jmp T_22.10;
T_22.8 ;
    %load/vec4 v0x5602db5d6bf0_0;
    %store/vec4 v0x5602db5d8d60_0, 0, 16;
    %jmp T_22.10;
T_22.10 ;
    %pop/vec4 1;
    %load/vec4 v0x5602db5d8040_0;
    %dup/vec4;
    %pushi/vec4 16383, 4095, 16;
    %cmp/x;
    %jmp/1 T_22.11, 4;
    %jmp T_22.13;
T_22.11 ;
    %load/vec4 v0x5602db5d8040_0;
    %store/vec4 v0x5602db5d6150_0, 0, 16;
    %callf/vec4 TD_slurm16_tb.slm0.pip0.reg_dest_from_ins, S_0x5602db5d5f70;
    %store/vec4 v0x5602db5d89e0_0, 0, 5;
    %load/vec4 v0x5602db5d8c80_0;
    %store/vec4 v0x5602db5d8900_0, 0, 16;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5602db58bed0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602db59e9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602db5d1710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602db5d14d0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x5602db58bed0;
T_24 ;
    %wait E_0x5602db565e40;
    %load/vec4 v0x5602db5b5340_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602db59e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602db5d1710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602db5d14d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5602db5d3080_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5602db5b6020_0;
    %assign/vec4 v0x5602db59e9f0_0, 0;
    %load/vec4 v0x5602db5d17d0_0;
    %assign/vec4 v0x5602db5d1710_0, 0;
    %load/vec4 v0x5602db5d1590_0;
    %assign/vec4 v0x5602db5d14d0_0, 0;
    %load/vec4 v0x5602db5d2fa0_0;
    %assign/vec4 v0x5602db5d3080_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5602db58bed0;
T_25 ;
    %wait E_0x5602db568760;
    %load/vec4 v0x5602db59e9f0_0;
    %store/vec4 v0x5602db5b6020_0, 0, 1;
    %load/vec4 v0x5602db5d1710_0;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %load/vec4 v0x5602db5d14d0_0;
    %store/vec4 v0x5602db5d1590_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db5d2770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_25.16, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_25.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_25.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_25.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_25.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_25.21, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_25.22, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_25.24, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_25.25, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_25.26, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_25.27, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_25.28, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_25.29, 6;
    %jmp T_25.31;
T_25.0 ;
    %load/vec4 v0x5602db559d00_0;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %jmp T_25.31;
T_25.1 ;
    %load/vec4 v0x5602db5d2690_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db5d2690_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x5602db5b6020_0, 0, 1;
    %load/vec4 v0x5602db5d2690_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_25.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.33, 8;
T_25.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.33, 8;
 ; End of false expr.
    %blend;
T_25.33;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %load/vec4 v0x5602db5d2690_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_25.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.35, 8;
T_25.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.35, 8;
 ; End of false expr.
    %blend;
T_25.35;
    %store/vec4 v0x5602db5d1590_0, 0, 1;
    %jmp T_25.31;
T_25.2 ;
    %load/vec4 v0x5602db5d2690_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db5d2690_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x5602db5b6020_0, 0, 1;
    %load/vec4 v0x5602db5d2690_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_25.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.37, 8;
T_25.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.37, 8;
 ; End of false expr.
    %blend;
T_25.37;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %load/vec4 v0x5602db5d2690_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_25.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.39, 8;
T_25.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.39, 8;
 ; End of false expr.
    %blend;
T_25.39;
    %store/vec4 v0x5602db5d1590_0, 0, 1;
    %jmp T_25.31;
T_25.3 ;
    %load/vec4 v0x5602db5d3320_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db5d3320_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x5602db5b6020_0, 0, 1;
    %load/vec4 v0x5602db5d3320_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_25.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.41, 8;
T_25.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.41, 8;
 ; End of false expr.
    %blend;
T_25.41;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %load/vec4 v0x5602db5d3320_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_25.42, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.43, 8;
T_25.42 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.43, 8;
 ; End of false expr.
    %blend;
T_25.43;
    %store/vec4 v0x5602db5d1590_0, 0, 1;
    %jmp T_25.31;
T_25.4 ;
    %load/vec4 v0x5602db5d3320_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db5d3320_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x5602db5b6020_0, 0, 1;
    %load/vec4 v0x5602db5d3320_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_25.44, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.45, 8;
T_25.44 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.45, 8;
 ; End of false expr.
    %blend;
T_25.45;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %load/vec4 v0x5602db5d3320_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_25.46, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.47, 8;
T_25.46 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.47, 8;
 ; End of false expr.
    %blend;
T_25.47;
    %store/vec4 v0x5602db5d1590_0, 0, 1;
    %jmp T_25.31;
T_25.5 ;
    %load/vec4 v0x5602db5d2930_0;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db5d2930_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_25.48, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.49, 8;
T_25.48 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.49, 8;
 ; End of false expr.
    %blend;
T_25.49;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %jmp T_25.31;
T_25.6 ;
    %load/vec4 v0x5602db5d2ec0_0;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db5d2ec0_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_25.50, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.51, 8;
T_25.50 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.51, 8;
 ; End of false expr.
    %blend;
T_25.51;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %jmp T_25.31;
T_25.7 ;
    %load/vec4 v0x5602db5d3400_0;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db5d3400_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_25.52, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.53, 8;
T_25.52 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.53, 8;
 ; End of false expr.
    %blend;
T_25.53;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %jmp T_25.31;
T_25.8 ;
    %jmp T_25.31;
T_25.9 ;
    %jmp T_25.31;
T_25.10 ;
    %jmp T_25.31;
T_25.11 ;
    %jmp T_25.31;
T_25.12 ;
    %load/vec4 v0x5602db58c2d0_0;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db5d3320_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x5602db5b6020_0, 0, 1;
    %load/vec4 v0x5602db5d3320_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_25.54, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.55, 8;
T_25.54 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.55, 8;
 ; End of false expr.
    %blend;
T_25.55;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %load/vec4 v0x5602db5d3320_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_25.56, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.57, 8;
T_25.56 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.57, 8;
 ; End of false expr.
    %blend;
T_25.57;
    %store/vec4 v0x5602db5d1590_0, 0, 1;
    %jmp T_25.31;
T_25.13 ;
    %load/vec4 v0x5602db58c2d0_0;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db5d2930_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_25.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.59, 8;
T_25.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.59, 8;
 ; End of false expr.
    %blend;
T_25.59;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %jmp T_25.31;
T_25.14 ;
    %load/vec4 v0x5602db5d2c20_0;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db5d2c20_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_25.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.61, 8;
T_25.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.61, 8;
 ; End of false expr.
    %blend;
T_25.61;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %jmp T_25.31;
T_25.15 ;
    %load/vec4 v0x5602db5d2de0_0;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db5d2de0_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_25.62, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.63, 8;
T_25.62 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.63, 8;
 ; End of false expr.
    %blend;
T_25.63;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %jmp T_25.31;
T_25.16 ;
    %load/vec4 v0x5602db5d2d00_0;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db5d2d00_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_25.64, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.65, 8;
T_25.64 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.65, 8;
 ; End of false expr.
    %blend;
T_25.65;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %jmp T_25.31;
T_25.17 ;
    %load/vec4 v0x5602db5d3160_0;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db58c2d0_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0x5602db5b6020_0, 0, 1;
    %jmp T_25.31;
T_25.18 ;
    %load/vec4 v0x5602db5d3240_0;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %load/vec4 v0x5602db58c2d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5602db5b6020_0, 0, 1;
    %jmp T_25.31;
T_25.19 ;
    %jmp T_25.31;
T_25.20 ;
    %jmp T_25.31;
T_25.21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602db5b6020_0, 0, 1;
    %jmp T_25.31;
T_25.22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602db5b6020_0, 0, 1;
    %jmp T_25.31;
T_25.23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %jmp T_25.31;
T_25.24 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602db5d17d0_0, 0, 1;
    %jmp T_25.31;
T_25.25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602db5d1590_0, 0, 1;
    %jmp T_25.31;
T_25.26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5602db5d2fa0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602db5d1590_0, 0, 1;
    %jmp T_25.31;
T_25.27 ;
    %jmp T_25.31;
T_25.28 ;
    %jmp T_25.31;
T_25.29 ;
    %jmp T_25.31;
T_25.31 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5602db5d3a50;
T_26 ;
    %vpi_call 6 17 "$display", "Loading rom." {0 0 0};
    %vpi_call 6 18 "$readmemh", "rom_image.mem", v0x5602db5d4080 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x5602db5d3a50;
T_27 ;
    %wait E_0x5602db565e40;
    %load/vec4 v0x5602db5d3dc0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x5602db5d4080, 4;
    %assign/vec4 v0x5602db5d4120_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5602db5d3600;
T_28 ;
    %wait E_0x5602db565e40;
    %load/vec4 v0x5602db5d48f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_28.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5602db5d4990_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5602db5d42d0_0;
    %assign/vec4 v0x5602db5d4990_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5602db5d3600;
T_29 ;
    %wait E_0x5602db5673b0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5602db5d4640_0, 0, 16;
    %load/vec4 v0x5602db5d4990_0;
    %dup/vec4;
    %pushi/vec4 4095, 4095, 16;
    %cmp/x;
    %jmp/1 T_29.0, 4;
    %jmp T_29.2;
T_29.0 ;
    %load/vec4 v0x5602db5d4770_0;
    %store/vec4 v0x5602db5d4640_0, 0, 16;
    %jmp T_29.2;
T_29.2 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5602db5b46e0;
T_30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602db5db690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602db5db840_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x5602db5b46e0;
T_31 ;
    %delay 50000, 0;
    %load/vec4 v0x5602db5db690_0;
    %nor/r;
    %assign/vec4 v0x5602db5db690_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5602db5b46e0;
T_32 ;
    %delay 150000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602db5db840_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x5602db5b46e0;
T_33 ;
    %vpi_call 2 27 "$dumpfile", "slurm16.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5602db5b46e0 {0 0 0};
    %delay 705032704, 1;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "slurm16_tb.v";
    "../../src_next/slurm16.v";
    "../../src_next/alu.v";
    "../../src_next/memory_controller.v";
    "../../src_next/rom.v";
    "../../src_next/pipeline16.v";
    "../../src_next/register_file.v";
