$date
	Sun Oct 23 06:37:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#790726
b111 &
b111 %
1$
b111 !
1"
#790727
0"
#790730
b10110 &
b10110 %
#790734
b1011 &
b1011 %
#790738
b100010 &
b100010 %
#790742
b10001 &
b10001 %
#790746
b110100 &
b110100 %
#790750
b11010 &
b11010 %
#790754
b1101 &
b1101 %
#790758
b101000 &
b101000 %
#790762
b10100 &
b10100 %
#790766
b1010 &
b1010 %
#790770
b101 &
b101 %
#790774
b10000 &
b10000 %
#790778
b1000 &
b1000 %
#790782
b100 &
b100 %
#790786
b10 &
b10 %
#790790
b1 &
1#
b1 %
#790794
b0 &
b0 %
0#
0$
#1800342
b10 &
b10 %
1$
b10 !
1"
#1800343
0"
#1800346
b1 &
b1 %
1#
#1800350
b0 &
0#
b0 %
0$
#2776591
b111 !
1"
#2776594
b111 &
b111 %
1$
#2776595
0"
#2776598
b10110 &
b10110 %
#2776602
b1011 &
b1011 %
#2776606
b100010 &
b100010 %
#2776610
b10001 &
b10001 %
#2776614
b110100 &
b110100 %
#2776618
b11010 &
b11010 %
#2776622
b1101 &
b1101 %
#2776626
b101000 &
b101000 %
#2776630
b10100 &
b10100 %
#2776634
b1010 &
b1010 %
#2776638
b101 &
b101 %
#2776642
b10000 &
b10000 %
#2776646
b1000 &
b1000 %
#2776650
b100 &
b100 %
#2776654
b10 &
b10 %
#2776658
b1 &
b1 %
1#
#2776662
b0 &
0#
b0 %
0$
#4500012
