Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Apr 16 20:24:50 2017
| Host         : wen-work running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_methodology -file cnn_top_methodology_drc_routed.rpt -rpx cnn_top_methodology_drc_routed.rpx
| Design       : cnn_top
| Device       : xc7k70tfbv676-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_cnn_top
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 284
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 130        |
| SYNTH-12  | Warning  | DSP input not registered                   | 2          |
| SYNTH-13  | Warning  | combinational multiplier                   | 1          |
| TIMING-18 | Warning  | Missing input or output delay              | 151        |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[0].datapath[0].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[0].datapath[0].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[0].datapath[0].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[0].datapath[0].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[0].datapath[0].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[0].datapath[0].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[0].datapath[1].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[0].datapath[1].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[0].datapath[1].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[0].datapath[1].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[0].datapath[1].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[0].datapath[1].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[0].pa_fifo/MEMORY/RAM_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[1].datapath[0].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[1].datapath[0].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[1].datapath[0].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[1].datapath[0].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[1].datapath[0].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[1].datapath[0].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#20 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[1].datapath[1].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#21 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[1].datapath[1].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#22 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[1].datapath[1].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#23 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[1].datapath[1].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#24 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[1].datapath[1].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#25 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[1].datapath[1].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#26 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[1].pa_fifo/MEMORY/RAM_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#27 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[2].datapath[0].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#28 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[2].datapath[0].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#29 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[2].datapath[0].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#30 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[2].datapath[0].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#31 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[2].datapath[0].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#32 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[2].datapath[0].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#33 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[2].datapath[1].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#34 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[2].datapath[1].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#35 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[2].datapath[1].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#36 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[2].datapath[1].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#37 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[2].datapath[1].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#38 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[2].datapath[1].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#39 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[2].pa_fifo/MEMORY/RAM_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#40 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[3].datapath[0].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#41 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[3].datapath[0].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#42 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[3].datapath[0].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#43 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[3].datapath[0].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#44 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[3].datapath[0].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#45 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[3].datapath[0].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#46 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[3].datapath[1].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#47 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[3].datapath[1].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#48 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[3].datapath[1].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#49 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[3].datapath[1].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#50 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[3].datapath[1].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#51 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[3].datapath[1].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#52 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[3].pa_fifo/MEMORY/RAM_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#53 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[4].datapath[0].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#54 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[4].datapath[0].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#55 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[4].datapath[0].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#56 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[4].datapath[0].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#57 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[4].datapath[0].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#58 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[4].datapath[0].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#59 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[4].datapath[1].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#60 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[4].datapath[1].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#61 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[4].datapath[1].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#62 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[4].datapath[1].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#63 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[4].datapath[1].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#64 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[4].datapath[1].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#65 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[4].pa_fifo/MEMORY/RAM_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#66 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[5].datapath[0].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#67 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[5].datapath[0].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#68 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[5].datapath[0].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#69 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[5].datapath[0].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#70 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[5].datapath[0].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#71 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[5].datapath[0].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#72 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[5].datapath[1].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#73 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[5].datapath[1].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#74 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[5].datapath[1].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#75 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[5].datapath[1].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#76 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[5].datapath[1].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#77 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[5].datapath[1].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#78 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[5].pa_fifo/MEMORY/RAM_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#79 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[6].datapath[0].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#80 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[6].datapath[0].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#81 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[6].datapath[0].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#82 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[6].datapath[0].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#83 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[6].datapath[0].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#84 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[6].datapath[0].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#85 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[6].datapath[1].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#86 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[6].datapath[1].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#87 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[6].datapath[1].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#88 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[6].datapath[1].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#89 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[6].datapath[1].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#90 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[6].datapath[1].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#91 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[6].pa_fifo/MEMORY/RAM_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#92 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[7].datapath[0].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#93 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[7].datapath[0].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#94 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[7].datapath[0].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#95 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[7].datapath[0].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#96 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[7].datapath[0].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#97 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[7].datapath[0].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#98 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[7].datapath[1].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#99 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[7].datapath[1].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#100 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[7].datapath[1].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#101 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[7].datapath[1].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#102 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[7].datapath[1].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#103 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[7].datapath[1].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#104 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[7].pa_fifo/MEMORY/RAM_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#105 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[8].datapath[0].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#106 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[8].datapath[0].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#107 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[8].datapath[0].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#108 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[8].datapath[0].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#109 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[8].datapath[0].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#110 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[8].datapath[0].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#111 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[8].datapath[1].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#112 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[8].datapath[1].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#113 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[8].datapath[1].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#114 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[8].datapath[1].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#115 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[8].datapath[1].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#116 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[8].datapath[1].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#117 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[8].pa_fifo/MEMORY/RAM_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#118 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[9].datapath[0].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#119 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[9].datapath[0].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#120 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[9].datapath[0].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#121 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[9].datapath[0].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#122 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[9].datapath[0].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#123 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[9].datapath[0].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#124 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[9].datapath[1].router/BRAM_1_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#125 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[9].datapath[1].router/BRAM_1_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#126 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[9].datapath[1].router/BRAM_2_data/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#127 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[9].datapath[1].router/BRAM_2_data/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#128 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[9].datapath[1].router/BRAM_weight/RAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#129 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[9].datapath[1].router/BRAM_weight/RAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#130 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance para[9].pa_fifo/MEMORY/RAM_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-12#1 Warning
DSP input not registered  
DSP instance para[0].datapath[0].router/addition_time_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#2 Warning
DSP input not registered  
DSP instance para[0].datapath[0].router/multiplication_time_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance controller/counter_kernel2.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on biasIn[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on biasIn[10] relative to clock(s) clk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on biasIn[11] relative to clock(s) clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on biasIn[12] relative to clock(s) clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on biasIn[13] relative to clock(s) clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on biasIn[14] relative to clock(s) clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on biasIn[15] relative to clock(s) clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on biasIn[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on biasIn[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on biasIn[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on biasIn[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on biasIn[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on biasIn[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on biasIn[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on biasIn[8] relative to clock(s) clk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on biasIn[9] relative to clock(s) clk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on cpuTask relative to clock(s) clk 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on dataIn[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on dataIn[10] relative to clock(s) clk 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on dataIn[11] relative to clock(s) clk 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on dataIn[12] relative to clock(s) clk 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on dataIn[13] relative to clock(s) clk 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on dataIn[14] relative to clock(s) clk 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on dataIn[15] relative to clock(s) clk 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on dataIn[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on dataIn[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on dataIn[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on dataIn[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on dataIn[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on dataIn[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on dataIn[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on dataIn[8] relative to clock(s) clk 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on dataIn[9] relative to clock(s) clk 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on featuresIn[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on featuresIn[10] relative to clock(s) clk 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on featuresIn[11] relative to clock(s) clk 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on featuresIn[12] relative to clock(s) clk 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on featuresIn[13] relative to clock(s) clk 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on featuresIn[14] relative to clock(s) clk 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on featuresIn[15] relative to clock(s) clk 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on featuresIn[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on featuresIn[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on featuresIn[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on featuresIn[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on featuresIn[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on featuresIn[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on featuresIn[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on featuresIn[8] relative to clock(s) clk 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on featuresIn[9] relative to clock(s) clk 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on featuresOut[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on featuresOut[10] relative to clock(s) clk 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on featuresOut[11] relative to clock(s) clk 
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on featuresOut[12] relative to clock(s) clk 
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on featuresOut[13] relative to clock(s) clk 
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on featuresOut[14] relative to clock(s) clk 
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on featuresOut[15] relative to clock(s) clk 
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on featuresOut[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on featuresOut[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on featuresOut[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on featuresOut[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on featuresOut[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on featuresOut[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on featuresOut[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on featuresOut[8] relative to clock(s) clk 
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on featuresOut[9] relative to clock(s) clk 
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on kernelSize[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on kernelSize[10] relative to clock(s) clk 
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on kernelSize[11] relative to clock(s) clk 
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on kernelSize[12] relative to clock(s) clk 
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on kernelSize[13] relative to clock(s) clk 
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on kernelSize[14] relative to clock(s) clk 
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on kernelSize[15] relative to clock(s) clk 
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on kernelSize[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on kernelSize[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on kernelSize[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on kernelSize[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on kernelSize[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on kernelSize[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on kernelSize[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on kernelSize[8] relative to clock(s) clk 
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on kernelSize[9] relative to clock(s) clk 
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on mode_sel relative to clock(s) clk 
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clk 
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on sizeInput[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on sizeInput[10] relative to clock(s) clk 
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on sizeInput[11] relative to clock(s) clk 
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on sizeInput[12] relative to clock(s) clk 
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on sizeInput[13] relative to clock(s) clk 
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on sizeInput[14] relative to clock(s) clk 
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on sizeInput[15] relative to clock(s) clk 
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on sizeInput[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on sizeInput[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on sizeInput[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on sizeInput[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on sizeInput[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on sizeInput[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on sizeInput[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on sizeInput[8] relative to clock(s) clk 
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on sizeInput[9] relative to clock(s) clk 
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[10] relative to clock(s) clk 
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[11] relative to clock(s) clk 
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[12] relative to clock(s) clk 
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[13] relative to clock(s) clk 
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[14] relative to clock(s) clk 
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[15] relative to clock(s) clk 
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[8] relative to clock(s) clk 
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An input delay is missing on sizeOutput[9] relative to clock(s) clk 
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An input delay is missing on validIn relative to clock(s) clk 
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An input delay is missing on weightIn[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An input delay is missing on weightIn[10] relative to clock(s) clk 
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An input delay is missing on weightIn[11] relative to clock(s) clk 
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An input delay is missing on weightIn[12] relative to clock(s) clk 
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An input delay is missing on weightIn[13] relative to clock(s) clk 
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An input delay is missing on weightIn[14] relative to clock(s) clk 
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An input delay is missing on weightIn[15] relative to clock(s) clk 
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An input delay is missing on weightIn[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An input delay is missing on weightIn[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An input delay is missing on weightIn[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An input delay is missing on weightIn[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An input delay is missing on weightIn[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An input delay is missing on weightIn[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An input delay is missing on weightIn[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An input delay is missing on weightIn[8] relative to clock(s) clk 
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An input delay is missing on weightIn[9] relative to clock(s) clk 
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An input delay is missing on writeBias relative to clock(s) clk 
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An input delay is missing on writeWeight relative to clock(s) clk 
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An output delay is missing on data_out_f[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An output delay is missing on data_out_f[10] relative to clock(s) clk 
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An output delay is missing on data_out_f[11] relative to clock(s) clk 
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An output delay is missing on data_out_f[12] relative to clock(s) clk 
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An output delay is missing on data_out_f[13] relative to clock(s) clk 
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An output delay is missing on data_out_f[14] relative to clock(s) clk 
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An output delay is missing on data_out_f[15] relative to clock(s) clk 
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An output delay is missing on data_out_f[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An output delay is missing on data_out_f[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#144 Warning
Missing input or output delay  
An output delay is missing on data_out_f[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#145 Warning
Missing input or output delay  
An output delay is missing on data_out_f[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#146 Warning
Missing input or output delay  
An output delay is missing on data_out_f[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#147 Warning
Missing input or output delay  
An output delay is missing on data_out_f[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#148 Warning
Missing input or output delay  
An output delay is missing on data_out_f[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#149 Warning
Missing input or output delay  
An output delay is missing on data_out_f[8] relative to clock(s) clk 
Related violations: <none>

TIMING-18#150 Warning
Missing input or output delay  
An output delay is missing on data_out_f[9] relative to clock(s) clk 
Related violations: <none>

TIMING-18#151 Warning
Missing input or output delay  
An output delay is missing on valid_out relative to clock(s) clk 
Related violations: <none>


