verilog xil_defaultlib "../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" --include "../../../../ex1_1.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../ex1_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" --include "../../../../ex1_1.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../ex1_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" --include "../../../../ex1_1.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../ex1_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../../ex1_1.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../ex1_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../ex1_1.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../ex1_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" --include "../../../../ex1_1.srcs/sources_1/bd/design_1/ipshared/100a" --include "../../../../ex1_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
