--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.671 ns
From           : PIO_DAT[5]
To             : FreeRun:freerun|FRLoadReg[11]
From Clock     : --
To Clock       : Clk100M
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 10.976 ns
From           : ManchEncode:mancho|DV_Buf
To             : TP_DV_Delayed
From Clock     : Clk100M
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 5.964 ns
From           : AuxIn[7]
To             : PIO_DAT[6]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.007 ns
From           : PIO_nWR
To             : PIO_Interface:pio|rPIO_nWR
From Clock     : --
To Clock       : Clk100M
Failed Paths   : 0

Type           : Clock Setup: 'Clk100M'
Slack          : 1.385 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 116.08 MHz ( period = 8.615 ns )
From           : ClkDiv:clkd|clk_adj_div[0]
To             : ClkDiv:clkd|clk_cntr2[0]
From Clock     : Clk100M
To Clock       : Clk100M
Failed Paths   : 0

Type           : Clock Setup: 'PIO_nWR'
Slack          : 8.630 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : Restricted to 304.04 MHz ( period = 3.289 ns )
From           : PIO_Interface:pio|ModeReg[0]
To             : PIO_Interface:pio|ModeReg[0]
From Clock     : PIO_nWR
To Clock       : PIO_nWR
Failed Paths   : 0

Type           : Clock Hold: 'Clk100M'
Slack          : 0.873 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : ManchEncode:mancho|reg[1]
To             : ManchEncode:mancho|reg[0]
From Clock     : Clk100M
To Clock       : Clk100M
Failed Paths   : 0

Type           : Clock Hold: 'PIO_nWR'
Slack          : 1.024 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : PIO_Interface:pio|ModeReg[0]
To             : PIO_Interface:pio|ModeReg[0]
From Clock     : PIO_nWR
To Clock       : PIO_nWR
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

