INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_xlconcat_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_1_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig_sim.v:1187]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig_sim.v:1191]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig_sim.v:1192]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig_sim.v:1193]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig_sim.v:1320]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_sarn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sarn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_srn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_srn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_bsw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1GOYQYZ
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-311] analyzing module s01_entry_pipeline_imp_1W4H5O0
INFO: [VRFC 10-311] analyzing module s01_nodes_imp_1RW0SI0
INFO: [VRFC 10-311] analyzing module switchboards_imp_4N4PBE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mytransmitter_v1_0_S00_AXI
WARNING: [VRFC 10-756] identifier cs is used before its declaration [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S00_AXI.v:269]
WARNING: [VRFC 10-756] identifier cs is used before its declaration [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S00_AXI.v:270]
WARNING: [VRFC 10-756] identifier reg_button is used before its declaration [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S00_AXI.v:411]
WARNING: [VRFC 10-756] identifier reg_button is used before its declaration [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S00_AXI.v:412]
WARNING: [VRFC 10-756] identifier reg_button is used before its declaration [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S00_AXI.v:413]
WARNING: [VRFC 10-756] identifier reg_button is used before its declaration [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S00_AXI.v:414]
WARNING: [VRFC 10-756] identifier reg_deboucing is used before its declaration [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S00_AXI.v:442]
WARNING: [VRFC 10-756] identifier reg_deboucing is used before its declaration [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S00_AXI.v:446]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S_AXI_INTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mytransmitter_v1_0_S_AXI_INTR
WARNING: [VRFC 10-756] identifier reg_button is used before its declaration [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S_AXI_INTR.v:455]
WARNING: [VRFC 10-756] identifier reg_button is used before its declaration [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S_AXI_INTR.v:456]
WARNING: [VRFC 10-756] identifier reg_button is used before its declaration [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S_AXI_INTR.v:457]
WARNING: [VRFC 10-756] identifier reg_button is used before its declaration [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S_AXI_INTR.v:458]
WARNING: [VRFC 10-756] identifier reg_deboucing is used before its declaration [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S_AXI_INTR.v:486]
WARNING: [VRFC 10-756] identifier reg_deboucing is used before its declaration [/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0_S_AXI_INTR.v:490]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/8da1/hdl/mytransmitter_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mytransmitter_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mytransmitter_0_0/sim/design_1_mytransmitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mytransmitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.srcs/sources_1/bd/design_1/ip/design_1_PmodALS_0_0/src/PmodALS_pmod_bridge_0_0/src/pmod_concat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_concat
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_PmodALS_0_0/src/PmodALS_pmod_bridge_0_0/sim/PmodALS_pmod_bridge_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodALS_pmod_bridge_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.srcs/sources_1/bd/design_1/ipshared/457a/src/PmodALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodALS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_PmodALS_0_0/sim/design_1_PmodALS_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PmodALS_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/b0af/hdl/mydecisionslave_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydecisionslave_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/b0af/hdl/mydecisionslave_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydecisionslave_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_mydecisionslave_0_0/sim/design_1_mydecisionslave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mydecisionslave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/a914/hdl/myALSMaster_v1_0_MALS_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myALSMaster_v1_0_MALS_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ipshared/a914/hdl/myALSMaster_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myALSMaster_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/ip/design_1_myALSMaster_0_0/sim/design_1_myALSMaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_myALSMaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module hier_0_imp_MHUNTD
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_8RVYHO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1UTB3Y5
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_7ANRHB
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1W07O72
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_5LX7BU
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1XR4ZAZ
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_4YOIXL
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_1YO2N20
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_2FYR80
INFO: [VRFC 10-311] analyzing module m09_couplers_imp_1S9IENL
INFO: [VRFC 10-311] analyzing module m10_couplers_imp_1JMMVIC
INFO: [VRFC 10-311] analyzing module m11_couplers_imp_AVFHLX
INFO: [VRFC 10-311] analyzing module m12_couplers_imp_1L2AF0N
INFO: [VRFC 10-311] analyzing module m13_couplers_imp_9PFI3Q
INFO: [VRFC 10-311] analyzing module m14_couplers_imp_1IC4S8Y
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_2REGHR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/oliver/Desktop/ece532/lab/lab/lab5_try2/lab5_try2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
