#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jul 22 20:43:28 2024
# Process ID: 5184
# Current directory: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1
# Command line: vivado -log ebit_z7010_top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ebit_z7010_top_wrapper.tcl -notrace
# Log file: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/ebit_z7010_top_wrapper.vdi
# Journal file: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/vivado.jou
# Running On: LAPTOP-PAWEL, OS: Linux, CPU Frequency: 3193.919 MHz, CPU Physical cores: 16, Host memory: 8015 MB
#-----------------------------------------------------------
source ebit_z7010_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/LED_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/DPUCZDX8G_v3_3_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/project_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:11 . Memory (MB): peak = 2723.773 ; gain = 0.000 ; free physical = 4837 ; free virtual = 21080
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2723.773 ; gain = 0.000 ; free physical = 4782 ; free virtual = 21026
Command: link_design -top ebit_z7010_top_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_5/ebit_z7010_top_axi_gpio_0_5.dcp' for cell 'ebit_z7010_top_i/DIR'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_3/ebit_z7010_top_axi_gpio_0_3.dcp' for cell 'ebit_z7010_top_i/Encoder'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_FOC_top_0_0/ebit_z7010_top_FOC_top_0_0.dcp' for cell 'ebit_z7010_top_i/FOC_top_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_LED_controller_0_0/ebit_z7010_top_LED_controller_0_0.dcp' for cell 'ebit_z7010_top_i/LED_controller_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_6/ebit_z7010_top_axi_gpio_0_6.dcp' for cell 'ebit_z7010_top_i/PWM_CH_U'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_8/ebit_z7010_top_axi_gpio_0_8.dcp' for cell 'ebit_z7010_top_i/PWM_CH_V'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_7/ebit_z7010_top_axi_gpio_0_7.dcp' for cell 'ebit_z7010_top_i/PWM_CH_W'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_9/ebit_z7010_top_axi_gpio_0_9.dcp' for cell 'ebit_z7010_top_i/SIM_CLK_FOC'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_4/ebit_z7010_top_axi_gpio_0_4.dcp' for cell 'ebit_z7010_top_i/STEP'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_1/ebit_z7010_top_axi_gpio_0_1.dcp' for cell 'ebit_z7010_top_i/XADC_ADDR'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_2/ebit_z7010_top_axi_gpio_0_2.dcp' for cell 'ebit_z7010_top_i/XADC_DATA'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/ebit_z7010_top_debug_bridge_0_0.dcp' for cell 'ebit_z7010_top_i/debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_processing_system7_0_0/ebit_z7010_top_processing_system7_0_0.dcp' for cell 'ebit_z7010_top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_rst_ps7_0_50M_0/ebit_z7010_top_rst_ps7_0_50M_0.dcp' for cell 'ebit_z7010_top_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_xbar_0/ebit_z7010_top_xbar_0.dcp' for cell 'ebit_z7010_top_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_auto_pc_0/ebit_z7010_top_auto_pc_0.dcp' for cell 'ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_s00_data_fifo_0/ebit_z7010_top_s00_data_fifo_0.dcp' for cell 'ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_0/bd_5d6e_axi_jtag_0.dcp' for cell 'ebit_z7010_top_i/debug_bridge/U0/axi_jtag'
INFO: [Project 1-454] Reading design checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_1/bd_5d6e_bsip_0.dcp' for cell 'ebit_z7010_top_i/debug_bridge/U0/bsip'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2723.777 ; gain = 0.000 ; free physical = 4356 ; free virtual = 20610
INFO: [Netlist 29-17] Analyzing 648 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main UUID: f4f6da45-c39b-5f0c-b47f-28ca12207548 
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_6/ebit_z7010_top_axi_gpio_0_6.xdc] for cell 'ebit_z7010_top_i/PWM_CH_U/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_6/ebit_z7010_top_axi_gpio_0_6.xdc] for cell 'ebit_z7010_top_i/PWM_CH_U/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'position'. The XDC file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/ip/position/position.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'position'. The XDC file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/ip/position/position_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'axi_gpio_0'. The XDC file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/ip/axi_gpio_0/axi_gpio_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'axi_gpio_0'. The XDC file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/ip/axi_gpio_0/axi_gpio_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xadc_wiz_0'. The XDC file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc will not be read for any cell of this module.
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_FOC_top_0_0/FOC_BLDC.srcs/constrs_1/new/firstconstraints.xdc] for cell 'ebit_z7010_top_i/FOC_top_0/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_FOC_top_0_0/FOC_BLDC.srcs/constrs_1/new/firstconstraints.xdc] for cell 'ebit_z7010_top_i/FOC_top_0/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_FOC_top_0_0/FOC_BLDC.srcs/sources_1/ip/ILA_FOC_core/ila_v6_2/constraints/ila.xdc] for cell 'ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_FOC_top_0_0/FOC_BLDC.srcs/sources_1/ip/ILA_FOC_core/ila_v6_2/constraints/ila.xdc] for cell 'ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_9/ebit_z7010_top_axi_gpio_0_9.xdc] for cell 'ebit_z7010_top_i/SIM_CLK_FOC/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_9/ebit_z7010_top_axi_gpio_0_9.xdc] for cell 'ebit_z7010_top_i/SIM_CLK_FOC/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_9/ebit_z7010_top_axi_gpio_0_9_board.xdc] for cell 'ebit_z7010_top_i/SIM_CLK_FOC/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_9/ebit_z7010_top_axi_gpio_0_9_board.xdc] for cell 'ebit_z7010_top_i/SIM_CLK_FOC/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_8/ebit_z7010_top_axi_gpio_0_8.xdc] for cell 'ebit_z7010_top_i/PWM_CH_V/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_8/ebit_z7010_top_axi_gpio_0_8.xdc] for cell 'ebit_z7010_top_i/PWM_CH_V/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_8/ebit_z7010_top_axi_gpio_0_8_board.xdc] for cell 'ebit_z7010_top_i/PWM_CH_V/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_8/ebit_z7010_top_axi_gpio_0_8_board.xdc] for cell 'ebit_z7010_top_i/PWM_CH_V/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_7/ebit_z7010_top_axi_gpio_0_7.xdc] for cell 'ebit_z7010_top_i/PWM_CH_W/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_7/ebit_z7010_top_axi_gpio_0_7.xdc] for cell 'ebit_z7010_top_i/PWM_CH_W/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_7/ebit_z7010_top_axi_gpio_0_7_board.xdc] for cell 'ebit_z7010_top_i/PWM_CH_W/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_7/ebit_z7010_top_axi_gpio_0_7_board.xdc] for cell 'ebit_z7010_top_i/PWM_CH_W/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_processing_system7_0_0/ebit_z7010_top_processing_system7_0_0.xdc] for cell 'ebit_z7010_top_i/processing_system7_0/inst'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_processing_system7_0_0/ebit_z7010_top_processing_system7_0_0.xdc] for cell 'ebit_z7010_top_i/processing_system7_0/inst'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_6/ebit_z7010_top_axi_gpio_0_6_board.xdc] for cell 'ebit_z7010_top_i/PWM_CH_U/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_6/ebit_z7010_top_axi_gpio_0_6_board.xdc] for cell 'ebit_z7010_top_i/PWM_CH_U/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_5/ebit_z7010_top_axi_gpio_0_5.xdc] for cell 'ebit_z7010_top_i/DIR/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_5/ebit_z7010_top_axi_gpio_0_5.xdc] for cell 'ebit_z7010_top_i/DIR/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_5/ebit_z7010_top_axi_gpio_0_5_board.xdc] for cell 'ebit_z7010_top_i/DIR/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_5/ebit_z7010_top_axi_gpio_0_5_board.xdc] for cell 'ebit_z7010_top_i/DIR/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_4/ebit_z7010_top_axi_gpio_0_4.xdc] for cell 'ebit_z7010_top_i/STEP/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_4/ebit_z7010_top_axi_gpio_0_4.xdc] for cell 'ebit_z7010_top_i/STEP/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_4/ebit_z7010_top_axi_gpio_0_4_board.xdc] for cell 'ebit_z7010_top_i/STEP/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_4/ebit_z7010_top_axi_gpio_0_4_board.xdc] for cell 'ebit_z7010_top_i/STEP/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_3/ebit_z7010_top_axi_gpio_0_3.xdc] for cell 'ebit_z7010_top_i/Encoder/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_3/ebit_z7010_top_axi_gpio_0_3.xdc] for cell 'ebit_z7010_top_i/Encoder/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_3/ebit_z7010_top_axi_gpio_0_3_board.xdc] for cell 'ebit_z7010_top_i/Encoder/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_3/ebit_z7010_top_axi_gpio_0_3_board.xdc] for cell 'ebit_z7010_top_i/Encoder/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_2/ebit_z7010_top_axi_gpio_0_2.xdc] for cell 'ebit_z7010_top_i/XADC_DATA/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_2/ebit_z7010_top_axi_gpio_0_2.xdc] for cell 'ebit_z7010_top_i/XADC_DATA/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_2/ebit_z7010_top_axi_gpio_0_2_board.xdc] for cell 'ebit_z7010_top_i/XADC_DATA/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_2/ebit_z7010_top_axi_gpio_0_2_board.xdc] for cell 'ebit_z7010_top_i/XADC_DATA/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_1/ebit_z7010_top_axi_gpio_0_1.xdc] for cell 'ebit_z7010_top_i/XADC_ADDR/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_1/ebit_z7010_top_axi_gpio_0_1.xdc] for cell 'ebit_z7010_top_i/XADC_ADDR/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_1/ebit_z7010_top_axi_gpio_0_1_board.xdc] for cell 'ebit_z7010_top_i/XADC_ADDR/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_axi_gpio_0_1/ebit_z7010_top_axi_gpio_0_1_board.xdc] for cell 'ebit_z7010_top_i/XADC_ADDR/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_rst_ps7_0_50M_0/ebit_z7010_top_rst_ps7_0_50M_0.xdc] for cell 'ebit_z7010_top_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_rst_ps7_0_50M_0/ebit_z7010_top_rst_ps7_0_50M_0.xdc] for cell 'ebit_z7010_top_i/rst_ps7_0_50M/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_rst_ps7_0_50M_0/ebit_z7010_top_rst_ps7_0_50M_0_board.xdc] for cell 'ebit_z7010_top_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_rst_ps7_0_50M_0/ebit_z7010_top_rst_ps7_0_50M_0_board.xdc] for cell 'ebit_z7010_top_i/rst_ps7_0_50M/U0'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.srcs/constrs_1/new/ebit_z7010_top.xdc]
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.srcs/constrs_1/new/ebit_z7010_top.xdc]
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_s00_data_fifo_0/ebit_z7010_top_s00_data_fifo_0_clocks.xdc] for cell 'ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_s00_data_fifo_0/ebit_z7010_top_s00_data_fifo_0_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_s00_data_fifo_0/ebit_z7010_top_s00_data_fifo_0_clocks.xdc:6]
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_s00_data_fifo_0/ebit_z7010_top_s00_data_fifo_0_clocks.xdc] for cell 'ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc:5]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2890.645 ; gain = 110.844 ; free physical = 3781 ; free virtual = 20049
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.gen/sources_1/bd/ebit_z7010_top/ip/ebit_z7010_top_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 5 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3146.770 ; gain = 0.000 ; free physical = 3772 ; free virtual = 20071
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 32 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

36 Infos, 2 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3146.770 ; gain = 422.996 ; free physical = 3772 ; free virtual = 20071
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3146.770 ; gain = 0.000 ; free physical = 3757 ; free virtual = 20057

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 172324a84

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3146.770 ; gain = 0.000 ; free physical = 3739 ; free virtual = 20039

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e43bf03438bf686.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3207.582 ; gain = 0.000 ; free physical = 3394 ; free virtual = 19751
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1a2b03c5d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 3207.582 ; gain = 43.781 ; free physical = 3394 ; free virtual = 19751

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_4, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-19]_i_4 into driver instance ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_8, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2777aa05a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 3207.582 ; gain = 43.781 ; free physical = 3409 ; free virtual = 19766
INFO: [Opt 31-389] Phase Retarget created 111 cells and removed 178 cells
INFO: [Opt 31-1021] In phase Retarget, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
Phase 3 Constant propagation | Checksum: 22c21b3db

Time (s): cpu = 00:00:17 ; elapsed = 00:00:42 . Memory (MB): peak = 3207.582 ; gain = 43.781 ; free physical = 3409 ; free virtual = 19766
INFO: [Opt 31-389] Phase Constant propagation created 48 cells and removed 1162 cells
INFO: [Opt 31-1021] In phase Constant propagation, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 19a18e18a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 3207.582 ; gain = 43.781 ; free physical = 3405 ; free virtual = 19762
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 259 cells
INFO: [Opt 31-1021] In phase Sweep, 1011 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst to drive 7993 load(s) on clock net ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o_BUFG[0]
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 20c3a439f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 3207.582 ; gain = 43.781 ; free physical = 3404 ; free virtual = 19761
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 20c3a439f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 3207.582 ; gain = 43.781 ; free physical = 3404 ; free virtual = 19761
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 20c3a439f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 3207.582 ; gain = 43.781 ; free physical = 3404 ; free virtual = 19761
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             111  |             178  |                                             75  |
|  Constant propagation         |              48  |            1162  |                                             64  |
|  Sweep                        |               0  |             259  |                                           1011  |
|  BUFG optimization            |               1  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             61  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3207.582 ; gain = 0.000 ; free physical = 3404 ; free virtual = 19761
Ending Logic Optimization Task | Checksum: 191c115dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 3207.582 ; gain = 43.781 ; free physical = 3404 ; free virtual = 19761

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 25 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 1 Total Ports: 50
Ending PowerOpt Patch Enables Task | Checksum: 1fb490717

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3541.488 ; gain = 0.000 ; free physical = 3340 ; free virtual = 19704
Ending Power Optimization Task | Checksum: 1fb490717

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3541.488 ; gain = 333.906 ; free physical = 3353 ; free virtual = 19716

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fb490717

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.488 ; gain = 0.000 ; free physical = 3353 ; free virtual = 19716

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.488 ; gain = 0.000 ; free physical = 3353 ; free virtual = 19716
Ending Netlist Obfuscation Task | Checksum: 21bfa9c62

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3541.488 ; gain = 0.000 ; free physical = 3353 ; free virtual = 19716
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 3541.488 ; gain = 394.719 ; free physical = 3353 ; free virtual = 19716
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3541.488 ; gain = 0.000 ; free physical = 3322 ; free virtual = 19685
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/ebit_z7010_top_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ebit_z7010_top_wrapper_drc_opted.rpt -pb ebit_z7010_top_wrapper_drc_opted.pb -rpx ebit_z7010_top_wrapper_drc_opted.rpx
Command: report_drc -file ebit_z7010_top_wrapper_drc_opted.rpt -pb ebit_z7010_top_wrapper_drc_opted.pb -rpx ebit_z7010_top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/ebit_z7010_top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3273 ; free virtual = 19638
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19ee634a1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3273 ; free virtual = 19638
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3273 ; free virtual = 19638

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-461] A non-muxed BUFG 'dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck' is driven by another global buffer 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG'. Remove non-muxed BUFG if it is not desired.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1406f34d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3291 ; free virtual = 19659

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d810d5f6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3279 ; free virtual = 19648

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d810d5f6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3279 ; free virtual = 19648
Phase 1 Placer Initialization | Checksum: 1d810d5f6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3279 ; free virtual = 19649

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15ae52400

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3249 ; free virtual = 19619

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1676b70f7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3246 ; free virtual = 19616

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1676b70f7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3245 ; free virtual = 19615

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 33 LUTNM shape to break, 451 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 14, two critical 19, total 33, new lutff created 4
INFO: [Physopt 32-1138] End 1 Pass. Optimized 232 nets or LUTs. Breaked 33 LUTs, combined 199 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3228 ; free virtual = 19601

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           33  |            199  |                   232  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           33  |            199  |                   232  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1df1e150d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3229 ; free virtual = 19602
Phase 2.4 Global Placement Core | Checksum: 1dece1cca

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3223 ; free virtual = 19596
Phase 2 Global Placement | Checksum: 1dece1cca

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3230 ; free virtual = 19604

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1169d4733

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3234 ; free virtual = 19607

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 208bfc659

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3224 ; free virtual = 19597

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27c34a636

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3231 ; free virtual = 19605

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2114d714a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3231 ; free virtual = 19605

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 206013176

Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3229 ; free virtual = 19603

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 177a87655

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3215 ; free virtual = 19589

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d5150237

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3215 ; free virtual = 19589

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20bb92fd3

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3215 ; free virtual = 19589

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1eb519856

Time (s): cpu = 00:01:12 ; elapsed = 00:00:33 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3209 ; free virtual = 19583
Phase 3 Detail Placement | Checksum: 1eb519856

Time (s): cpu = 00:01:12 ; elapsed = 00:00:33 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3209 ; free virtual = 19583

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1413184f1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.520 | TNS=-343.794 |
Phase 1 Physical Synthesis Initialization | Checksum: 110170cc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3206 ; free virtual = 19580
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 168e7e72d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3205 ; free virtual = 19580
Phase 4.1.1.1 BUFG Insertion | Checksum: 1413184f1

Time (s): cpu = 00:01:23 ; elapsed = 00:00:36 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3201 ; free virtual = 19575

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.365. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15d4fb7b5

Time (s): cpu = 00:01:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3200 ; free virtual = 19575

Time (s): cpu = 00:01:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3200 ; free virtual = 19575
Phase 4.1 Post Commit Optimization | Checksum: 15d4fb7b5

Time (s): cpu = 00:01:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3200 ; free virtual = 19575

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15d4fb7b5

Time (s): cpu = 00:01:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3200 ; free virtual = 19575

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15d4fb7b5

Time (s): cpu = 00:01:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3200 ; free virtual = 19574
Phase 4.3 Placer Reporting | Checksum: 15d4fb7b5

Time (s): cpu = 00:01:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3200 ; free virtual = 19575

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3200 ; free virtual = 19575

Time (s): cpu = 00:01:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3200 ; free virtual = 19575
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12fd9570e

Time (s): cpu = 00:01:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3200 ; free virtual = 19575
Ending Placer Task | Checksum: 4020e861

Time (s): cpu = 00:01:43 ; elapsed = 00:00:57 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3200 ; free virtual = 19575
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 3 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:45 ; elapsed = 00:00:57 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3220 ; free virtual = 19594
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3216 ; free virtual = 19590
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/ebit_z7010_top_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3212 ; free virtual = 19587
INFO: [runtcl-4] Executing : report_io -file ebit_z7010_top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3206 ; free virtual = 19580
INFO: [runtcl-4] Executing : report_utilization -file ebit_z7010_top_wrapper_utilization_placed.rpt -pb ebit_z7010_top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ebit_z7010_top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3218 ; free virtual = 19592
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2ff2a98c ConstDB: 0 ShapeSum: 102e3ed5 RouteDB: 0
Post Restoration Checksum: NetGraph: d4f54830 NumContArr: 5978eca4 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 12e6e34d4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3119 ; free virtual = 19495

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12e6e34d4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3087 ; free virtual = 19463

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12e6e34d4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3087 ; free virtual = 19463
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 16071ed4f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3080 ; free virtual = 19456
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.001 | TNS=-159.777| WHS=-0.408 | THS=-255.652|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1ec976ea4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3074 ; free virtual = 19450
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.001 | TNS=-136.818| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1fc00859b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3073 ; free virtual = 19449

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0304054 %
  Global Horizontal Routing Utilization  = 0.0284926 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18852
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18852
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2165ff5f2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3071 ; free virtual = 19448

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2165ff5f2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3071 ; free virtual = 19448
Phase 3 Initial Routing | Checksum: 1c97c0cc6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3063 ; free virtual = 19440
INFO: [Route 35-580] Design has 22 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+============================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                        |
+====================+===================+============================================================================+
| CLK                | S_AXI_ACLK        | ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/output_reg[0]/D   |
| CLK                | S_AXI_ACLK        | ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/output_reg[-1]/D  |
| CLK                | S_AXI_ACLK        | ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/output_reg[-7]/D  |
| CLK                | S_AXI_ACLK        | ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/output_reg[-4]/D  |
| CLK                | S_AXI_ACLK        | ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/output_reg[-15]/D |
+--------------------+-------------------+----------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2768
 Number of Nodes with overlaps = 724
 Number of Nodes with overlaps = 296
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.866 | TNS=-375.652| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b42356bc

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3053 ; free virtual = 19430

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 831
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.855 | TNS=-348.497| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: cff3c83c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3062 ; free virtual = 19440
Phase 4 Rip-up And Reroute | Checksum: cff3c83c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3062 ; free virtual = 19440

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ef39f14c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3061 ; free virtual = 19439
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.804 | TNS=-311.489| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 225b81247

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3058 ; free virtual = 19436

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 225b81247

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3058 ; free virtual = 19436
Phase 5 Delay and Skew Optimization | Checksum: 225b81247

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3058 ; free virtual = 19436

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 180e66638

Time (s): cpu = 00:01:17 ; elapsed = 00:00:42 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3059 ; free virtual = 19437
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.785 | TNS=-308.251| WHS=-0.361 | THS=-0.553 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 171b4a577

Time (s): cpu = 00:01:17 ; elapsed = 00:00:42 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3057 ; free virtual = 19435
Phase 6.1 Hold Fix Iter | Checksum: 171b4a577

Time (s): cpu = 00:01:17 ; elapsed = 00:00:42 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3057 ; free virtual = 19435

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.785 | TNS=-308.251| WHS=-0.361 | THS=-0.553 |

Phase 6.2 Additional Hold Fix | Checksum: 14a71c53b

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3057 ; free virtual = 19435
Phase 6 Post Hold Fix | Checksum: 1fb07ff20

Time (s): cpu = 00:01:20 ; elapsed = 00:00:44 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3055 ; free virtual = 19433

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.53026 %
  Global Horizontal Routing Utilization  = 12.102 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1824cb309

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3055 ; free virtual = 19433

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1824cb309

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3054 ; free virtual = 19432

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11460d912

Time (s): cpu = 00:01:23 ; elapsed = 00:00:45 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3054 ; free virtual = 19432
WARNING: [Route 35-419] Router was unable to fix hold violation on pin ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D driven by global clock buffer BUFGCTRL_X0Y3.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M_i_1/I0 driven by global clock buffer BUFGCTRL_X0Y3.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1045c756a

Time (s): cpu = 00:01:25 ; elapsed = 00:00:46 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3055 ; free virtual = 19433
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.785 | TNS=-308.251| WHS=-0.361 | THS=-0.553 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1045c756a

Time (s): cpu = 00:01:25 ; elapsed = 00:00:46 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3055 ; free virtual = 19433
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:25 ; elapsed = 00:00:46 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3097 ; free virtual = 19475

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:34 ; elapsed = 00:00:49 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3097 ; free virtual = 19475
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3092 ; free virtual = 19470
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/ebit_z7010_top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3564.551 ; gain = 0.000 ; free physical = 3086 ; free virtual = 19464
INFO: [runtcl-4] Executing : report_drc -file ebit_z7010_top_wrapper_drc_routed.rpt -pb ebit_z7010_top_wrapper_drc_routed.pb -rpx ebit_z7010_top_wrapper_drc_routed.rpx
Command: report_drc -file ebit_z7010_top_wrapper_drc_routed.rpt -pb ebit_z7010_top_wrapper_drc_routed.pb -rpx ebit_z7010_top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/ebit_z7010_top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ebit_z7010_top_wrapper_methodology_drc_routed.rpt -pb ebit_z7010_top_wrapper_methodology_drc_routed.pb -rpx ebit_z7010_top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ebit_z7010_top_wrapper_methodology_drc_routed.rpt -pb ebit_z7010_top_wrapper_methodology_drc_routed.pb -rpx ebit_z7010_top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ebit_z7010.runs/impl_1/ebit_z7010_top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ebit_z7010_top_wrapper_power_routed.rpt -pb ebit_z7010_top_wrapper_power_summary_routed.pb -rpx ebit_z7010_top_wrapper_power_routed.rpx
Command: report_power -file ebit_z7010_top_wrapper_power_routed.rpt -pb ebit_z7010_top_wrapper_power_summary_routed.pb -rpx ebit_z7010_top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
147 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ebit_z7010_top_wrapper_route_status.rpt -pb ebit_z7010_top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ebit_z7010_top_wrapper_timing_summary_routed.rpt -pb ebit_z7010_top_wrapper_timing_summary_routed.pb -rpx ebit_z7010_top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ebit_z7010_top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ebit_z7010_top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ebit_z7010_top_wrapper_bus_skew_routed.rpt -pb ebit_z7010_top_wrapper_bus_skew_routed.pb -rpx ebit_z7010_top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ebit_z7010_top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*(~A4))+((~A3)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*(~A4))+((~A3)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck is driven by another global buffer ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG. Remove non-muxed BUFG if it is not desired
WARNING: [DRC RTSTAT-10] No routable loads: 26 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdo... and (the first 15 of 24 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ebit_z7010_top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3895.375 ; gain = 256.270 ; free physical = 2963 ; free virtual = 19346
INFO: [Common 17-206] Exiting Vivado at Mon Jul 22 20:48:00 2024...
