Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: fetch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fetch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fetch"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : fetch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "A:\Cloud\Git\Verilog_Lab\MIPS_ISA_GROUP\fetch.v" into library work
Parsing module <fetch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fetch>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fetch>.
    Related source file is "A:\Cloud\Git\Verilog_Lab\MIPS_ISA_GROUP\fetch.v".
    Found 32-bit register for signal <tmp_pc>.
    Found 32-bit register for signal <tmp_pc[31]_dff_6_OUT>.
    Found 32-bit register for signal <npc>.
    Found 32-bit adder for signal <tmp_pc[31]_GND_1_o_add_3_OUT> created at line 50.
    Found 1-bit tristate buffer for signal <inst_a<31>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<30>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<29>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<28>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<27>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<26>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<25>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<24>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<23>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<22>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<21>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<20>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<19>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<18>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<17>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<16>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<15>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<14>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<13>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<12>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<11>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<10>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<9>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<8>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<7>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<6>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<5>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<4>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<3>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<2>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<1>> created at line 39
    Found 1-bit tristate buffer for signal <inst_a<0>> created at line 39
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <fetch> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 3
 32-bit register                                       : 3
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 2
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fetch>.
The following registers are absorbed into accumulator <tmp_pc>: 1 register on signal <tmp_pc>.
Unit <fetch> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <inst_a_0> (without init value) has a constant value of 0 in block <fetch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_a_1> (without init value) has a constant value of 0 in block <fetch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_pc_0> (without init value) has a constant value of 0 in block <fetch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_pc_1> (without init value) has a constant value of 0 in block <fetch>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <fetch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fetch, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fetch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 154
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 29
#      LUT2                        : 2
#      LUT3                        : 60
#      MUXCY                       : 29
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 92
#      FD                          : 30
#      FDC                         : 30
#      FDE                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 162
#      IBUF                        : 66
#      OBUF                        : 96

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              90  out of  126800     0%  
 Number of Slice LUTs:                   93  out of  63400     0%  
    Number used as Logic:                93  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     93
   Number with an unused Flip Flop:       3  out of     93     3%  
   Number with an unused LUT:             0  out of     93     0%  
   Number of fully used LUT-FF pairs:    90  out of     93    96%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         163
 Number of bonded IOBs:                 163  out of    210    77%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 92    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.138ns (Maximum Frequency: 467.705MHz)
   Minimum input arrival time before clock: 0.986ns
   Maximum output required time after clock: 0.645ns
   Maximum combinational path delay: 0.280ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.138ns (frequency: 467.705MHz)
  Total number of paths / destination ports: 555 / 90
-------------------------------------------------------------------------
Delay:               2.138ns (Levels of Logic = 31)
  Source:            tmp_pc_2 (FF)
  Destination:       tmp_pc_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: tmp_pc_2 to tmp_pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.361   0.289  tmp_pc_2 (tmp_pc_2)
     INV:I->O              1   0.113   0.000  Maccum_tmp_pc_lut<2>_INV_0 (Maccum_tmp_pc_lut<2>)
     MUXCY:S->O            1   0.353   0.000  Maccum_tmp_pc_cy<2> (Maccum_tmp_pc_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<3> (Maccum_tmp_pc_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<4> (Maccum_tmp_pc_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<5> (Maccum_tmp_pc_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<6> (Maccum_tmp_pc_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<7> (Maccum_tmp_pc_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<8> (Maccum_tmp_pc_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<9> (Maccum_tmp_pc_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<10> (Maccum_tmp_pc_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<11> (Maccum_tmp_pc_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<12> (Maccum_tmp_pc_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<13> (Maccum_tmp_pc_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<14> (Maccum_tmp_pc_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<15> (Maccum_tmp_pc_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<16> (Maccum_tmp_pc_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<17> (Maccum_tmp_pc_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<18> (Maccum_tmp_pc_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<19> (Maccum_tmp_pc_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<20> (Maccum_tmp_pc_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<21> (Maccum_tmp_pc_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<22> (Maccum_tmp_pc_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<23> (Maccum_tmp_pc_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<24> (Maccum_tmp_pc_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<25> (Maccum_tmp_pc_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<26> (Maccum_tmp_pc_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<27> (Maccum_tmp_pc_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<28> (Maccum_tmp_pc_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_tmp_pc_cy<29> (Maccum_tmp_pc_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Maccum_tmp_pc_cy<30> (Maccum_tmp_pc_cy<30>)
     XORCY:CI->O           1   0.370   0.000  Maccum_tmp_pc_xor<31> (Result<31>)
     FDC:D                     0.008          tmp_pc_31
    ----------------------------------------
    Total                      2.138ns (1.849ns logic, 0.289ns route)
                                       (86.5% logic, 13.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 156 / 124
-------------------------------------------------------------------------
Offset:              0.986ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       npc_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to npc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            61   0.001   0.391  reset_IBUF (reset_IBUF)
     INV:I->O             32   0.113   0.386  reset_inv1_INV_0 (reset_inv)
     FDE:CE                    0.095          npc_0
    ----------------------------------------
    Total                      0.986ns (0.209ns logic, 0.777ns route)
                                       (21.2% logic, 78.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 62 / 62
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            inst_a_31 (FF)
  Destination:       inst_a<31> (PAD)
  Source Clock:      clk rising

  Data Path: inst_a_31 to inst_a<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  inst_a_31 (inst_a_31)
     OBUF:I->O                 0.000          inst_a_31_OBUF (inst_a<31>)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               0.280ns (Levels of Logic = 2)
  Source:            inst_r<31> (PAD)
  Destination:       ir<31> (PAD)

  Data Path: inst_r<31> to ir<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  inst_r_31_IBUF (ir_31_OBUF)
     OBUF:I->O                 0.000          ir_31_OBUF (ir<31>)
    ----------------------------------------
    Total                      0.280ns (0.001ns logic, 0.279ns route)
                                       (0.4% logic, 99.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.138|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.18 secs
 
--> 

Total memory usage is 4641200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

