\doxysection{ITM Functions}
\label{group___c_m_s_i_s__core___debug_functions}\index{ITM Functions@{ITM Functions}}


Functions that access the ITM debug interface.  


Collaboration diagram for ITM Functions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=292pt]{group___c_m_s_i_s__core___debug_functions}
\end{center}
\end{figure}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:27
\item 
uint32\+\_\+t \textbf{ Q}\+:1
\item 
uint32\+\_\+t \textbf{ V}\+:1
\item 
uint32\+\_\+t \textbf{ C}\+:1
\item 
uint32\+\_\+t \textbf{ Z}\+:1
\item 
uint32\+\_\+t \textbf{ N}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ \_reserved0}:27\\
\>uint32\_t \textbf{ Q}:1\\
\>uint32\_t \textbf{ V}:1\\
\>uint32\_t \textbf{ C}:1\\
\>uint32\_t \textbf{ Z}:1\\
\>uint32\_t \textbf{ N}:1\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ ISR}\+:9
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ ISR}:9\\
\>uint32\_t \textbf{ \_reserved0}:23\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ ISR}\+:9
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:15
\item 
uint32\+\_\+t \textbf{ T}\+:1
\item 
uint32\+\_\+t \textbf{ IT}\+:2
\item 
uint32\+\_\+t \textbf{ Q}\+:1
\item 
uint32\+\_\+t \textbf{ V}\+:1
\item 
uint32\+\_\+t \textbf{ C}\+:1
\item 
uint32\+\_\+t \textbf{ Z}\+:1
\item 
uint32\+\_\+t \textbf{ N}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ ISR}:9\\
\>uint32\_t \textbf{ \_reserved0}:15\\
\>uint32\_t \textbf{ T}:1\\
\>uint32\_t \textbf{ IT}:2\\
\>uint32\_t \textbf{ Q}:1\\
\>uint32\_t \textbf{ V}:1\\
\>uint32\_t \textbf{ C}:1\\
\>uint32\_t \textbf{ Z}:1\\
\>uint32\_t \textbf{ N}:1\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ n\+PRIV}\+:1
\item 
uint32\+\_\+t \textbf{ SPSEL}\+:1
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved1}\+:30
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ \_reserved1}:30\\
\} \textbf{ b}\\

\end{tabbing}\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ IABR} [8U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint8\+\_\+t \textbf{ IP} [240U]
\item 
uint32\+\_\+t \textbf{ RESERVED5} [644U]
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ STIR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ VTOR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint8\+\_\+t \textbf{ SHP} [12U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CFSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ HFSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ DFSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ MMFAR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ BFAR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ AFSR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ PFR} [2U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ DFR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ADR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ MMFR} [4U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ISAR} [5U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CPACR}
\item 
uint32\+\_\+t \textbf{ RESERVED0} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ICTR}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint8\+\_\+t \textbf{ u8}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint16\+\_\+t \textbf{ u16}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ u32}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\textbf{ \_\_OM} uint8\_t \textbf{ u8}\\
\>\textbf{ \_\_OM} uint16\_t \textbf{ u16}\\
\>\textbf{ \_\_OM} uint32\_t \textbf{ u32}\\
\} \textbf{ PORT} [32U]\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ RESERVED0} [864U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ TER}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [15U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ TPR}
\item 
uint32\+\_\+t \textbf{ RESERVED2} [15U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ TCR}
\item 
uint32\+\_\+t \textbf{ RESERVED3} [29U]
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ IWR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ IRR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ IMCR}
\item 
uint32\+\_\+t \textbf{ RESERVED4} [43U]
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ LAR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ LSR}
\item 
uint32\+\_\+t \textbf{ RESERVED5} [6U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ PID4}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ PID5}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ PID6}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ PID7}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ PID0}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ PID1}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ PID2}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ PID3}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ CID0}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ CID1}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ CID2}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ CID3}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CTRL}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CYCCNT}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CPICNT}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ EXCCNT}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ SLEEPCNT}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ LSUCNT}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FOLDCNT}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ PCSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP0}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ MASK0}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION0}
\item 
uint32\+\_\+t \textbf{ RESERVED0} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP1}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ MASK1}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION1}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP2}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ MASK2}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION2}
\item 
uint32\+\_\+t \textbf{ RESERVED2} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ COMP3}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ MASK3}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FUNCTION3}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ SSPSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CSPSR}
\item 
uint32\+\_\+t \textbf{ RESERVED0} [2U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ACPR}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [55U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ SPPR}
\item 
uint32\+\_\+t \textbf{ RESERVED2} [131U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ FFSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ FFCR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ FSCR}
\item 
uint32\+\_\+t \textbf{ RESERVED3} [759U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ TRIGGER}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ FIFO0}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ITATBCTR2}
\item 
uint32\+\_\+t \textbf{ RESERVED4} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ITATBCTR0}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ FIFO1}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ITCTRL}
\item 
uint32\+\_\+t \textbf{ RESERVED5} [39U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CLAIMSET}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CLAIMCLR}
\item 
uint32\+\_\+t \textbf{ RESERVED7} [8U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ DEVID}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ DEVTYPE}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ DHCSR}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCRSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ DCRDR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ DEMCR}
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:16
\item 
uint32\+\_\+t \textbf{ GE}\+:4
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved1}\+:7
\item 
uint32\+\_\+t \textbf{ Q}\+:1
\item 
uint32\+\_\+t \textbf{ V}\+:1
\item 
uint32\+\_\+t \textbf{ C}\+:1
\item 
uint32\+\_\+t \textbf{ Z}\+:1
\item 
uint32\+\_\+t \textbf{ N}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ \_reserved0}:16\\
\>uint32\_t \textbf{ GE}:4\\
\>uint32\_t \textbf{ \_reserved1}:7\\
\>uint32\_t \textbf{ Q}:1\\
\>uint32\_t \textbf{ V}:1\\
\>uint32\_t \textbf{ C}:1\\
\>uint32\_t \textbf{ Z}:1\\
\>uint32\_t \textbf{ N}:1\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ ISR}\+:9
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ ISR}:9\\
\>uint32\_t \textbf{ \_reserved0}:23\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ ISR}\+:9
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:7
\item 
uint32\+\_\+t \textbf{ GE}\+:4
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved1}\+:4
\item 
uint32\+\_\+t \textbf{ T}\+:1
\item 
uint32\+\_\+t \textbf{ IT}\+:2
\item 
uint32\+\_\+t \textbf{ Q}\+:1
\item 
uint32\+\_\+t \textbf{ V}\+:1
\item 
uint32\+\_\+t \textbf{ C}\+:1
\item 
uint32\+\_\+t \textbf{ Z}\+:1
\item 
uint32\+\_\+t \textbf{ N}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ ISR}:9\\
\>uint32\_t \textbf{ \_reserved0}:7\\
\>uint32\_t \textbf{ GE}:4\\
\>uint32\_t \textbf{ \_reserved1}:4\\
\>uint32\_t \textbf{ T}:1\\
\>uint32\_t \textbf{ IT}:2\\
\>uint32\_t \textbf{ Q}:1\\
\>uint32\_t \textbf{ V}:1\\
\>uint32\_t \textbf{ C}:1\\
\>uint32\_t \textbf{ Z}:1\\
\>uint32\_t \textbf{ N}:1\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ n\+PRIV}\+:1
\item 
uint32\+\_\+t \textbf{ SPSEL}\+:1
\item 
uint32\+\_\+t \textbf{ FPCA}\+:1
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:29
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ FPCA}:1\\
\>uint32\_t \textbf{ \_reserved0}:29\\
\} \textbf{ b}\\

\end{tabbing}\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ACTLR}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint8\+\_\+t \textbf{ u8}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint16\+\_\+t \textbf{ u16}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ u32}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\textbf{ \_\_OM} uint8\_t \textbf{ u8}\\
\>\textbf{ \_\_OM} uint16\_t \textbf{ u16}\\
\>\textbf{ \_\_OM} uint32\_t \textbf{ u32}\\
\} \textbf{ PORT} [32U]\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:16
\item 
uint32\+\_\+t \textbf{ GE}\+:4
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved1}\+:7
\item 
uint32\+\_\+t \textbf{ Q}\+:1
\item 
uint32\+\_\+t \textbf{ V}\+:1
\item 
uint32\+\_\+t \textbf{ C}\+:1
\item 
uint32\+\_\+t \textbf{ Z}\+:1
\item 
uint32\+\_\+t \textbf{ N}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ \_reserved0}:16\\
\>uint32\_t \textbf{ GE}:4\\
\>uint32\_t \textbf{ \_reserved1}:7\\
\>uint32\_t \textbf{ Q}:1\\
\>uint32\_t \textbf{ V}:1\\
\>uint32\_t \textbf{ C}:1\\
\>uint32\_t \textbf{ Z}:1\\
\>uint32\_t \textbf{ N}:1\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ ISR}\+:9
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ ISR}:9\\
\>uint32\_t \textbf{ \_reserved0}:23\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ ISR}\+:9
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:7
\item 
uint32\+\_\+t \textbf{ GE}\+:4
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved1}\+:4
\item 
uint32\+\_\+t \textbf{ T}\+:1
\item 
uint32\+\_\+t \textbf{ IT}\+:2
\item 
uint32\+\_\+t \textbf{ Q}\+:1
\item 
uint32\+\_\+t \textbf{ V}\+:1
\item 
uint32\+\_\+t \textbf{ C}\+:1
\item 
uint32\+\_\+t \textbf{ Z}\+:1
\item 
uint32\+\_\+t \textbf{ N}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ ISR}:9\\
\>uint32\_t \textbf{ \_reserved0}:7\\
\>uint32\_t \textbf{ GE}:4\\
\>uint32\_t \textbf{ \_reserved1}:4\\
\>uint32\_t \textbf{ T}:1\\
\>uint32\_t \textbf{ IT}:2\\
\>uint32\_t \textbf{ Q}:1\\
\>uint32\_t \textbf{ V}:1\\
\>uint32\_t \textbf{ C}:1\\
\>uint32\_t \textbf{ Z}:1\\
\>uint32\_t \textbf{ N}:1\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ n\+PRIV}\+:1
\item 
uint32\+\_\+t \textbf{ SPSEL}\+:1
\item 
uint32\+\_\+t \textbf{ FPCA}\+:1
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:29
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ FPCA}:1\\
\>uint32\_t \textbf{ \_reserved0}:29\\
\} \textbf{ b}\\

\end{tabbing}\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint8\+\_\+t \textbf{ SHPR} [12U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ID\+\_\+\+PFR} [2U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ID\+\_\+\+DFR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ID\+\_\+\+AFR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ID\+\_\+\+MFR} [4U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ID\+\_\+\+ISAR} [5U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ CLIDR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ CTR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ CCSIDR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CSSELR}
\item 
uint32\+\_\+t \textbf{ RESERVED3} [93U]
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ STIR}
\item 
uint32\+\_\+t \textbf{ RESERVED4} [15U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ MVFR0}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ MVFR1}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ MVFR2}
\item 
uint32\+\_\+t \textbf{ RESERVED5} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ ICIALLU}
\item 
uint32\+\_\+t \textbf{ RESERVED6} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ ICIMVAU}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCIMVAC}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCISW}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCCMVAU}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCCMVAC}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCCSW}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCCIMVAC}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCCISW}
\item 
uint32\+\_\+t \textbf{ RESERVED7} [6U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ITCMCR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ DTCMCR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ AHBPCR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CACR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ AHBSCR}
\item 
uint32\+\_\+t \textbf{ RESERVED8} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ABFSR}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint8\+\_\+t \textbf{ u8}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint16\+\_\+t \textbf{ u16}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ u32}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\textbf{ \_\_OM} uint8\_t \textbf{ u8}\\
\>\textbf{ \_\_OM} uint16\_t \textbf{ u16}\\
\>\textbf{ \_\_OM} uint32\_t \textbf{ u32}\\
\} \textbf{ PORT} [32U]\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ RESERVED3} [981U]
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ LAR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ LSR}
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:27
\item 
uint32\+\_\+t \textbf{ Q}\+:1
\item 
uint32\+\_\+t \textbf{ V}\+:1
\item 
uint32\+\_\+t \textbf{ C}\+:1
\item 
uint32\+\_\+t \textbf{ Z}\+:1
\item 
uint32\+\_\+t \textbf{ N}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ \_reserved0}:27\\
\>uint32\_t \textbf{ Q}:1\\
\>uint32\_t \textbf{ V}:1\\
\>uint32\_t \textbf{ C}:1\\
\>uint32\_t \textbf{ Z}:1\\
\>uint32\_t \textbf{ N}:1\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ ISR}\+:9
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ ISR}:9\\
\>uint32\_t \textbf{ \_reserved0}:23\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ ISR}\+:9
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved0}\+:15
\item 
uint32\+\_\+t \textbf{ T}\+:1
\item 
uint32\+\_\+t \textbf{ IT}\+:2
\item 
uint32\+\_\+t \textbf{ Q}\+:1
\item 
uint32\+\_\+t \textbf{ V}\+:1
\item 
uint32\+\_\+t \textbf{ C}\+:1
\item 
uint32\+\_\+t \textbf{ Z}\+:1
\item 
uint32\+\_\+t \textbf{ N}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ ISR}:9\\
\>uint32\_t \textbf{ \_reserved0}:15\\
\>uint32\_t \textbf{ T}:1\\
\>uint32\_t \textbf{ IT}:2\\
\>uint32\_t \textbf{ Q}:1\\
\>uint32\_t \textbf{ V}:1\\
\>uint32\_t \textbf{ C}:1\\
\>uint32\_t \textbf{ Z}:1\\
\>uint32\_t \textbf{ N}:1\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ n\+PRIV}\+:1
\item 
uint32\+\_\+t \textbf{ SPSEL}\+:1
\item 
uint32\+\_\+t \textbf{ \+\_\+reserved1}\+:30
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ \_reserved1}:30\\
\} \textbf{ b}\\

\end{tabbing}\item 
\textbf{ \+\_\+\+\_\+\+OM} uint8\+\_\+t \textbf{ u8}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint16\+\_\+t \textbf{ u16}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ u32}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\textbf{ \_\_OM} uint8\_t \textbf{ u8}\\
\>\textbf{ \_\_OM} uint16\_t \textbf{ u16}\\
\>\textbf{ \_\_OM} uint32\_t \textbf{ u32}\\
\} \textbf{ PORT} [32U]\\

\end{tabbing}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\textbf{ volatile} int32\+\_\+t \textbf{ ITM\+\_\+\+Rx\+Buffer}
\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \textbf{ ITM\+\_\+\+Send\+Char} (uint32\+\_\+t ch)
\begin{DoxyCompactList}\small\item\em ITM Send Character. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE int32\+\_\+t \textbf{ ITM\+\_\+\+Receive\+Char} (void)
\begin{DoxyCompactList}\small\item\em ITM Receive Character. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE int32\+\_\+t \textbf{ ITM\+\_\+\+Check\+Char} (void)
\begin{DoxyCompactList}\small\item\em ITM Check Character. \end{DoxyCompactList}\item 
\#define \textbf{ ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}~0x5\+AA55\+AA5U
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\textbf{ volatile} int32\+\_\+t \textbf{ ITM\+\_\+\+Rx\+Buffer}
\item 
\#define \textbf{ ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}~0x5\+AA55\+AA5U
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\textbf{ volatile} int32\+\_\+t \textbf{ ITM\+\_\+\+Rx\+Buffer}
\item 
\#define \textbf{ ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}~0x5\+AA55\+AA5U
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\textbf{ volatile} int32\+\_\+t \textbf{ ITM\+\_\+\+Rx\+Buffer}
\item 
\#define \textbf{ ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}~0x5\+AA55\+AA5U
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Functions that access the ITM debug interface. 



\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}} 
\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITM\_RXBUFFER\_EMPTY\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~0x5\+AA55\+AA5U}

Value identifying \doxyref{ITM\+\_\+\+Rx\+Buffer}{p.}{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} is ready for next character. 

Definition at line 1695 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}} 
\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITM\_RXBUFFER\_EMPTY\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~0x5\+AA55\+AA5U}

Value identifying \doxyref{ITM\+\_\+\+Rx\+Buffer}{p.}{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} is ready for next character. 

Definition at line 1869 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}} 
\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITM\_RXBUFFER\_EMPTY\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~0x5\+AA55\+AA5U}

Value identifying \doxyref{ITM\+\_\+\+Rx\+Buffer}{p.}{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} is ready for next character. 

Definition at line 2444 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}} 
\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITM\_RXBUFFER\_EMPTY\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~0x5\+AA55\+AA5U}

Value identifying \doxyref{ITM\+\_\+\+Rx\+Buffer}{p.}{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8} is ready for next character. 

Definition at line 1669 of file core\+\_\+sc300.\+h.



\doxysubsection{Function Documentation}
\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae61ce9ca5917735325cd93b0fb21dd29}} 
\index{ITM Functions@{ITM Functions}!ITM\_CheckChar@{ITM\_CheckChar}}
\index{ITM\_CheckChar@{ITM\_CheckChar}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITM\_CheckChar()}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE int32\+\_\+t ITM\+\_\+\+Check\+Char (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



ITM Check Character. 

Checks whether a character is pending for reading in the variable \doxyref{ITM\+\_\+\+Rx\+Buffer}{p.}{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}. \begin{DoxyReturn}{Returns}
0 No character available. 

1 Character available. 
\end{DoxyReturn}


Definition at line 1747 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac3ee2c30a1ac4ed34c8a866a17decd53}} 
\index{ITM Functions@{ITM Functions}!ITM\_ReceiveChar@{ITM\_ReceiveChar}}
\index{ITM\_ReceiveChar@{ITM\_ReceiveChar}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITM\_ReceiveChar()}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE int32\+\_\+t ITM\+\_\+\+Receive\+Char (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



ITM Receive Character. 

Inputs a character via the external variable \doxyref{ITM\+\_\+\+Rx\+Buffer}{p.}{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}. \begin{DoxyReturn}{Returns}
Received character. 

-\/1 No character pending. 
\end{DoxyReturn}


Definition at line 1727 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac90a497bd64286b84552c2c553d3419e}} 
\index{ITM Functions@{ITM Functions}!ITM\_SendChar@{ITM\_SendChar}}
\index{ITM\_SendChar@{ITM\_SendChar}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITM\_SendChar()}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t ITM\+\_\+\+Send\+Char (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ch }\end{DoxyParamCaption})}



ITM Send Character. 

Transmits a character via the ITM channel 0, and \begin{DoxyItemize}
\item Just returns when no debugger is connected that has booked the output. \item Is blocking when a debugger is connected, but the previous character sent has not been transmitted. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em ch} & Character to transmit. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Character to transmit. 
\end{DoxyReturn}
\end{DoxyItemize}


Definition at line 1706 of file core\+\_\+cm3.\+h.



\doxysubsection{Variable Documentation}
\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..26 Reserved 

Definition at line 266 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line 301 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..23 Reserved 

Definition at line 319 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line 320 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line 360 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved 

Definition at line 378 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 3..31 Reserved 

Definition at line 431 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line 335 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line 375 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved 

Definition at line 393 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 3..31 Reserved 

Definition at line 446 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..26 Reserved 

Definition at line 258 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line 293 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved0\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..23 Reserved 

Definition at line 311 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved1\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 2..31 Reserved 

Definition at line 366 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved1\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line 322 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved1\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line 322 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved1\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line 380 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved1\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line 337 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved1\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line 395 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\_reserved1\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 2..31 Reserved 

Definition at line 358 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaa104b9e01b129abe3de43c439916f655}} 
\index{ITM Functions@{ITM Functions}!ABFSR@{ABFSR}}
\index{ABFSR@{ABFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ABFSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t ABFSR}

Offset\+: 0x2\+A8 (R/W) Auxiliary Bus Fault Status Register 

Definition at line 559 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga49a770cf0b7ec970f919f8ac22634fff}} 
\index{ITM Functions@{ITM Functions}!ACPR@{ACPR}}
\index{ACPR@{ACPR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ACPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t ACPR}

Offset\+: 0x010 (R/W) Asynchronous Clock Prescaler Register 

Definition at line 998 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gafabed911b9f91f9df848999e1b5d6504}} 
\index{ITM Functions@{ITM Functions}!ACTLR@{ACTLR}}
\index{ACTLR@{ACTLR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ACTLR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t ACTLR}

Offset\+: 0x008 (R/W) Auxiliary Control Register 

Definition at line 716 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga72572af6d5dece4947453aeabd52575f}} 
\index{ITM Functions@{ITM Functions}!ADR@{ADR}}
\index{ADR@{ADR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ADR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t ADR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register 

Definition at line 443 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga3ef0057e48fdef798f2ee12125a80d9f}} 
\index{ITM Functions@{ITM Functions}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{AFSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t AFSR}

Offset\+: 0x03C (R/W) Auxiliary Fault Status Register 

Definition at line 440 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga209b4026c2994d0e18e883aa9af5c3cc}} 
\index{ITM Functions@{ITM Functions}!AHBPCR@{AHBPCR}}
\index{AHBPCR@{AHBPCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{AHBPCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t AHBPCR}

Offset\+: 0x298 (R/W) AHBP Control Register 

Definition at line 555 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga25bb4ac449a4122217e2ca74b9ad4e3e}} 
\index{ITM Functions@{ITM Functions}!AHBSCR@{AHBSCR}}
\index{AHBSCR@{AHBSCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{AHBSCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t AHBSCR}

Offset\+: 0x2\+A0 (R/W) AHB Slave Control Register 

Definition at line 557 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaebefeb6e08b9352dd3007ab5fd69e82f}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [1/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga2e72aff2ccc3b26798caef5e5a3387ea}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [2/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_gaef3c33fac78a7b8a4bfdb41f28b74299}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [3/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga75e65979c5e495541e12945e4ba1baa2}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [4/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga00851734f9545a0a7e7a328226a3f5cc}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [5/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga4adb8021a7ef1568e93a46d0325de738}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [6/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga331a60b885f4c78da7ca570384d4fdce}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [7/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga839870b8be70ac6687709b46cc1a4281}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [8/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga63f6167038215aff0bb25f1821289dac}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [9/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_gaba64684505ba169c103761b5beb8af09}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [10/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga51dbe612a53e3d5580378d850953d823}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [11/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_gae1adeae3ea4c983d26c49daaddda7121}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [12/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga0d7289a9a024816b67d897d9ef80024b}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [13/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_gad1259ee055680615af71359c98f5fb74}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [14/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_gae285c14d235f08dc0b820a2d6651fc2d}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [15/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_gaacb4906696ffa727d40889970371e50f}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [16/16]}}
{\footnotesize\ttfamily struct \{ ... \}  b}

Structure used for bit access \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga3fde073744418e2fe476333cb4d55d0d}} 
\index{ITM Functions@{ITM Functions}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{BFAR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t BFAR}

Offset\+: 0x038 (R/W) Bus\+Fault Address Register 

Definition at line 439 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsection{C\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line 269 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsection{C\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line 324 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsection{C\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line 325 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsection{C\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line 385 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsection{C\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line 340 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsection{C\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line 400 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsection{C\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line 261 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsection{C\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line 316 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga39711bf09810b078ac81b2c76c6908f6}} 
\index{ITM Functions@{ITM Functions}!CACR@{CACR}}
\index{CACR@{CACR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CACR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t CACR}

Offset\+: 0x29C (R/W) L1 Cache Control Register 

Definition at line 556 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga90c793639fc9470e50e4f4fc4b3464da}} 
\index{ITM Functions@{ITM Functions}!CCSIDR@{CCSIDR}}
\index{CCSIDR@{CCSIDR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CCSIDR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t CCSIDR}

Offset\+: 0x080 (R/ ) Cache Size ID Register 

Definition at line 532 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga0f9e27357254e6e953a94f95bda040b1}} 
\index{ITM Functions@{ITM Functions}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CFSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t CFSR}

Offset\+: 0x028 (R/W) Configurable Fault Status Register 

Definition at line 435 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga26bbad5d9e0f1d302611d52373aef839}} 
\index{ITM Functions@{ITM Functions}!CID0@{CID0}}
\index{CID0@{CID0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CID0}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t CID0}

Offset\+: 0x\+FF0 (R/ ) ITM Component Identification Register \#0 

Definition at line 773 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga4e60a608afd6433ecd943d95e417b80b}} 
\index{ITM Functions@{ITM Functions}!CID1@{CID1}}
\index{CID1@{CID1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CID1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t CID1}

Offset\+: 0x\+FF4 (R/ ) ITM Component Identification Register \#1 

Definition at line 774 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gad98950702e55d1851e91b22de07b11aa}} 
\index{ITM Functions@{ITM Functions}!CID2@{CID2}}
\index{CID2@{CID2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CID2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t CID2}

Offset\+: 0x\+FF8 (R/ ) ITM Component Identification Register \#2 

Definition at line 775 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gab9af64f413bf6f67e2a8044481292f67}} 
\index{ITM Functions@{ITM Functions}!CID3@{CID3}}
\index{CID3@{CID3}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CID3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t CID3}

Offset\+: 0x\+FFC (R/ ) ITM Component Identification Register \#3 

Definition at line 776 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga1f74caab7b0a7afa848c63ce8ebc6a6f}} 
\index{ITM Functions@{ITM Functions}!CLAIMCLR@{CLAIMCLR}}
\index{CLAIMCLR@{CLAIMCLR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CLAIMCLR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t CLAIMCLR}

Offset\+: 0x\+FA4 (R/W) Claim tag clear 

Definition at line 1015 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga974d17c9a0b0b1b894e9707d158b0fbe}} 
\index{ITM Functions@{ITM Functions}!CLAIMSET@{CLAIMSET}}
\index{CLAIMSET@{CLAIMSET}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CLAIMSET}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t CLAIMSET}

Offset\+: 0x\+FA0 (R/W) Claim tag set 

Definition at line 1014 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga40b4dc749a25d1c95c2125e88683a591}} 
\index{ITM Functions@{ITM Functions}!CLIDR@{CLIDR}}
\index{CLIDR@{CLIDR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CLIDR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t CLIDR}

Offset\+: 0x078 (R/ ) Cache Level ID register 

Definition at line 530 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga5d0c69187f8abc99ecbde49431cf0050}} 
\index{ITM Functions@{ITM Functions}!COMP0@{COMP0}}
\index{COMP0@{COMP0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{COMP0}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t COMP0}

Offset\+: 0x020 (R/W) Comparator Register 0 

Definition at line 856 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaf9126caaf63b99d6df5d1e040c96e2ab}} 
\index{ITM Functions@{ITM Functions}!COMP1@{COMP1}}
\index{COMP1@{COMP1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{COMP1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t COMP1}

Offset\+: 0x030 (R/W) Comparator Register 1 

Definition at line 860 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaeeb1e36001c60a167399683280d6ec39}} 
\index{ITM Functions@{ITM Functions}!COMP2@{COMP2}}
\index{COMP2@{COMP2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{COMP2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t COMP2}

Offset\+: 0x040 (R/W) Comparator Register 2 

Definition at line 864 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga20b0b62a3576ee88db4a7c065cd988ac}} 
\index{ITM Functions@{ITM Functions}!COMP3@{COMP3}}
\index{COMP3@{COMP3}!ITM Functions@{ITM Functions}}
\doxysubsubsection{COMP3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t COMP3}

Offset\+: 0x050 (R/W) Comparator Register 3 

Definition at line 868 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gab8e9dd6ca5f31244ea352ed0c19155d8}} 
\index{ITM Functions@{ITM Functions}!CPACR@{CPACR}}
\index{CPACR@{CPACR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CPACR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t CPACR}

Offset\+: 0x088 (R/W) Coprocessor Access Control Register 

Definition at line 447 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga29ca657c77928334be08a2e6555be950}} 
\index{ITM Functions@{ITM Functions}!CPICNT@{CPICNT}}
\index{CPICNT@{CPICNT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CPICNT}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t CPICNT}

Offset\+: 0x008 (R/W) CPI Count Register 

Definition at line 850 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gabf4a378b17278d98d2a5f9315fce7a5e}} 
\index{ITM Functions@{ITM Functions}!CSPSR@{CSPSR}}
\index{CSPSR@{CSPSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CSPSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t CSPSR}

Offset\+: 0x004 (R/W) Current Parallel Port Size Register 

Definition at line 996 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae627674bc3ccfc2d67caccfc1f4ea4ed}} 
\index{ITM Functions@{ITM Functions}!CSSELR@{CSSELR}}
\index{CSSELR@{CSSELR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CSSELR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t CSSELR}

Offset\+: 0x084 (R/W) Cache Size Selection Register 

Definition at line 533 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaad937861e203bb05ae22c4369c458561}} 
\index{ITM Functions@{ITM Functions}!CTR@{CTR}}
\index{CTR@{CTR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t CTR}

Offset\+: 0x07C (R/ ) Cache Type register 

Definition at line 531 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac81efc171e9852a36caeb47122bfec5b}} 
\index{ITM Functions@{ITM Functions}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CTRL}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t CTRL}

Offset\+: 0x000 (R/W) Control Register 

Definition at line 848 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga14822f5ad3426799332ac537d9293f3c}} 
\index{ITM Functions@{ITM Functions}!CYCCNT@{CYCCNT}}
\index{CYCCNT@{CYCCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{CYCCNT}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t CYCCNT}

Offset\+: 0x004 (R/W) Cycle Count Register 

Definition at line 849 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga18ef4bf4fbbb205544985598b1bb64f4}} 
\index{ITM Functions@{ITM Functions}!DCCIMVAC@{DCCIMVAC}}
\index{DCCIMVAC@{DCCIMVAC}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DCCIMVAC}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t DCCIMVAC}

Offset\+: 0x270 ( /W) D-\/\+Cache Clean and Invalidate by MVA to PoC 

Definition at line 550 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gab6e447723358e736a9f69ffc88a97ba1}} 
\index{ITM Functions@{ITM Functions}!DCCISW@{DCCISW}}
\index{DCCISW@{DCCISW}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DCCISW}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t DCCISW}

Offset\+: 0x274 ( /W) D-\/\+Cache Clean and Invalidate by Set-\/way 

Definition at line 551 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gacc23dc74d8f0378d81bc72302e325e50}} 
\index{ITM Functions@{ITM Functions}!DCCMVAC@{DCCMVAC}}
\index{DCCMVAC@{DCCMVAC}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DCCMVAC}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t DCCMVAC}

Offset\+: 0x268 ( /W) D-\/\+Cache Clean by MVA to PoC 

Definition at line 548 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga9d4029e220311690756d836948e71393}} 
\index{ITM Functions@{ITM Functions}!DCCMVAU@{DCCMVAU}}
\index{DCCMVAU@{DCCMVAU}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DCCMVAU}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t DCCMVAU}

Offset\+: 0x264 ( /W) D-\/\+Cache Clean by MVA to PoU 

Definition at line 547 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga2bf149d6d8f4fa59e25aee340512cb79}} 
\index{ITM Functions@{ITM Functions}!DCCSW@{DCCSW}}
\index{DCCSW@{DCCSW}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DCCSW}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t DCCSW}

Offset\+: 0x26C ( /W) D-\/\+Cache Clean by Set-\/way 

Definition at line 549 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga72402d657f9e448afce57bbd8577864d}} 
\index{ITM Functions@{ITM Functions}!DCIMVAC@{DCIMVAC}}
\index{DCIMVAC@{DCIMVAC}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DCIMVAC}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t DCIMVAC}

Offset\+: 0x25C ( /W) D-\/\+Cache Invalidate by MVA to PoC 

Definition at line 545 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaca1ec746911b0934dd11c31d93a369be}} 
\index{ITM Functions@{ITM Functions}!DCISW@{DCISW}}
\index{DCISW@{DCISW}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DCISW}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t DCISW}

Offset\+: 0x260 ( /W) D-\/\+Cache Invalidate by Set-\/way 

Definition at line 546 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gad1dbd0dd98b6d9327f70545e0081ddbf}} 
\index{ITM Functions@{ITM Functions}!DCRDR@{DCRDR}}
\index{DCRDR@{DCRDR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DCRDR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t DCRDR}

Offset\+: 0x008 (R/W) Debug Core Register Data Register 

Definition at line 1247 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gab74a9ec90ad18e4f7a20362d362b754a}} 
\index{ITM Functions@{ITM Functions}!DCRSR@{DCRSR}}
\index{DCRSR@{DCRSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DCRSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t DCRSR}

Offset\+: 0x004 ( /W) Debug Core Register Selector Register 

Definition at line 1246 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaa99de5f8c609f10c25ed51f57b2edd74}} 
\index{ITM Functions@{ITM Functions}!DEMCR@{DEMCR}}
\index{DEMCR@{DEMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DEMCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t DEMCR}

Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register 

Definition at line 1248 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaaed316dacef669454fa035e04ee90eca}} 
\index{ITM Functions@{ITM Functions}!DEVID@{DEVID}}
\index{DEVID@{DEVID}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DEVID}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t DEVID}

Offset\+: 0x\+FC8 (R/ ) TPIU\+\_\+\+DEVID 

Definition at line 1017 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga81f643aff0e4bed2638a618e2b1fd3bb}} 
\index{ITM Functions@{ITM Functions}!DEVTYPE@{DEVTYPE}}
\index{DEVTYPE@{DEVTYPE}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DEVTYPE}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t DEVTYPE}

Offset\+: 0x\+FCC (R/ ) TPIU\+\_\+\+DEVTYPE 

Definition at line 1018 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae2b3d4530d1b0c05593b634dc46348bd}} 
\index{ITM Functions@{ITM Functions}!DFR@{DFR}}
\index{DFR@{DFR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DFR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t DFR}

Offset\+: 0x048 (R/ ) Debug Feature Register 

Definition at line 442 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga3b590075aa07880ce686d5cfb4e61c5c}} 
\index{ITM Functions@{ITM Functions}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DFSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t DFSR}

Offset\+: 0x030 (R/W) Debug Fault Status Register 

Definition at line 437 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga94ca828091a9226ab6684fbf30e52909}} 
\index{ITM Functions@{ITM Functions}!DHCSR@{DHCSR}}
\index{DHCSR@{DHCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DHCSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t DHCSR}

Offset\+: 0x000 (R/W) Debug Halting Control and Status Register 

Definition at line 1245 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc}} 
\index{ITM Functions@{ITM Functions}!DTCMCR@{DTCMCR}}
\index{DTCMCR@{DTCMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{DTCMCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t DTCMCR}

Offset\+: 0x294 (R/W) Data Tightly-\/\+Coupled Memory Control Registers 

Definition at line 554 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gafe0bbc124e53ad450abc72bfb56bd74f}} 
\index{ITM Functions@{ITM Functions}!EXCCNT@{EXCCNT}}
\index{EXCCNT@{EXCCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{EXCCNT}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t EXCCNT}

Offset\+: 0x00C (R/W) Exception Overhead Count Register 

Definition at line 851 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gafe3ca1410c32188d26be24c4ee9e180c}} 
\index{ITM Functions@{ITM Functions}!FFCR@{FFCR}}
\index{FFCR@{FFCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{FFCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t FFCR}

Offset\+: 0x304 (R/W) Formatter and Flush Control Register 

Definition at line 1003 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga2a049b49e9da6772d38166397ce8fc70}} 
\index{ITM Functions@{ITM Functions}!FFSR@{FFSR}}
\index{FFSR@{FFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{FFSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t FFSR}

Offset\+: 0x300 (R/ ) Formatter and Flush Status Register 

Definition at line 1002 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gace73d78eff029b698e11cd5cf3efaf94}} 
\index{ITM Functions@{ITM Functions}!FIFO0@{FIFO0}}
\index{FIFO0@{FIFO0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{FIFO0}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t FIFO0}

Offset\+: 0x\+EEC (R/ ) Integration ETM Data 

Definition at line 1007 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gabad7737b3d46cc6d4813d37171d29745}} 
\index{ITM Functions@{ITM Functions}!FIFO1@{FIFO1}}
\index{FIFO1@{FIFO1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{FIFO1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t FIFO1}

Offset\+: 0x\+EFC (R/ ) Integration ITM Data 

Definition at line 1011 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga6324c1fbf6c94f1eaf742d09ad678216}} 
\index{ITM Functions@{ITM Functions}!FOLDCNT@{FOLDCNT}}
\index{FOLDCNT@{FOLDCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{FOLDCNT}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t FOLDCNT}

Offset\+: 0x018 (R/W) Folded-\/instruction Count Register 

Definition at line 854 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}} 
\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsection{FPCA\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily uint32\+\_\+t FPCA}

bit\+: 2 FP extension active flag 

Definition at line 430 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}} 
\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsection{FPCA\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily uint32\+\_\+t FPCA}

bit\+: 2 FP extension active flag 

Definition at line 430 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}} 
\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsection{FPCA\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily uint32\+\_\+t FPCA}

bit\+: 2 FP extension active flag 

Definition at line 445 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga36370b2b0879b7b497f6dd854ba02873}} 
\index{ITM Functions@{ITM Functions}!FSCR@{FSCR}}
\index{FSCR@{FSCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{FSCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t FSCR}

Offset\+: 0x308 (R/ ) Formatter Synchronization Counter Register 

Definition at line 1004 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gad3c69d206a52a85165eb7bd8077b0608}} 
\index{ITM Functions@{ITM Functions}!FUNCTION0@{FUNCTION0}}
\index{FUNCTION0@{FUNCTION0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{FUNCTION0}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t FUNCTION0}

Offset\+: 0x028 (R/W) Function Register 0 

Definition at line 858 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae8f02e32e101c4cc61115d271fa12ffb}} 
\index{ITM Functions@{ITM Functions}!FUNCTION1@{FUNCTION1}}
\index{FUNCTION1@{FUNCTION1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{FUNCTION1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t FUNCTION1}

Offset\+: 0x038 (R/W) Function Register 1 

Definition at line 862 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga8ba3cc103077080ae3c0fc41e87d1197}} 
\index{ITM Functions@{ITM Functions}!FUNCTION2@{FUNCTION2}}
\index{FUNCTION2@{FUNCTION2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{FUNCTION2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t FUNCTION2}

Offset\+: 0x048 (R/W) Function Register 2 

Definition at line 866 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gafbfaba1d10558329868c6c55f91f82df}} 
\index{ITM Functions@{ITM Functions}!FUNCTION3@{FUNCTION3}}
\index{FUNCTION3@{FUNCTION3}!ITM Functions@{ITM Functions}}
\doxysubsubsection{FUNCTION3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t FUNCTION3}

Offset\+: 0x058 (R/W) Function Register 3 

Definition at line 870 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsection{GE\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line 321 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsection{GE\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line 321 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsection{GE\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line 379 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsection{GE\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line 379 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsection{GE\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line 336 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsection{GE\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line 394 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gab974e7ceb2e52a3fbcaa84e06e52922d}} 
\index{ITM Functions@{ITM Functions}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{HFSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t HFSR}

Offset\+: 0x02C (R/W) Hard\+Fault Status Register 

Definition at line 436 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga9dbbeff4da41df476f0718c3ce11ab89}} 
\index{ITM Functions@{ITM Functions}!IABR@{IABR}}
\index{IABR@{IABR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{IABR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t IABR}

Offset\+: 0x200 (R/W) Interrupt Active bit Register 

Definition at line 401 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga011024c365e7c5bd13a63830af60b10c}} 
\index{ITM Functions@{ITM Functions}!ICIALLU@{ICIALLU}}
\index{ICIALLU@{ICIALLU}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ICIALLU}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t ICIALLU}

Offset\+: 0x250 ( /W) I-\/\+Cache Invalidate All to PoU 

Definition at line 542 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga1a8ecda7b1e4a1100dd82fc694bb4eb5}} 
\index{ITM Functions@{ITM Functions}!ICIMVAU@{ICIMVAU}}
\index{ICIMVAU@{ICIMVAU}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ICIMVAU}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t ICIMVAU}

Offset\+: 0x258 ( /W) I-\/\+Cache Invalidate by MVA to PoU 

Definition at line 544 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gacf9b76331abd768af25a10b3625da4b4}} 
\index{ITM Functions@{ITM Functions}!ICTR@{ICTR}}
\index{ICTR@{ICTR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ICTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t ICTR}

Offset\+: 0x004 (R/ ) Interrupt Controller Type Register 

Definition at line 655 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga70c88751f9ace03b5ca3e364c65b9617}} 
\index{ITM Functions@{ITM Functions}!ID\_AFR@{ID\_AFR}}
\index{ID\_AFR@{ID\_AFR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ID\_AFR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t ID\+\_\+\+AFR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register 

Definition at line 526 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga883f7e28417c51d3a3bf03185baf448f}} 
\index{ITM Functions@{ITM Functions}!ID\_DFR@{ID\_DFR}}
\index{ID\_DFR@{ID\_DFR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ID\_DFR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t ID\+\_\+\+DFR}

Offset\+: 0x048 (R/ ) Debug Feature Register 

Definition at line 525 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga966bd8b1d3dd6ab85b5db9b435f6fc1f}} 
\index{ITM Functions@{ITM Functions}!ID\_ISAR@{ID\_ISAR}}
\index{ID\_ISAR@{ID\_ISAR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ID\_ISAR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t ID\+\_\+\+ISAR[5U]}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register 

Definition at line 528 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga1df83089e7726e2723e2c4f370814832}} 
\index{ITM Functions@{ITM Functions}!ID\_MFR@{ID\_MFR}}
\index{ID\_MFR@{ID\_MFR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ID\_MFR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t ID\+\_\+\+MFR[4U]}

Offset\+: 0x050 (R/ ) Memory Model Feature Register 

Definition at line 527 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga37569b15cd2c9a50691e8b5e15a1d129}} 
\index{ITM Functions@{ITM Functions}!ID\_PFR@{ID\_PFR}}
\index{ID\_PFR@{ID\_PFR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ID\_PFR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t ID\+\_\+\+PFR[2U]}

Offset\+: 0x040 (R/ ) Processor Feature Register 

Definition at line 524 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaf0446ee5dcb6082dc8bba9adcc8ec812}} 
\index{ITM Functions@{ITM Functions}!IMCR@{IMCR}}
\index{IMCR@{IMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{IMCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t IMCR}

Offset\+: 0x\+F00 (R/W) ITM Integration Mode Control Register 

Definition at line 760 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga4fda947a8fd3237a89d43b7d5a1057cb}} 
\index{ITM Functions@{ITM Functions}!IP@{IP}}
\index{IP@{IP}!ITM Functions@{ITM Functions}}
\doxysubsubsection{IP}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint8\+\_\+t IP[240U]}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) 

Definition at line 403 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae300b6ee4d883ceec8f3572fc0fc3d69}} 
\index{ITM Functions@{ITM Functions}!IRR@{IRR}}
\index{IRR@{IRR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{IRR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t IRR}

Offset\+: 0x\+EFC (R/ ) ITM Integration Read Register 

Definition at line 759 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaf3bf768338667219b55cc904fa5b87f9}} 
\index{ITM Functions@{ITM Functions}!ISAR@{ISAR}}
\index{ISAR@{ISAR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ISAR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t ISAR}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register 

Definition at line 445 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ISR\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line 300 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ISR\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line 318 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ISR\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line 359 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ISR\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line 377 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ISR\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line 374 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ISR\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line 392 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ISR\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line 292 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ISR\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line 310 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}} 
\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{IT\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line 321 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}} 
\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{IT\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line 321 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}} 
\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{IT\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line 382 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}} 
\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{IT\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line 397 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}} 
\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{IT\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line 313 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga9954c088735caa505adc113f6c64d812}} 
\index{ITM Functions@{ITM Functions}!ITATBCTR0@{ITATBCTR0}}
\index{ITATBCTR0@{ITATBCTR0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITATBCTR0}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t ITATBCTR0}

Offset\+: 0x\+EF8 (R/ ) ITATBCTR0 

Definition at line 1010 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga97fb8816ad001f4910de095aa17d9db5}} 
\index{ITM Functions@{ITM Functions}!ITATBCTR2@{ITATBCTR2}}
\index{ITATBCTR2@{ITATBCTR2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITATBCTR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t ITATBCTR2}

Offset\+: 0x\+EF0 (R/ ) ITATBCTR2 

Definition at line 1008 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8}} 
\index{ITM Functions@{ITM Functions}!ITCMCR@{ITCMCR}}
\index{ITCMCR@{ITCMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITCMCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t ITCMCR}

Offset\+: 0x290 (R/W) Instruction Tightly-\/\+Coupled Memory Control Register 

Definition at line 553 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae6b7f224b1c19c636148f991cc8db611}} 
\index{ITM Functions@{ITM Functions}!ITCTRL@{ITCTRL}}
\index{ITCTRL@{ITCTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITCTRL}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t ITCTRL}

Offset\+: 0x\+F00 (R/W) Integration Mode Control 

Definition at line 1012 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}} 
\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITM\_RxBuffer\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \textbf{ volatile} int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}} 
\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITM\_RxBuffer\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \textbf{ volatile} int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}} 
\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITM\_RxBuffer\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \textbf{ volatile} int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}} 
\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsection{ITM\_RxBuffer\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \textbf{ volatile} int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga68e56eb5e16d2aa293b0bec5c99e50fe}} 
\index{ITM Functions@{ITM Functions}!IWR@{IWR}}
\index{IWR@{IWR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{IWR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t IWR}

Offset\+: 0x\+EF8 ( /W) ITM Integration Write Register 

Definition at line 758 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13}} 
\index{ITM Functions@{ITM Functions}!LAR@{LAR}}
\index{LAR@{LAR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{LAR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t LAR}

Offset\+: 0x\+FB0 ( /W) ITM Lock Access Register 

Definition at line 762 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13}} 
\index{ITM Functions@{ITM Functions}!LAR@{LAR}}
\index{LAR@{LAR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{LAR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t LAR}

Offset\+: 0x\+FB0 ( W) Lock Access Register 

Definition at line 1135 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}} 
\index{ITM Functions@{ITM Functions}!LSR@{LSR}}
\index{LSR@{LSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{LSR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t LSR}

Offset\+: 0x\+FB4 (R/ ) ITM Lock Status Register 

Definition at line 763 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}} 
\index{ITM Functions@{ITM Functions}!LSR@{LSR}}
\index{LSR@{LSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{LSR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t LSR}

Offset\+: 0x\+FB4 (R ) Lock Status Register 

Definition at line 1136 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae886261750c8c90d67a2f276d074e9c3}} 
\index{ITM Functions@{ITM Functions}!LSUCNT@{LSUCNT}}
\index{LSUCNT@{LSUCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{LSUCNT}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t LSUCNT}

Offset\+: 0x014 (R/W) LSU Count Register 

Definition at line 853 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga84089e08ecf14b86f92c727a568ceac4}} 
\index{ITM Functions@{ITM Functions}!MASK0@{MASK0}}
\index{MASK0@{MASK0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{MASK0}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t MASK0}

Offset\+: 0x024 (R/W) Mask Register 0 

Definition at line 857 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga6f663226a4f3409b0a73651b5a90b3af}} 
\index{ITM Functions@{ITM Functions}!MASK1@{MASK1}}
\index{MASK1@{MASK1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{MASK1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t MASK1}

Offset\+: 0x034 (R/W) Mask Register 1 

Definition at line 861 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga32213bf45fbe36e1823e69028f7edef2}} 
\index{ITM Functions@{ITM Functions}!MASK2@{MASK2}}
\index{MASK2@{MASK2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{MASK2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t MASK2}

Offset\+: 0x044 (R/W) Mask Register 2 

Definition at line 865 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga51e9ef8e2238e82f3b40aa2599397637}} 
\index{ITM Functions@{ITM Functions}!MASK3@{MASK3}}
\index{MASK3@{MASK3}!ITM Functions@{ITM Functions}}
\doxysubsubsection{MASK3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t MASK3}

Offset\+: 0x054 (R/W) Mask Register 3 

Definition at line 869 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae9d94d186615d57d38c9253cb842d244}} 
\index{ITM Functions@{ITM Functions}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{MMFAR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t MMFAR}

Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register 

Definition at line 438 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga2d4cde1c9462f3733ab65d97f308c6fb}} 
\index{ITM Functions@{ITM Functions}!MMFR@{MMFR}}
\index{MMFR@{MMFR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{MMFR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t MMFR}

Offset\+: 0x050 (R/ ) Memory Model Feature Register 

Definition at line 444 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga9b0103b438c8922eaea5624f71afbbc8}} 
\index{ITM Functions@{ITM Functions}!MVFR0@{MVFR0}}
\index{MVFR0@{MVFR0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{MVFR0}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t MVFR0}

Offset\+: 0x240 (R/ ) Media and VFP Feature Register 0 

Definition at line 538 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga0a610dc4212de3ce1ad62e9afa76c728}} 
\index{ITM Functions@{ITM Functions}!MVFR1@{MVFR1}}
\index{MVFR1@{MVFR1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{MVFR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t MVFR1}

Offset\+: 0x244 (R/ ) Media and VFP Feature Register 1 

Definition at line 539 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga8353348c9336aa1aadcbf86b6f0f18c9}} 
\index{ITM Functions@{ITM Functions}!MVFR2@{MVFR2}}
\index{MVFR2@{MVFR2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{MVFR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t MVFR2}

Offset\+: 0x248 (R/ ) Media and VFP Feature Register 1 

Definition at line 540 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsection{N\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line 271 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsection{N\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line 326 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsection{N\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line 327 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsection{N\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line 387 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsection{N\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line 342 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsection{N\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line 402 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsection{N\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line 263 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsection{N\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line 318 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsection{nPRIV\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line 364 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsection{nPRIV\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line 428 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsection{nPRIV\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line 443 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsection{nPRIV\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line 356 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga72e52fffe9ac6af0ee15877e2d5dac41}} 
\index{ITM Functions@{ITM Functions}!PCSR@{PCSR}}
\index{PCSR@{PCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{PCSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t PCSR}

Offset\+: 0x01C (R/ ) Program Counter Sample Register 

Definition at line 855 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga1ecf64bb2faf3ee512e4b40a290e4d71}} 
\index{ITM Functions@{ITM Functions}!PFR@{PFR}}
\index{PFR@{PFR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{PFR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t PFR}

Offset\+: 0x040 (R/ ) Processor Feature Register 

Definition at line 441 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga6e3343cc3c4a8a5a6f14937882e9202a}} 
\index{ITM Functions@{ITM Functions}!PID0@{PID0}}
\index{PID0@{PID0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{PID0}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t PID0}

Offset\+: 0x\+FE0 (R/ ) ITM Peripheral Identification Register \#0 

Definition at line 769 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gafa06959344f4991b00e6c545dd2fa30b}} 
\index{ITM Functions@{ITM Functions}!PID1@{PID1}}
\index{PID1@{PID1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{PID1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t PID1}

Offset\+: 0x\+FE4 (R/ ) ITM Peripheral Identification Register \#1 

Definition at line 770 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga63db39f871596d28e69c283288ea2eba}} 
\index{ITM Functions@{ITM Functions}!PID2@{PID2}}
\index{PID2@{PID2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{PID2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t PID2}

Offset\+: 0x\+FE8 (R/ ) ITM Peripheral Identification Register \#2 

Definition at line 771 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac2d006eed52ba550a309e5f61ed9c401}} 
\index{ITM Functions@{ITM Functions}!PID3@{PID3}}
\index{PID3@{PID3}!ITM Functions@{ITM Functions}}
\doxysubsubsection{PID3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t PID3}

Offset\+: 0x\+FEC (R/ ) ITM Peripheral Identification Register \#3 

Definition at line 772 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga4c002e97cda2375d7421ad6415b6a02f}} 
\index{ITM Functions@{ITM Functions}!PID4@{PID4}}
\index{PID4@{PID4}!ITM Functions@{ITM Functions}}
\doxysubsubsection{PID4}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t PID4}

Offset\+: 0x\+FD0 (R/ ) ITM Peripheral Identification Register \#4 

Definition at line 765 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac085b26f43fefeef9a4cf5c2af5e4a38}} 
\index{ITM Functions@{ITM Functions}!PID5@{PID5}}
\index{PID5@{PID5}!ITM Functions@{ITM Functions}}
\doxysubsubsection{PID5}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t PID5}

Offset\+: 0x\+FD4 (R/ ) ITM Peripheral Identification Register \#5 

Definition at line 766 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga83ac5d00dee24cc7f805b5c147625593}} 
\index{ITM Functions@{ITM Functions}!PID6@{PID6}}
\index{PID6@{PID6}!ITM Functions@{ITM Functions}}
\doxysubsubsection{PID6}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t PID6}

Offset\+: 0x\+FD8 (R/ ) ITM Peripheral Identification Register \#6 

Definition at line 767 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f}} 
\index{ITM Functions@{ITM Functions}!PID7@{PID7}}
\index{PID7@{PID7}!ITM Functions@{ITM Functions}}
\doxysubsubsection{PID7}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t PID7}

Offset\+: 0x\+FDC (R/ ) ITM Peripheral Identification Register \#7 

Definition at line 768 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga847f996233ad822319ae326189f13f5c}} 
\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}  PORT[32U]}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga3fee64c03e77f05a2d2fe874ff3ad2f2}} 
\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}  PORT[32U]}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \mbox{\label{group___c_m_s_i_s__core___debug_functions_gad943db2e520fc8c0953870b76cbc870d}} 
\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}  PORT[32U]}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \mbox{\label{group___c_m_s_i_s__core___debug_functions_gac84a1d04b236d891860aaaeec5e9888d}} 
\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}  PORT[32U]}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \mbox{\label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Q\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line 267 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Q\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line 267 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Q\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line 322 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Q\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line 322 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Q\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line 323 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Q\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line 383 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Q\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line 338 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Q\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line 398 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Q\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line 259 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Q\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line 314 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaffae06cd6df5e9fe9a92994052fd3bec}} 
\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED0\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}



Definition at line 654 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaffae06cd6df5e9fe9a92994052fd3bec}} 
\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED0\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}



Definition at line 859 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaa57754b8f88bb376d184aaf6fe74f391}} 
\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED0\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}



Definition at line 997 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gabbf2da13b6377b5a759cca640bd0e552}} 
\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED0\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}



Definition at line 751 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga8800cb3dfa65c86b1808c4bd27f99900}} 
\index{ITM Functions@{ITM Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED1\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}



Definition at line 753 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaaa45b15c650670f4f84000a1f419ca00}} 
\index{ITM Functions@{ITM Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED1\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}



Definition at line 659 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaaa45b15c650670f4f84000a1f419ca00}} 
\index{ITM Functions@{ITM Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED1\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}



Definition at line 863 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga4d91e8d0f8791a2d137be359e6ca669f}} 
\index{ITM Functions@{ITM Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED1\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}



Definition at line 999 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gad34dc93fd7d41ef2c3365292cc8a178d}} 
\index{ITM Functions@{ITM Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED2\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}



Definition at line 1001 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga801095aba8ccf34540292b96b047981f}} 
\index{ITM Functions@{ITM Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED2\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}



Definition at line 755 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga093dc351b7db0476c625f462acb9fd7f}} 
\index{ITM Functions@{ITM Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED2\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}



Definition at line 867 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaaa35c79a89060533b3acce35a0cc63ec}} 
\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED3\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}



Definition at line 757 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga650f89ad335eff97db39beae568590a3}} 
\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED3\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}



Definition at line 1005 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gad114787ec2c930bcdabf3f5668d93954}} 
\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED3\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3[93U]}



Definition at line 535 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga50825e7e6f5677bb8276fb8cf3191f7f}} 
\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED3\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3[981U]}



Definition at line 1134 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaf348cb636c453ec2e83974c0b38fe9d7}} 
\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED4\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4[15U]}



Definition at line 537 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga1defe18fe95571e383d754b13d3f6c51}} 
\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED4\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}



Definition at line 1009 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga36fbed6985e5cd320e8eecfc73eb2846}} 
\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED4\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}



Definition at line 761 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga942b5bad37ebf529ebb15a33522ae475}} 
\index{ITM Functions@{ITM Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED5\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5[1U]}



Definition at line 541 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae024db200dd6038b38de69abd513f40c}} 
\index{ITM Functions@{ITM Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED5\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}



Definition at line 1013 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gab94befc6cb8470a5e871cf2c99cb7a6e}} 
\index{ITM Functions@{ITM Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED5\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}



Definition at line 404 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga4355af3f12b210d606cb9169c73be71a}} 
\index{ITM Functions@{ITM Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED5\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}



Definition at line 764 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaecf1563d46d998532d9a9fdb0a9affff}} 
\index{ITM Functions@{ITM Functions}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED6}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED6[1U]}



Definition at line 543 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga673086408889531c2e8220a306411a43}} 
\index{ITM Functions@{ITM Functions}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED7\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED7[6U]}



Definition at line 552 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga49f51f1c090eb2cda74363bbfc3b385b}} 
\index{ITM Functions@{ITM Functions}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED7\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED7}



Definition at line 1016 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gac51834a471d74e0522dd2734079d57cb}} 
\index{ITM Functions@{ITM Functions}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!ITM Functions@{ITM Functions}}
\doxysubsubsection{RESERVED8}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED8[1U]}



Definition at line 558 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga293826a2c44f754e80af03d62f62f9e6}} 
\index{ITM Functions@{ITM Functions}!SHP@{SHP}}
\index{SHP@{SHP}!ITM Functions@{ITM Functions}}
\doxysubsubsection{SHP}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint8\+\_\+t SHP[12U]}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) 

Definition at line 433 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga49f5a554705aebf542765b3a38f4feb9}} 
\index{ITM Functions@{ITM Functions}!SHPR@{SHPR}}
\index{SHPR@{SHPR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{SHPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint8\+\_\+t SHPR[12U]}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) 

Definition at line 516 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaafa1400cd3168b21652b86599ad3ed83}} 
\index{ITM Functions@{ITM Functions}!SLEEPCNT@{SLEEPCNT}}
\index{SLEEPCNT@{SLEEPCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{SLEEPCNT}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t SLEEPCNT}

Offset\+: 0x010 (R/W) Sleep Count Register 

Definition at line 852 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae9673e1acb75a46ed9852fd7a557cb7d}} 
\index{ITM Functions@{ITM Functions}!SPPR@{SPPR}}
\index{SPPR@{SPPR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{SPPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t SPPR}

Offset\+: 0x0\+F0 (R/W) Selected Pin Protocol Register 

Definition at line 1000 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsection{SPSEL\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack to be used 

Definition at line 365 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsection{SPSEL\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack to be used 

Definition at line 429 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsection{SPSEL\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack to be used 

Definition at line 444 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsection{SPSEL\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack to be used 

Definition at line 357 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga1aa8bba158b6ac122676301f17a362d9}} 
\index{ITM Functions@{ITM Functions}!SSPSR@{SSPSR}}
\index{SSPSR@{SSPSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{SSPSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t SSPSR}

Offset\+: 0x000 (R/ ) Supported Parallel Port Size Register 

Definition at line 995 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8}} 
\index{ITM Functions@{ITM Functions}!STIR@{STIR}}
\index{STIR@{STIR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{STIR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t STIR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

Definition at line 405 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8}} 
\index{ITM Functions@{ITM Functions}!STIR@{STIR}}
\index{STIR@{STIR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{STIR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t STIR}

Offset\+: 0x200 ( /W) Software Triggered Interrupt Register 

Definition at line 536 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsection{T\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line 320 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsection{T\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line 381 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsection{T\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line 396 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsection{T\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line 312 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga4111c001c1e56fd3f51d27c5a63b04e6}} 
\index{ITM Functions@{ITM Functions}!TCR@{TCR}}
\index{TCR@{TCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{TCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t TCR}

Offset\+: 0x\+E80 (R/W) ITM Trace Control Register 

Definition at line 756 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gaa6530efad3a727fb3cc8f509403b9948}} 
\index{ITM Functions@{ITM Functions}!TER@{TER}}
\index{TER@{TER}!ITM Functions@{ITM Functions}}
\doxysubsubsection{TER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t TER}

Offset\+: 0x\+E00 (R/W) ITM Trace Enable Register 

Definition at line 752 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gafe5e266862734ca1082ceddff7180688}} 
\index{ITM Functions@{ITM Functions}!TPR@{TPR}}
\index{TPR@{TPR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{TPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t TPR}

Offset\+: 0x\+E40 (R/W) ITM Trace Privilege Register 

Definition at line 754 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga5590387d8f44b477fd69951a737b0d7e}} 
\index{ITM Functions@{ITM Functions}!TRIGGER@{TRIGGER}}
\index{TRIGGER@{TRIGGER}!ITM Functions@{ITM Functions}}
\doxysubsubsection{TRIGGER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t TRIGGER}

Offset\+: 0x\+EE8 (R/ ) TRIGGER 

Definition at line 1006 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u16\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint16\+\_\+t \textbf{ u16}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line 748 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u16\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint16\+\_\+t \textbf{ u16}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line 748 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u16\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint16\+\_\+t \textbf{ u16}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line 809 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u16\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint16\+\_\+t \textbf{ u16}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line 1011 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u16\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint16\+\_\+t \textbf{ u16}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line 722 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u32\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ u32}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line 749 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u32\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ u32}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line 749 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u32\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ u32}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line 810 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u32\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ u32}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line 1012 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u32\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ u32}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line 723 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u8\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint8\+\_\+t \textbf{ u8}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line 747 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u8\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint8\+\_\+t \textbf{ u8}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line 747 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u8\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint8\+\_\+t \textbf{ u8}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line 808 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u8\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint8\+\_\+t \textbf{ u8}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line 1010 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsection{u8\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+OM} uint8\+\_\+t \textbf{ u8}}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line 721 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsection{V\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line 268 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsection{V\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line 323 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsection{V\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line 324 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsection{V\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line 384 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsection{V\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line 339 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsection{V\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line 399 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsection{V\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line 260 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsection{V\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line 315 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_gae457d2615e203c3d5904a43a1bc9df71}} 
\index{ITM Functions@{ITM Functions}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{VTOR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t VTOR}

Offset\+: 0x008 (R/W) Vector Table Offset Register 

Definition at line 429 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Z\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line 270 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Z\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line 325 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Z\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line 326 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Z\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line 386 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Z\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line 341 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Z\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line 401 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Z\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line 262 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsection{Z\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line 317 of file core\+\_\+sc300.\+h.

