Analysis & Synthesis report for top
Tue Apr 06 00:41:50 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|AXI_Interconnect:xbar|write_state
 12. State Machine - |top|AXI_Interconnect:xbar|read_state
 13. State Machine - |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|yState
 14. State Machine - |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|xState
 15. State Machine - |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wordsize
 16. State Machine - |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpu_state
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Added for RAM Pass-Through Logic
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated
 24. Source assignments for IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated
 25. Source assignments for IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component|altsyncram_a2q2:auto_generated
 26. Source assignments for picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated
 27. Source assignments for picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated
 28. Parameter Settings for User Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A
 29. Parameter Settings for User Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core
 30. Parameter Settings for User Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul
 31. Parameter Settings for User Entity Instance: mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7
 32. Parameter Settings for User Entity Instance: mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem
 33. Parameter Settings for User Entity Instance: mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F
 35. Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram
 36. Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette
 38. Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i
 40. Parameter Settings for User Entity Instance: IP_GPIO_Main:IP_GPIO_Main_lol
 41. Parameter Settings for User Entity Instance: AXI_Interconnect:xbar
 42. Parameter Settings for Inferred Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0
 43. Parameter Settings for Inferred Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1
 44. altsyncram Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i"
 46. Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll"
 47. Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette"
 48. Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram"
 49. Port Connectivity Checks: "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"
 50. Port Connectivity Checks: "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages
 54. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Apr 06 00:41:49 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2038                                        ;
; Total pins                      ; 44                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,990,080                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+----------------------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                               ; Library ;
+----------------------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; resources/peripherals/vga/Artboard 2.png.palette.png.mif ; yes             ; User Memory Initialization File  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/Artboard 2.png.palette.png.mif ;         ;
; resources/peripherals/vga/Artboard 2.png.p256.png.mif    ; yes             ; User Memory Initialization File  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/Artboard 2.png.p256.png.mif    ;         ;
; resources/peripherals/gpio/IP_GPIO_Main.sv               ; yes             ; User SystemVerilog HDL File      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/gpio/IP_GPIO_Main.sv               ;         ;
; resources/peripherals/gpio/IP_GPIO_IF.sv                 ; yes             ; User SystemVerilog HDL File      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/gpio/IP_GPIO_IF.sv                 ;         ;
; resources/mandel.mif                                     ; yes             ; User Memory Initialization File  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/mandel.mif                                     ;         ;
; resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv      ; yes             ; User SystemVerilog HDL File      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv      ;         ;
; resources/peripherals/vga/IP_VGA_PLL_Altera.v            ; yes             ; User Verilog HDL File            ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_PLL_Altera.v            ;         ;
; resources/peripherals/vga/IP_VGA_Main.sv                 ; yes             ; User SystemVerilog HDL File      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv                 ;         ;
; resources/peripherals/vga/IP_VGA_IF.sv                   ; yes             ; User SystemVerilog HDL File      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_IF.sv                   ;         ;
; resources/peripherals/mem/mem_m10k.sv                    ; yes             ; User SystemVerilog HDL File      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv                    ;         ;
; resources/hdl/picorv32/picorv32.sv                       ; yes             ; User SystemVerilog HDL File      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv                       ;         ;
; resources/hdl/axi/controller_worker.sv                   ; yes             ; User SystemVerilog HDL File      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/axi/controller_worker.sv                   ;         ;
; resources/hdl/Interfaces.sv                              ; yes             ; User SystemVerilog HDL File      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/Interfaces.sv                              ;         ;
; generator/demo_project.sv                                ; yes             ; User SystemVerilog HDL File      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv                                ;         ;
; mem10k_megafunction.v                                    ; yes             ; User Wizard-Generated File       ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v                                    ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;         ;
; aglobal201.inc                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                      ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;         ;
; altrom.inc                                               ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                          ;         ;
; altram.inc                                               ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                          ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                        ;         ;
; db/altsyncram_r532.tdf                                   ; yes             ; Auto-Generated Megafunction      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_r532.tdf                                   ;         ;
; db/decode_5la.tdf                                        ; yes             ; Auto-Generated Megafunction      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_5la.tdf                                        ;         ;
; db/decode_u0a.tdf                                        ; yes             ; Auto-Generated Megafunction      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_u0a.tdf                                        ;         ;
; db/mux_2hb.tdf                                           ; yes             ; Auto-Generated Megafunction      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/mux_2hb.tdf                                           ;         ;
; db/altsyncram_esp2.tdf                                   ; yes             ; Auto-Generated Megafunction      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_esp2.tdf                                   ;         ;
; db/decode_3na.tdf                                        ; yes             ; Auto-Generated Megafunction      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_3na.tdf                                        ;         ;
; db/decode_s2a.tdf                                        ; yes             ; Auto-Generated Megafunction      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_s2a.tdf                                        ;         ;
; db/mux_jhb.tdf                                           ; yes             ; Auto-Generated Megafunction      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/mux_jhb.tdf                                           ;         ;
; db/altsyncram_a2q2.tdf                                   ; yes             ; Auto-Generated Megafunction      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_a2q2.tdf                                   ;         ;
; altera_pll.v                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                        ;         ;
; db/altsyncram_d2k1.tdf                                   ; yes             ; Auto-Generated Megafunction      ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_d2k1.tdf                                   ;         ;
+----------------------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1700           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2690           ;
;     -- 7 input functions                    ; 16             ;
;     -- 6 input functions                    ; 455            ;
;     -- 5 input functions                    ; 604            ;
;     -- 4 input functions                    ; 387            ;
;     -- <=3 input functions                  ; 1228           ;
;                                             ;                ;
; Dedicated logic registers                   ; 2038           ;
;                                             ;                ;
; I/O pins                                    ; 44             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2990080        ;
;                                             ;                ;
; Total DSP Blocks                            ; 3              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2424           ;
; Total fan-out                               ; 31487          ;
; Average fan-out                             ; 5.97           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                               ; Entity Name            ; Library Name ;
+------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |top                                                                               ; 2690 (1)            ; 2038 (0)                  ; 2990080           ; 3          ; 44   ; 0            ; |top                                                                                                                                                                              ; top                    ; work         ;
;    |AXI_Controller_Worker:IP_GPIO_Main_lol_controller|                             ; 28 (28)             ; 143 (143)                 ; 0                 ; 0          ; 0    ; 0            ; |top|AXI_Controller_Worker:IP_GPIO_Main_lol_controller                                                                                                                            ; AXI_Controller_Worker  ; work         ;
;    |AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller| ; 28 (28)             ; 142 (142)                 ; 0                 ; 0          ; 0    ; 0            ; |top|AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller                                                                                                ; AXI_Controller_Worker  ; work         ;
;    |AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|    ; 60 (60)             ; 110 (110)                 ; 0                 ; 0          ; 0    ; 0            ; |top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller                                                                                                   ; AXI_Controller_Worker  ; work         ;
;    |AXI_Interconnect:xbar|                                                         ; 92 (92)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |top|AXI_Interconnect:xbar                                                                                                                                                        ; AXI_Interconnect       ; work         ;
;    |IP_GPIO_Main:IP_GPIO_Main_lol|                                                 ; 36 (36)             ; 98 (98)                   ; 0                 ; 0          ; 0    ; 0            ; |top|IP_GPIO_Main:IP_GPIO_Main_lol                                                                                                                                                ; IP_GPIO_Main           ; work         ;
;    |IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|                      ; 856 (580)           ; 438 (426)                 ; 2463744           ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F                                                                                                                     ; IP_VGA_Main            ; work         ;
;       |IP_VGA_AsyncRam_Altera:palette|                                             ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette                                                                                      ; IP_VGA_AsyncRam_Altera ; work         ;
;          |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component                                                      ; altsyncram             ; work         ;
;             |altsyncram_a2q2:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component|altsyncram_a2q2:auto_generated                       ; altsyncram_a2q2        ; work         ;
;       |IP_VGA_AsyncRam_Altera:vram|                                                ; 276 (0)             ; 12 (0)                    ; 2457600           ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram                                                                                         ; IP_VGA_AsyncRam_Altera ; work         ;
;          |altsyncram:altsyncram_component|                                         ; 276 (0)             ; 12 (0)                    ; 2457600           ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component                                                         ; altsyncram             ; work         ;
;             |altsyncram_esp2:auto_generated|                                       ; 276 (0)             ; 12 (12)                   ; 2457600           ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated                          ; altsyncram_esp2        ; work         ;
;                |decode_3na:decode2|                                                ; 47 (47)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated|decode_3na:decode2       ; decode_3na             ; work         ;
;                |decode_s2a:rden_decode_a|                                          ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated|decode_s2a:rden_decode_a ; decode_s2a             ; work         ;
;                |decode_s2a:rden_decode_b|                                          ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated|decode_s2a:rden_decode_b ; decode_s2a             ; work         ;
;                |mux_jhb:mux4|                                                      ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated|mux_jhb:mux4             ; mux_jhb                ; work         ;
;                |mux_jhb:mux5|                                                      ; 112 (112)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated|mux_jhb:mux5             ; mux_jhb                ; work         ;
;       |IP_VGA_PLL_Altera:pll|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll                                                                                               ; IP_VGA_PLL_Altera      ; work         ;
;          |altera_pll:altera_pll_i|                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i                                                                       ; altera_pll             ; work         ;
;    |mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|                            ; 3 (1)               ; 4 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7                                                                                                                           ; mem_m10k               ; work         ;
;       |mem10k_megafunction:mem|                                                    ; 2 (0)               ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem                                                                                                   ; mem10k_megafunction    ; work         ;
;          |altsyncram:altsyncram_component|                                         ; 2 (0)               ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component                                                                   ; altsyncram             ; work         ;
;             |altsyncram_r532:auto_generated|                                       ; 2 (0)               ; 2 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated                                    ; altsyncram_r532        ; work         ;
;                |decode_5la:decode2|                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|decode_5la:decode2                 ; decode_5la             ; work         ;
;    |picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|                    ; 1586 (0)            ; 1043 (0)                  ; 2048              ; 3          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A                                                                                                                   ; picorv32_axi           ; work         ;
;       |picorv32:picorv32_core|                                                     ; 1578 (1201)         ; 1039 (672)                ; 2048              ; 3          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core                                                                                            ; picorv32               ; work         ;
;          |altsyncram:cpuregs_rtl_0|                                                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0                                                                   ; altsyncram             ; work         ;
;             |altsyncram_d2k1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated                                    ; altsyncram_d2k1        ; work         ;
;          |altsyncram:cpuregs_rtl_1|                                                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1                                                                   ; altsyncram             ; work         ;
;             |altsyncram_d2k1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated                                    ; altsyncram_d2k1        ; work         ;
;          |picorv32_pcpi_div:pcpi_div|                                              ; 325 (325)           ; 200 (200)                 ; 0                 ; 0          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div                                                                 ; picorv32_pcpi_div      ; work         ;
;          |picorv32_pcpi_fast_mul:pcpi_mul|                                         ; 52 (52)             ; 167 (167)                 ; 0                 ; 3          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul                                                            ; picorv32_pcpi_fast_mul ; work         ;
;       |picorv32_axi_adapter:axi_adapter|                                           ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter                                                                                  ; picorv32_axi_adapter   ; work         ;
+------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------+
; Name                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------+
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component|altsyncram_a2q2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 24           ; 256          ; 24           ; 6144    ; resources/peripherals/vga/Artboard 2.png.palette.png.mif ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port   ; 307200       ; 8            ; 307200       ; 8            ; 2457600 ; resources/peripherals/vga/Artboard 2.png.p256.png.mif    ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288  ; resources/mandel.mif                                     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                                     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 3           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                 ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+-----------------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem ; mem10k_megafunction.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |top|AXI_Interconnect:xbar|write_state                                                 ;
+----------------------------+------------------------+---------------------+----------------------------+
; Name                       ; write_state.WRITE_IDLE ; write_state.AW_DONE ; write_state.AWADDR_LATCHED ;
+----------------------------+------------------------+---------------------+----------------------------+
; write_state.WRITE_IDLE     ; 0                      ; 0                   ; 0                          ;
; write_state.AWADDR_LATCHED ; 1                      ; 0                   ; 1                          ;
; write_state.AW_DONE        ; 1                      ; 1                   ; 0                          ;
+----------------------------+------------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |top|AXI_Interconnect:xbar|read_state                                             ;
+---------------------------+----------------------+--------------------+---------------------------+
; Name                      ; read_state.READ_IDLE ; read_state.AR_DONE ; read_state.ARADDR_LATCHED ;
+---------------------------+----------------------+--------------------+---------------------------+
; read_state.READ_IDLE      ; 0                    ; 0                  ; 0                         ;
; read_state.ARADDR_LATCHED ; 1                    ; 0                  ; 1                         ;
; read_state.AR_DONE        ; 1                    ; 1                  ; 0                         ;
+---------------------------+----------------------+--------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|yState ;
+---------------+--------------+---------------+-------------+-------------------------+
; Name          ; yState.FRONT ; yState.ACTIVE ; yState.BACK ; yState.SYNC             ;
+---------------+--------------+---------------+-------------+-------------------------+
; yState.SYNC   ; 0            ; 0             ; 0           ; 0                       ;
; yState.BACK   ; 0            ; 0             ; 1           ; 1                       ;
; yState.ACTIVE ; 0            ; 1             ; 0           ; 1                       ;
; yState.FRONT  ; 1            ; 0             ; 0           ; 1                       ;
+---------------+--------------+---------------+-------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|xState ;
+---------------+--------------+---------------+-------------+-------------------------+
; Name          ; xState.FRONT ; xState.ACTIVE ; xState.BACK ; xState.SYNC             ;
+---------------+--------------+---------------+-------------+-------------------------+
; xState.SYNC   ; 0            ; 0             ; 0           ; 0                       ;
; xState.BACK   ; 0            ; 0             ; 1           ; 1                       ;
; xState.ACTIVE ; 0            ; 1             ; 0           ; 1                       ;
; xState.FRONT  ; 1            ; 0             ; 0           ; 1                       ;
+---------------+--------------+---------------+-------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wordsize ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------+
; Name            ; mem_wordsize.00 ; mem_wordsize.10 ; mem_wordsize.01                                               ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------+
; mem_wordsize.00 ; 0               ; 0               ; 0                                                             ;
; mem_wordsize.01 ; 1               ; 0               ; 1                                                             ;
; mem_wordsize.10 ; 1               ; 1               ; 0                                                             ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpu_state                                                                                                                                           ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; Name                       ; cpu_state.cpu_state_trap ; cpu_state.cpu_state_fetch ; cpu_state.cpu_state_ld_rs1 ; cpu_state.cpu_state_ld_rs2 ; cpu_state.cpu_state_exec ; cpu_state.cpu_state_shift ; cpu_state.cpu_state_stmem ; cpu_state.cpu_state_ldmem ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; cpu_state.cpu_state_trap   ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_stmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 1                         ; 0                         ;
; cpu_state.cpu_state_shift  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 1                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_exec   ; 1                        ; 0                         ; 0                          ; 0                          ; 1                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs2 ; 1                        ; 0                         ; 0                          ; 1                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs1 ; 1                        ; 0                         ; 1                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_fetch  ; 1                        ; 1                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ldmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                  ; Reason for Removal                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|scanline_s1[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|instr_retirq                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|instr_waitirq                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[0]                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|compressed_instr                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|instr_getq                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|instr_setq                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|instr_maskirq                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|instr_timer                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|do_waitirq                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|scanline_s2[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[0,1]                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|latched_compr                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][17]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][16]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][15]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][14]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][13]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][12]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][11]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][10]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][9]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][8]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][7]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][6]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][5]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][4]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][3]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][2]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][1]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][0]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][0]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][0]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][1]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][1]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][2]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][2]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][3]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][3]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][4]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][4]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][5]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][5]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][6]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][6]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][7]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][7]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][8]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][8]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][9]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][9]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][10]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][10]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][11]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][11]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][12]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][12]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][13]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][13]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][14]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][14]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][15]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][15]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][16]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][16]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][17]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][17]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][18]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][18]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][19]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][19]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][20]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][20]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][21]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][21]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][22]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][22]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][23]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][23]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][24]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][24]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][25]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][25]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][26]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][26]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][27]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][27]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][28]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][28]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][29]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][29]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][30]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][30]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][31]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][31]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][32]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][32]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~add_lh_hlmac_pl[0][34] ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~add_lh_hlmac_pl[0][35] ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~add_lh_hlmac_pl[0][36] ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~add_lh_hlmac_pl[0][37] ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hh_pl[0][28]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hh_pl[0][29]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|pcpi_wr                           ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|pcpi_ready ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[0]                                                    ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_next_pc[0]                        ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs2[4]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[4]                      ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs2[3]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[3]                      ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs2[2]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[2]                      ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs2[1]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[1]                      ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs2[0]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[11]                     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs1[4]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[19]                     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs1[3]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[18]                     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs1[2]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[17]                     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs1[1]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[16]                     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs1[0]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[15]                     ;
; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|reset_latch                                                      ; Merged with AXI_Controller_Worker:IP_GPIO_Main_lol_controller|reset_latch                                                           ;
; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|reset_latch                                                         ; Merged with AXI_Controller_Worker:IP_GPIO_Main_lol_controller|reset_latch                                                           ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[21..31]                                        ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[20]                     ;
; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[1]                                                  ; Merged with AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[0]                           ;
; AXI_Controller_Worker:IP_GPIO_Main_lol_controller|araddr_latch[1]                                                                              ; Merged with AXI_Controller_Worker:IP_GPIO_Main_lol_controller|araddr_latch[0]                                                       ;
; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[1]                                                  ; Merged with AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[0]                           ;
; AXI_Controller_Worker:IP_GPIO_Main_lol_controller|awaddr_latch[1]                                                                              ; Merged with AXI_Controller_Worker:IP_GPIO_Main_lol_controller|awaddr_latch[0]                                                       ;
; AXI_Controller_Worker:IP_GPIO_Main_lol_controller|araddr_latch[0]                                                                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; AXI_Controller_Worker:IP_GPIO_Main_lol_controller|awaddr_latch[0]                                                                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[0]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[0]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|twoBusCycle[1]                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_next_pc[0]                                               ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|is_lbu_lhu_lw                                                ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|latched_is_lu                                                ; Lost fanout                                                                                                                         ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|yState~3                                                                              ; Lost fanout                                                                                                                         ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|yState~4                                                                              ; Lost fanout                                                                                                                         ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|xState~3                                                                              ; Lost fanout                                                                                                                         ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|xState~4                                                                              ; Lost fanout                                                                                                                         ;
; AXI_Interconnect:xbar|write_state.AWADDR_LATCHED                                                                                               ; Lost fanout                                                                                                                         ;
; AXI_Interconnect:xbar|read_state.ARADDR_LATCHED                                                                                                ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs2                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; Total Number of Removed Registers = 148                                                                                                        ;                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                          ;
+----------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[0]      ; Stuck at GND              ; AXI_Controller_Worker:IP_GPIO_Main_lol_controller|araddr_latch[0],                              ;
;                                                                                                    ; due to stuck port data_in ; AXI_Controller_Worker:IP_GPIO_Main_lol_controller|awaddr_latch[0],                              ;
;                                                                                                    ;                           ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[0],  ;
;                                                                                                    ;                           ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[0]   ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|scanline_s1[0]                            ; Stuck at GND              ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|scanline_s2[0]                         ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|compressed_instr ; Stuck at GND              ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|latched_compr ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                 ;
+----------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2038  ;
; Number of registers using Synchronous Clear  ; 1350  ;
; Number of registers using Synchronous Load   ; 274   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1419  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                         ;
+----------------------------------------------------------------------------+---------+
; Inverted Register                                                          ; Fan out ;
+----------------------------------------------------------------------------+---------+
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|VGA_IF.VGA_SYNC_N ; 1       ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|en                ; 3       ;
; Total number of inverted registers = 2                                     ;         ;
+----------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register Name                                                                                              ; RAM Name                                                                                        ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[0]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[1]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[2]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[3]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[4]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[5]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[6]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[7]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[8]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[9]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[10] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[11] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[12] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[13] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[14] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[15] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[16] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[17] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[18] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[19] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[20] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[21] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[22] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[23] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[24] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[25] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[26] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[27] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[28] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[29] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[30] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[31] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[32] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[33] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[34] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[35] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[36] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[37] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[38] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[39] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[40] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[41] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[42] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[0]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[1]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[2]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[3]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[4]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[5]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[6]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[7]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[8]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[9]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[10] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[11] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[12] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[13] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[14] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[15] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[16] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[17] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[18] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[19] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[20] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[21] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[22] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[23] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[24] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[25] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[26] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[27] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[28] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[29] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[30] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[31] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[32] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[33] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[34] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[35] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[36] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[37] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[38] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[39] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[40] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[41] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[42] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 95 bits   ; 190 LEs       ; 0 LEs                ; 190 LEs                ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|count_instr[29]                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|x_out[7]                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wstrb[0]                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[4]                                                                                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|AXI_Interconnect:xbar|awaddr_latched[22]                                                                                                                                              ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|AXI_Interconnect:xbar|araddr_latched[31]                                                                                                                                              ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|instr_sub                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|pcpi_timeout_counter[3]                                                                             ;
; 3:1                ; 62 bits   ; 124 LEs       ; 0 LEs                ; 124 LEs                ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient_msk[17]                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|AXI_Controller_Worker:IP_GPIO_Main_lol_controller|user_rddata_latch[21]                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|user_rddata_latch[21]                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|pcpi_rd[14]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[25]                                                                                                              ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|palette_data_a[1]                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|vram_data_a[4]                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|IP_GPIO_Main:IP_GPIO_Main_lol|GPIO_IF.oe[11]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|IP_GPIO_Main:IP_GPIO_Main_lol|GPIO_IF.out[8]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|IP_GPIO_Main:IP_GPIO_Main_lol|GPIO_IF.oe[17]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|IP_GPIO_Main:IP_GPIO_Main_lol|GPIO_IF.out[17]                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|IP_GPIO_Main:IP_GPIO_Main_lol|GPIO_IF.oe[25]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|IP_GPIO_Main:IP_GPIO_Main_lol|GPIO_IF.out[25]                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|IP_GPIO_Main:IP_GPIO_Main_lol|GPIO_IF.oe[6]                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|IP_GPIO_Main:IP_GPIO_Main_lol|GPIO_IF.out[7]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[24]                                                                                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[10]                                                                                           ;
; 4:1                ; 36 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[31]                                                                                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[15]                                                                                           ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[37]                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|user_rddata_latch[4]                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[14]                                                             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|y_out[7]                                                                                                                     ;
; 5:1                ; 30 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |top|AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[3]                                                                                         ;
; 5:1                ; 36 bits   ; 108 LEs       ; 0 LEs                ; 108 LEs                ; Yes        ; |top|AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[22]                                                                                         ;
; 5:1                ; 30 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |top|AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[13]                                                                                        ;
; 6:1                ; 22 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |top|IP_GPIO_Main:IP_GPIO_Main_lol|Bus.rd_data[27]                                                                                                                                         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|IP_GPIO_Main:IP_GPIO_Main_lol|Bus.rd_data[4]                                                                                                                                          ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_next_pc[27]                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_op2[4]                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm[10]                                                                                     ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm[30]                                                                                     ;
; 6:1                ; 30 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |top|AXI_Controller_Worker:IP_GPIO_Main_lol_controller|awaddr_latch[22]                                                                                                                    ;
; 6:1                ; 36 bits   ; 144 LEs       ; 0 LEs                ; 144 LEs                ; Yes        ; |top|AXI_Controller_Worker:IP_GPIO_Main_lol_controller|wdata_latch[22]                                                                                                                     ;
; 6:1                ; 30 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |top|AXI_Controller_Worker:IP_GPIO_Main_lol_controller|araddr_latch[26]                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|latched_rd[0]                                                                                       ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|alu_out_q[14]                                                                                       ;
; 9:1                ; 14 bits   ; 84 LEs        ; 0 LEs                ; 84 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[22]                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm[4]                                                                                      ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_op2[20]                                                                                         ;
; 10:1               ; 224 bits  ; 1344 LEs      ; 0 LEs                ; 1344 LEs               ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|p_in[212]                                                                                                                    ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|p_in[7]                                                                                                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|x_in[2]                                                                                                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|y_in[1]                                                                                                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|p_in[8]                                                                                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|x_in[8]                                                                                                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|p_in[18]                                                                                                                     ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|p_in[24]                                                                                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_state[0]                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_sh[0]                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_sh[4]                                                                                           ;
; 14:1               ; 3 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_op1[29]                                                                                         ;
; 15:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_op1[2]                                                                                          ;
; 15:1               ; 24 bits   ; 240 LEs       ; 120 LEs              ; 120 LEs                ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_op1[5]                                                                                          ;
; 12:1               ; 7 bits    ; 56 LEs        ; 70 LEs               ; -14 LEs                ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_out[10]                                                                                         ;
; 14:1               ; 16 bits   ; 144 LEs       ; 160 LEs              ; -16 LEs                ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_out[21]                                                                                         ;
; 17:1               ; 7 bits    ; 77 LEs        ; 77 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_out[1]                                                                                          ;
; 41:1               ; 7 bits    ; 189 LEs       ; 189 LEs              ; 0 LEs                  ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[3]                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|AXI_Interconnect:xbar|IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWVALID[0]                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|AXI_Interconnect:xbar|IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RREADY[0]                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|xState                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|yState                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpu_state                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rs2[0]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|Selector41                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|AXI_Interconnect:xbar|IP_GPIO_Main_lol_IF.WVALID[0]                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|AXI_Interconnect:xbar|M_IF.AWREADY[0]                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|AXI_Interconnect:xbar|IP_GPIO_Main_lol_IF.RREADY[0]                                                                                                                                   ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |top|AXI_Interconnect:xbar|M_IF.RDATA[3]                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated|mux_jhb:mux5|l3_w1_n4_mux_dataout ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated|mux_jhb:mux4|l3_w7_n4_mux_dataout ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wordsize                                                                                        ;
; 18:1               ; 3 bits    ; 36 LEs        ; 21 LEs               ; 15 LEs                 ; No         ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpu_state                                                                                           ;
; 33:1               ; 8 bits    ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated|mux_jhb:mux5|l6_w3_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component|altsyncram_a2q2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A ;
+----------------------+----------------------------------+-----------------------------------------------+
; Parameter Name       ; Value                            ; Type                                          ;
+----------------------+----------------------------------+-----------------------------------------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary                               ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary                               ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary                               ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary                               ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary                               ;
; BARREL_SHIFTER       ; 0                                ; Unsigned Binary                               ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary                               ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary                               ;
; COMPRESSED_ISA       ; 0                                ; Unsigned Binary                               ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary                               ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary                               ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary                               ;
; ENABLE_MUL           ; 0                                ; Unsigned Binary                               ;
; ENABLE_FAST_MUL      ; 1                                ; Signed Integer                                ;
; ENABLE_DIV           ; 1                                ; Signed Integer                                ;
; ENABLE_IRQ           ; 0                                ; Unsigned Binary                               ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary                               ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary                               ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary                               ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary                               ;
; MASKED_IRQ           ; 00000000000000000000000000000000 ; Unsigned Binary                               ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary                               ;
; PROGADDR_RESET       ; 00000000000000000000000000000000 ; Unsigned Binary                               ;
; PROGADDR_IRQ         ; 00000000000000000000000000010000 ; Unsigned Binary                               ;
; STACKADDR            ; 00000000000000001000000000000000 ; Unsigned Binary                               ;
+----------------------+----------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core ;
+----------------------+----------------------------------+----------------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                                 ;
+----------------------+----------------------------------+----------------------------------------------------------------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary                                                      ;
; LATCHED_MEM_RDATA    ; 0                                ; Unsigned Binary                                                      ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary                                                      ;
; BARREL_SHIFTER       ; 0                                ; Unsigned Binary                                                      ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary                                                      ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary                                                      ;
; COMPRESSED_ISA       ; 0                                ; Unsigned Binary                                                      ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary                                                      ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary                                                      ;
; ENABLE_MUL           ; 0                                ; Unsigned Binary                                                      ;
; ENABLE_FAST_MUL      ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_DIV           ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_IRQ           ; 0                                ; Unsigned Binary                                                      ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary                                                      ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary                                                      ;
; MASKED_IRQ           ; 00000000000000000000000000000000 ; Unsigned Binary                                                      ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary                                                      ;
; PROGADDR_RESET       ; 00000000000000000000000000000000 ; Unsigned Binary                                                      ;
; PROGADDR_IRQ         ; 00000000000000000000000000010000 ; Unsigned Binary                                                      ;
; STACKADDR            ; 00000000000000001000000000000000 ; Unsigned Binary                                                      ;
+----------------------+----------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; EXTRA_MUL_FFS  ; 0     ; Signed Integer                                                                                                                        ;
; EXTRA_INSN_FFS ; 0     ; Signed Integer                                                                                                                        ;
; MUL_CLKGATE    ; 0     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7 ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; N_ADDR_BITS    ; 16                               ; Signed Integer                              ;
; ADDR           ; 00000000000000000000000000000000 ; Unsigned Binary                             ;
; MIF_FILENAME   ; resources/mandel.mif             ; String                                      ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem ;
+----------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                                            ;
+----------------+----------------------+---------------------------------------------------------------------------------+
; MIF_FILE       ; resources/mandel.mif ; String                                                                          ;
+----------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; resources/mandel.mif ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_r532      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F ;
+----------------+----------------------------------------------------------+---------------------------+
; Parameter Name ; Value                                                    ; Type                      ;
+----------------+----------------------------------------------------------+---------------------------+
; ADDR           ; 10000000000000000000000000000000                         ; Unsigned Binary           ;
; DEPTH          ; 8                                                        ; Signed Integer            ;
; W_DIV_1280     ; 1                                                        ; Signed Integer            ;
; H_DIV_960      ; 1                                                        ; Signed Integer            ;
; VRAM_MIF       ; resources/peripherals/vga/Artboard 2.png.p256.png.mif    ; String                    ;
; PALETTE_MIF    ; resources/peripherals/vga/Artboard 2.png.palette.png.mif ; String                    ;
+----------------+----------------------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram ;
+----------------+-------------------------------------------------------+----------------------------------------------------------+
; Parameter Name ; Value                                                 ; Type                                                     ;
+----------------+-------------------------------------------------------+----------------------------------------------------------+
; WIDTH          ; 8                                                     ; Signed Integer                                           ;
; DEPTH          ; 307200                                                ; Signed Integer                                           ;
; MIF            ; resources/peripherals/vga/Artboard 2.png.p256.png.mif ; String                                                   ;
+----------------+-------------------------------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                                 ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                       ; Untyped                                                              ;
; WIDTH_A                            ; 8                                                     ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 19                                                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 307200                                                ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                                              ;
; WIDTH_B                            ; 8                                                     ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 19                                                    ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 307200                                                ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                              ;
; INIT_FILE                          ; resources/peripherals/vga/Artboard 2.png.p256.png.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                                ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_esp2                                       ; Untyped                                                              ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette ;
+----------------+----------------------------------------------------------+----------------------------------------------------------+
; Parameter Name ; Value                                                    ; Type                                                     ;
+----------------+----------------------------------------------------------+----------------------------------------------------------+
; WIDTH          ; 24                                                       ; Signed Integer                                           ;
; DEPTH          ; 256                                                      ; Signed Integer                                           ;
; MIF            ; resources/peripherals/vga/Artboard 2.png.palette.png.mif ; String                                                   ;
+----------------+----------------------------------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                                    ; Type                                                                 ;
+------------------------------------+----------------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                          ; Untyped                                                              ;
; WIDTH_A                            ; 24                                                       ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 8                                                        ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 256                                                      ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                                                              ;
; WIDTH_B                            ; 24                                                       ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 8                                                        ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 256                                                      ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                              ;
; INIT_FILE                          ; resources/peripherals/vga/Artboard 2.png.palette.png.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                   ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                                   ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                   ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                                   ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                                ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a2q2                                          ; Untyped                                                              ;
+------------------------------------+----------------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                              ;
; fractional_vco_multiplier            ; true                   ; String                                                                              ;
; pll_type                             ; General                ; String                                                                              ;
; pll_subtype                          ; General                ; String                                                                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                      ;
; operation_mode                       ; normal                 ; String                                                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                      ;
; data_rate                            ; 0                      ; Signed Integer                                                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                      ;
; output_clock_frequency0              ; 102.100000 MHz         ; String                                                                              ;
; phase_shift0                         ; 0 ps                   ; String                                                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                              ;
; phase_shift1                         ; 0 ps                   ; String                                                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                              ;
; phase_shift2                         ; 0 ps                   ; String                                                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                              ;
; phase_shift3                         ; 0 ps                   ; String                                                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                              ;
; phase_shift4                         ; 0 ps                   ; String                                                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                              ;
; phase_shift5                         ; 0 ps                   ; String                                                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                              ;
; phase_shift6                         ; 0 ps                   ; String                                                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                              ;
; phase_shift7                         ; 0 ps                   ; String                                                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                              ;
; phase_shift8                         ; 0 ps                   ; String                                                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                              ;
; phase_shift9                         ; 0 ps                   ; String                                                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                              ;
; phase_shift10                        ; 0 ps                   ; String                                                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                              ;
; phase_shift11                        ; 0 ps                   ; String                                                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                              ;
; phase_shift12                        ; 0 ps                   ; String                                                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                              ;
; phase_shift13                        ; 0 ps                   ; String                                                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                              ;
; phase_shift14                        ; 0 ps                   ; String                                                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                              ;
; phase_shift15                        ; 0 ps                   ; String                                                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                              ;
; phase_shift16                        ; 0 ps                   ; String                                                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                              ;
; phase_shift17                        ; 0 ps                   ; String                                                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                      ;
; clock_name_0                         ;                        ; String                                                                              ;
; clock_name_1                         ;                        ; String                                                                              ;
; clock_name_2                         ;                        ; String                                                                              ;
; clock_name_3                         ;                        ; String                                                                              ;
; clock_name_4                         ;                        ; String                                                                              ;
; clock_name_5                         ;                        ; String                                                                              ;
; clock_name_6                         ;                        ; String                                                                              ;
; clock_name_7                         ;                        ; String                                                                              ;
; clock_name_8                         ;                        ; String                                                                              ;
; clock_name_global_0                  ; false                  ; String                                                                              ;
; clock_name_global_1                  ; false                  ; String                                                                              ;
; clock_name_global_2                  ; false                  ; String                                                                              ;
; clock_name_global_3                  ; false                  ; String                                                                              ;
; clock_name_global_4                  ; false                  ; String                                                                              ;
; clock_name_global_5                  ; false                  ; String                                                                              ;
; clock_name_global_6                  ; false                  ; String                                                                              ;
; clock_name_global_7                  ; false                  ; String                                                                              ;
; clock_name_global_8                  ; false                  ; String                                                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                      ;
; pll_slf_rst                          ; false                  ; String                                                                              ;
; pll_bw_sel                           ; low                    ; String                                                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                              ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_GPIO_Main:IP_GPIO_Main_lol ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; PINS           ; 10                               ; Signed Integer         ;
; ADDR           ; 10000000000000010000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect:xbar                                          ;
+--------------------------------------------------------+----------------------------------+-----------------+
; Parameter Name                                         ; Value                            ; Type            ;
+--------------------------------------------------------+----------------------------------+-----------------+
; mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_base_addr    ; 00000000000000000000000000000000 ; Unsigned Binary ;
; mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_num_bits     ; 16                               ; Signed Integer  ;
; IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_base_addr ; 10000000000000000000000000000000 ; Unsigned Binary ;
; IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_num_bits  ; 5                                ; Signed Integer  ;
; IP_GPIO_Main_lol_base_addr                             ; 10000000000000010000000000000000 ; Unsigned Binary ;
; IP_GPIO_Main_lol_num_bits                              ; 4                                ; Signed Integer  ;
+--------------------------------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                         ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_d2k1      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                         ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_d2k1      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                       ;
; Entity Instance                           ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                       ;
;     -- NUMWORDS_A                         ; 307200                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                       ;
;     -- NUMWORDS_B                         ; 307200                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 24                                                                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i"                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll"                            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                 ;
+--------+-------+----------+-----------------------------------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                                            ;
; wren_b ; Input ; Info     ; Stuck at GND                                                                            ;
+--------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram" ;
+--------+-------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                              ;
+--------+-------+----------+--------------------------------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                                         ;
; wren_b ; Input ; Info     ; Stuck at GND                                                                         ;
+--------+-------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; mem_la_read  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_write ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_addr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_wdata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_wstrb ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A"                                                                                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pcpi_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_insn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_rs1    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_rs2    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_wr     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_rd     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_wait   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_ready  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; irq         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; eoi         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2038                        ;
;     ENA               ; 284                         ;
;     ENA SCLR          ; 998                         ;
;     ENA SCLR SLD      ; 48                          ;
;     ENA SLD           ; 89                          ;
;     SCLR              ; 267                         ;
;     SCLR SLD          ; 37                          ;
;     SLD               ; 100                         ;
;     plain             ; 215                         ;
; arriav_lcell_comb     ; 2691                        ;
;     arith             ; 753                         ;
;         1 data inputs ; 518                         ;
;         2 data inputs ; 110                         ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 62                          ;
;         5 data inputs ; 31                          ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 1866                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 162                         ;
;         3 data inputs ; 340                         ;
;         4 data inputs ; 325                         ;
;         5 data inputs ; 573                         ;
;         6 data inputs ; 455                         ;
;     shared            ; 56                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 2                           ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 44                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 456                         ;
;                       ;                             ;
; Max LUT depth         ; 26.50                       ;
; Average LUT depth     ; 5.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Apr 06 00:41:09 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off demo -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file resources/peripherals/gpio/ip_gpio_main.sv
    Info (12023): Found entity 1: IP_GPIO_Main File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/gpio/IP_GPIO_Main.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file resources/peripherals/gpio/ip_gpio_if.sv
    Info (12023): Found entity 1: IP_GPIO_IF File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/gpio/IP_GPIO_IF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file resources/peripherals/vga/ip_vga_asyncram_altera.sv
    Info (12023): Found entity 1: IP_VGA_AsyncRam_Altera File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file resources/peripherals/vga/ip_vga_pll_altera.v
    Info (12023): Found entity 1: IP_VGA_PLL_Altera File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_PLL_Altera.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file resources/peripherals/vga/ip_vga_main.sv
    Info (12023): Found entity 1: IP_VGA_Main File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file resources/peripherals/vga/ip_vga_if.sv
    Info (12023): Found entity 1: IP_VGA_IF File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_IF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file resources/peripherals/mem/mem_m10k.sv
    Info (12023): Found entity 1: mem_m10k File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv Line: 1
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(331) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 331
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(402) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 402
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1116) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1116
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1246) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1246
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1246) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1246
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1263) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1263
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1263) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1263
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1309) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1309
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1480) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1480
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1480) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1480
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1492) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1492
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1578) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1578
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1622) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1622
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1622) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1622
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1730) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1730
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1761) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1761
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1831) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1831
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1831) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1831
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1839) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1839
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1839) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1839
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1854) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1854
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1854) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1854
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1879) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1879
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1879) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1879
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1896) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1896
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1896) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1896
Info (12021): Found 8 design units, including 8 entities, in source file resources/hdl/picorv32/picorv32.sv
    Info (12023): Found entity 1: picorv32 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 62
    Info (12023): Found entity 2: picorv32_regs File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2169
    Info (12023): Found entity 3: picorv32_pcpi_mul File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2192
    Info (12023): Found entity 4: picorv32_pcpi_fast_mul File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2313
    Info (12023): Found entity 5: picorv32_pcpi_div File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2415
    Info (12023): Found entity 6: picorv32_axi File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2512
    Info (12023): Found entity 7: picorv32_axi_adapter File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2737
    Info (12023): Found entity 8: picorv32_wb File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2836
Info (12021): Found 1 design units, including 1 entities, in source file resources/hdl/axi/controller_worker.sv
    Info (12023): Found entity 1: AXI_Controller_Worker File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/axi/controller_worker.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file resources/hdl/interfaces.sv
    Info (12023): Found entity 1: Simple_Worker_Mem_IF File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/Interfaces.sv Line: 1
    Info (12023): Found entity 2: Simple_Manager_Mem_IF File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/Interfaces.sv Line: 89
    Info (12023): Found entity 3: AXI5_Lite_IF File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/Interfaces.sv Line: 149
Info (12021): Found 2 design units, including 2 entities, in source file generator/demo_project.sv
    Info (12023): Found entity 1: top File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 3
    Info (12023): Found entity 2: AXI_Interconnect File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 140
Info (12021): Found 1 design units, including 1 entities, in source file twoportram.v
    Info (12023): Found entity 1: twoportram File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/twoportram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mem10k_megafunction.v
    Info (12023): Found entity 1: mem10k_megafunction File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v Line: 40
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "LEDR[-1]" at demo_project.sv(5) has no driver File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 5
Info (12128): Elaborating entity "AXI5_Lite_IF" for hierarchy "AXI5_Lite_IF:M_IF" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 18
Info (12128): Elaborating entity "Simple_Worker_Mem_IF" for hierarchy "Simple_Worker_Mem_IF:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_if0" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 22
Info (12128): Elaborating entity "IP_VGA_IF" for hierarchy "IP_VGA_IF:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 28
Info (12128): Elaborating entity "IP_GPIO_IF" for hierarchy "IP_GPIO_IF:IP_GPIO_Main_lol_if1" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 32
Info (12128): Elaborating entity "picorv32_axi" for hierarchy "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 62
Info (12128): Elaborating entity "picorv32_axi_adapter" for hierarchy "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2652
Info (12128): Elaborating entity "picorv32" for hierarchy "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2729
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(181): object "dbg_insn_addr" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 181
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(183): object "dbg_mem_valid" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 183
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(184): object "dbg_mem_instr" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 184
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(185): object "dbg_mem_ready" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 185
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(186): object "dbg_mem_addr" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 186
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(187): object "dbg_mem_wdata" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 187
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(188): object "dbg_mem_wstrb" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 188
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(189): object "dbg_mem_rdata" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 189
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(375): object "mem_busy" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 375
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(695): object "dbg_rs1val" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 695
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(696): object "dbg_rs2val" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 696
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(697): object "dbg_rs1val_valid" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 697
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(698): object "dbg_rs2val_valid" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 698
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(767): object "dbg_valid_insn" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 767
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(1179): object "dbg_ascii_state" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1179
Warning (10763): Verilog HDL warning at picorv32.sv(332): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 332
Warning (10270): Verilog HDL Case Statement warning at picorv32.sv(332): incomplete case statement has no default case item File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 332
Warning (10230): Verilog HDL assignment warning at picorv32.sv(617): truncated value with size 32 to match size of target (2) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 617
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1240): truncated value with size 33 to match size of target (32) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1240
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1245): truncated value with size 32 to match size of target (1) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1245
Warning (10763): Verilog HDL warning at picorv32.sv(1247): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1247
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1247): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1247
Warning (10763): Verilog HDL warning at picorv32.sv(1264): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1264
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1264): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1264
Warning (10763): Verilog HDL warning at picorv32.sv(1310): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1310
Warning (10270): Verilog HDL Case Statement warning at picorv32.sv(1310): incomplete case statement has no default case item File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1310
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1344): truncated value with size 32 to match size of target (5) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1344
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1399): truncated value with size 32 to match size of target (5) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1399
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1421): truncated value with size 32 to match size of target (4) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1421
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1423): truncated value with size 32 to match size of target (4) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1423
Warning (10763): Verilog HDL warning at picorv32.sv(1493): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1493
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1589): truncated value with size 32 to match size of target (5) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1589
Warning (10763): Verilog HDL warning at picorv32.sv(1623): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1623
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1623): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1623
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1726): truncated value with size 32 to match size of target (5) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1726
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1756): truncated value with size 32 to match size of target (5) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1756
Warning (10763): Verilog HDL warning at picorv32.sv(1832): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1832
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1832): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1832
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1837): truncated value with size 32 to match size of target (5) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1837
Warning (10763): Verilog HDL warning at picorv32.sv(1840): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1840
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1840): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1840
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1845): truncated value with size 32 to match size of target (5) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1845
Warning (10763): Verilog HDL warning at picorv32.sv(1855): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1855
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1855): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1855
Warning (10763): Verilog HDL warning at picorv32.sv(1880): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1880
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1880): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1880
Warning (10763): Verilog HDL warning at picorv32.sv(1897): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1897
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1897): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1897
Info (12128): Elaborating entity "picorv32_pcpi_fast_mul" for hierarchy "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 284
Warning (10270): Verilog HDL Case Statement warning at picorv32.sv(2350): incomplete case statement has no default case item File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2350
Warning (10230): Verilog HDL assignment warning at picorv32.sv(2389): truncated value with size 4 to match size of target (3) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2389
Warning (10230): Verilog HDL assignment warning at picorv32.sv(2406): truncated value with size 64 to match size of target (32) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2406
Info (12128): Elaborating entity "picorv32_pcpi_div" for hierarchy "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 317
Warning (10259): Verilog HDL error at picorv32.sv(2473): constant value overflow File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2473
Warning (10230): Verilog HDL assignment warning at picorv32.sv(2494): truncated value with size 63 to match size of target (32) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2494
Info (12128): Elaborating entity "mem_m10k" for hierarchy "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 70
Info (12128): Elaborating entity "mem10k_megafunction" for hierarchy "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv Line: 84
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v Line: 94
Info (12130): Elaborated megafunction instantiation "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v Line: 94
Info (12133): Instantiated megafunction "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component" with the following parameter: File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v Line: 94
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "resources/mandel.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r532.tdf
    Info (12023): Found entity 1: altsyncram_r532 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_r532.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_r532" for hierarchy "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|decode_5la:decode2" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_r532.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|decode_u0a:rden_decode_b" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_r532.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/mux_2hb.tdf Line: 23
Info (12128): Elaborating entity "mux_2hb" for hierarchy "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_r532.tdf Line: 50
Info (12128): Elaborating entity "IP_VGA_Main" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 86
Warning (10958): SystemVerilog warning at IP_VGA_Main.sv(167): unique or priority keyword makes case statement complete File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 167
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(182): truncated value with size 32 to match size of target (1) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 182
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(184): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 184
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(187): truncated value with size 32 to match size of target (9) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 187
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(197): truncated value with size 32 to match size of target (9) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 197
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(200): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 200
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(204): truncated value with size 32 to match size of target (8) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 204
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(224): truncated value with size 32 to match size of target (24) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 224
Warning (10958): SystemVerilog warning at IP_VGA_Main.sv(181): unique or priority keyword makes case statement complete File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 181
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(279): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 279
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(280): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 280
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(281): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 281
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(282): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 282
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(285): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 285
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(286): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 286
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(287): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 287
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(288): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 288
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(292): truncated value with size 32 to match size of target (9) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 292
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(301): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 301
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(313): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 313
Info (12128): Elaborating entity "IP_VGA_AsyncRam_Altera" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 99
Info (12128): Elaborating entity "altsyncram" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 62
Info (12130): Elaborated megafunction instantiation "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 62
Info (12133): Instantiated megafunction "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component" with the following parameter: File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 62
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "resources/peripherals/vga/Artboard 2.png.p256.png.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "numwords_b" = "307200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_esp2.tdf
    Info (12023): Found entity 1: altsyncram_esp2 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_esp2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_esp2" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_3na.tdf Line: 23
Info (12128): Elaborating entity "decode_3na" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated|decode_3na:decode2" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_esp2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_s2a.tdf Line: 23
Info (12128): Elaborating entity "decode_s2a" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated|decode_s2a:rden_decode_a" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_esp2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf
    Info (12023): Found entity 1: mux_jhb File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/mux_jhb.tdf Line: 23
Info (12128): Elaborating entity "mux_jhb" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_esp2:auto_generated|mux_jhb:mux4" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_esp2.tdf Line: 54
Info (12128): Elaborating entity "IP_VGA_AsyncRam_Altera" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 120
Info (12128): Elaborating entity "altsyncram" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 62
Info (12130): Elaborated megafunction instantiation "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 62
Info (12133): Instantiated megafunction "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component" with the following parameter: File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 62
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "resources/peripherals/vga/Artboard 2.png.palette.png.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a2q2.tdf
    Info (12023): Found entity 1: altsyncram_a2q2 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_a2q2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a2q2" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component|altsyncram_a2q2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "IP_VGA_PLL_Altera" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 127
Info (12128): Elaborating entity "altera_pll" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_PLL_Altera.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_PLL_Altera.v Line: 85
Info (12133): Instantiated megafunction "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i" with the following parameter: File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_PLL_Altera.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "102.100000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "IP_GPIO_Main" for hierarchy "IP_GPIO_Main:IP_GPIO_Main_lol" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 94
Info (12128): Elaborating entity "AXI_Controller_Worker" for hierarchy "AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 102
Warning (10230): Verilog HDL assignment warning at controller_worker.sv(201): truncated value with size 3 to match size of target (2) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/axi/controller_worker.sv Line: 201
Warning (10230): Verilog HDL assignment warning at controller_worker.sv(336): truncated value with size 3 to match size of target (2) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/axi/controller_worker.sv Line: 336
Info (12128): Elaborating entity "AXI_Interconnect" for hierarchy "AXI_Interconnect:xbar" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 129
Warning (276020): Inferred RAM node "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0"
Info (12133): Instantiated megafunction "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2k1.tdf
    Info (12023): Found entity 1: altsyncram_d2k1 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_d2k1.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[-1]" is stuck at GND File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 5
Info (286030): Timing-Driven Synthesis is running
Info (17049): 98 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 571 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[-1]" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 4
Info (21057): Implemented 4239 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 31 output pins
    Info (21061): Implemented 3735 logic cells
    Info (21064): Implemented 456 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 683 warnings
    Info: Peak virtual memory: 4943 megabytes
    Info: Processing ended: Tue Apr 06 00:41:50 2021
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:56


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/output_files/top.map.smsg.


