// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
// Date        : Tue Jan 16 18:06:43 2024
// Host        : skylla running 64-bit Ubuntu 18.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ulp_dpa_trace_s2mm_0_sim_netlist.v
// Design      : ulp_dpa_trace_s2mm_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu200-fsgd2104-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "ulp_dpa_trace_s2mm_0,ulp_dpa_trace_s2mm_0_trace_s2mm,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "ulp_dpa_trace_s2mm_0_trace_s2mm,Vivado 2021.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_TVALID,
    s_axis_TKEEP,
    s_axis_TLAST,
    s_axis_TREADY,
    s_axis_TSTRB,
    s_axis_TDATA,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 300000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst_n, ASSOCIATED_BUSIF s_axis:s_axi_control:m_axi_gmem, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TVALID" *) input s_axis_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TKEEP" *) input [7:0]s_axis_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TLAST" *) input s_axis_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TREADY" *) output s_axis_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TSTRB" *) input [7:0]s_axis_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300000000, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, LAYERED_METADATA undef, INSERT_VIP 0" *) input [63:0]s_axis_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [63:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [7:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [63:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [1:0]m_axi_gmem_BRESP;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:3]\^m_axi_gmem_AWADDR ;
  wire [5:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [63:0]s_axis_TDATA;
  wire s_axis_TREADY;
  wire s_axis_TVALID;

  assign m_axi_gmem_ARADDR[63] = \<const0> ;
  assign m_axi_gmem_ARADDR[62] = \<const0> ;
  assign m_axi_gmem_ARADDR[61] = \<const0> ;
  assign m_axi_gmem_ARADDR[60] = \<const0> ;
  assign m_axi_gmem_ARADDR[59] = \<const0> ;
  assign m_axi_gmem_ARADDR[58] = \<const0> ;
  assign m_axi_gmem_ARADDR[57] = \<const0> ;
  assign m_axi_gmem_ARADDR[56] = \<const0> ;
  assign m_axi_gmem_ARADDR[55] = \<const0> ;
  assign m_axi_gmem_ARADDR[54] = \<const0> ;
  assign m_axi_gmem_ARADDR[53] = \<const0> ;
  assign m_axi_gmem_ARADDR[52] = \<const0> ;
  assign m_axi_gmem_ARADDR[51] = \<const0> ;
  assign m_axi_gmem_ARADDR[50] = \<const0> ;
  assign m_axi_gmem_ARADDR[49] = \<const0> ;
  assign m_axi_gmem_ARADDR[48] = \<const0> ;
  assign m_axi_gmem_ARADDR[47] = \<const0> ;
  assign m_axi_gmem_ARADDR[46] = \<const0> ;
  assign m_axi_gmem_ARADDR[45] = \<const0> ;
  assign m_axi_gmem_ARADDR[44] = \<const0> ;
  assign m_axi_gmem_ARADDR[43] = \<const0> ;
  assign m_axi_gmem_ARADDR[42] = \<const0> ;
  assign m_axi_gmem_ARADDR[41] = \<const0> ;
  assign m_axi_gmem_ARADDR[40] = \<const0> ;
  assign m_axi_gmem_ARADDR[39] = \<const0> ;
  assign m_axi_gmem_ARADDR[38] = \<const0> ;
  assign m_axi_gmem_ARADDR[37] = \<const0> ;
  assign m_axi_gmem_ARADDR[36] = \<const0> ;
  assign m_axi_gmem_ARADDR[35] = \<const0> ;
  assign m_axi_gmem_ARADDR[34] = \<const0> ;
  assign m_axi_gmem_ARADDR[33] = \<const0> ;
  assign m_axi_gmem_ARADDR[32] = \<const0> ;
  assign m_axi_gmem_ARADDR[31] = \<const0> ;
  assign m_axi_gmem_ARADDR[30] = \<const0> ;
  assign m_axi_gmem_ARADDR[29] = \<const0> ;
  assign m_axi_gmem_ARADDR[28] = \<const0> ;
  assign m_axi_gmem_ARADDR[27] = \<const0> ;
  assign m_axi_gmem_ARADDR[26] = \<const0> ;
  assign m_axi_gmem_ARADDR[25] = \<const0> ;
  assign m_axi_gmem_ARADDR[24] = \<const0> ;
  assign m_axi_gmem_ARADDR[23] = \<const0> ;
  assign m_axi_gmem_ARADDR[22] = \<const0> ;
  assign m_axi_gmem_ARADDR[21] = \<const0> ;
  assign m_axi_gmem_ARADDR[20] = \<const0> ;
  assign m_axi_gmem_ARADDR[19] = \<const0> ;
  assign m_axi_gmem_ARADDR[18] = \<const0> ;
  assign m_axi_gmem_ARADDR[17] = \<const0> ;
  assign m_axi_gmem_ARADDR[16] = \<const0> ;
  assign m_axi_gmem_ARADDR[15] = \<const0> ;
  assign m_axi_gmem_ARADDR[14] = \<const0> ;
  assign m_axi_gmem_ARADDR[13] = \<const0> ;
  assign m_axi_gmem_ARADDR[12] = \<const0> ;
  assign m_axi_gmem_ARADDR[11] = \<const0> ;
  assign m_axi_gmem_ARADDR[10] = \<const0> ;
  assign m_axi_gmem_ARADDR[9] = \<const0> ;
  assign m_axi_gmem_ARADDR[8] = \<const0> ;
  assign m_axi_gmem_ARADDR[7] = \<const0> ;
  assign m_axi_gmem_ARADDR[6] = \<const0> ;
  assign m_axi_gmem_ARADDR[5] = \<const0> ;
  assign m_axi_gmem_ARADDR[4] = \<const0> ;
  assign m_axi_gmem_ARADDR[3] = \<const0> ;
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3] = \<const0> ;
  assign m_axi_gmem_ARLEN[2] = \<const0> ;
  assign m_axi_gmem_ARLEN[1] = \<const0> ;
  assign m_axi_gmem_ARLEN[0] = \<const0> ;
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const1> ;
  assign m_axi_gmem_ARVALID = \<const0> ;
  assign m_axi_gmem_AWADDR[63:3] = \^m_axi_gmem_AWADDR [63:3];
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5:0] = \^m_axi_gmem_AWLEN [5:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const1> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_trace_s2mm inst
       (.\FSM_onehot_rstate_reg[1] (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1] (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2] (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(m_axi_gmem_RREADY),
        .full_n_reg_0(m_axi_gmem_BREADY),
        .interrupt(interrupt),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWLEN(\^m_axi_gmem_AWLEN ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .s_axis_TDATA(s_axis_TDATA),
        .s_axis_TREADY(s_axis_TREADY),
        .s_axis_TVALID(s_axis_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_control_s_axi
   (grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset,
    \FSM_onehot_rstate_reg[1]_0 ,
    ap_condition_pp0_exit_iter0_state2,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    ap_start,
    D,
    SR,
    \ap_CS_fsm_reg[3] ,
    \int_out_r_reg[63]_0 ,
    \int_count_reg[63]_0 ,
    interrupt,
    E,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    CO,
    s_axi_control_RREADY,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_WDATA,
    Q,
    \int_written_reg[63]_0 ,
    targetBlock_reg_252,
    empty_22_fu_94_reg,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    \int_written_reg[0]_0 ,
    s_axi_control_AWADDR);
  output grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output ap_condition_pp0_exit_iter0_state2;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output ap_start;
  output [1:0]D;
  output [0:0]SR;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [61:0]\int_out_r_reg[63]_0 ;
  output [63:0]\int_count_reg[63]_0 ;
  output interrupt;
  output [0:0]E;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axi_control_ARVALID;
  input [6:0]s_axi_control_ARADDR;
  input [0:0]CO;
  input s_axi_control_RREADY;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_WSTRB;
  input [31:0]s_axi_control_WDATA;
  input [2:0]Q;
  input [62:0]\int_written_reg[63]_0 ;
  input targetBlock_reg_252;
  input [0:0]empty_22_fu_94_reg;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input [0:0]\int_written_reg[0]_0 ;
  input [6:0]s_axi_control_AWADDR;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire circular_read_read_fu_142_p2;
  wire [31:0]data12;
  wire [0:0]empty_22_fu_94_reg;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_ready_i_2_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire \int_circular_i[0]_i_1_n_0 ;
  wire \int_circular_i[0]_i_2_n_0 ;
  wire \int_circular_i[0]_i_3_n_0 ;
  wire \int_circular_o[0]_i_1_n_0 ;
  wire int_circular_o_ap_vld;
  wire int_circular_o_ap_vld_i_1_n_0;
  wire int_circular_o_ap_vld_i_2_n_0;
  wire int_circular_o_ap_vld_i_3_n_0;
  wire \int_circular_o_reg_n_0_[0] ;
  wire \int_count[31]_i_1_n_0 ;
  wire \int_count[31]_i_3_n_0 ;
  wire \int_count[63]_i_1_n_0 ;
  wire [31:0]int_count_reg0;
  wire [31:0]int_count_reg04_out;
  wire [63:0]\int_count_reg[63]_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire int_ier10_out;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire \int_out_r[31]_i_1_n_0 ;
  wire \int_out_r[31]_i_3_n_0 ;
  wire \int_out_r[63]_i_1_n_0 ;
  wire [31:0]int_out_r_reg0;
  wire [31:0]int_out_r_reg01_out;
  wire [61:0]\int_out_r_reg[63]_0 ;
  wire \int_reset_i[0]_i_1_n_0 ;
  wire \int_reset_i[0]_i_2_n_0 ;
  wire int_reset_o_ap_vld;
  wire int_reset_o_ap_vld_i_1_n_0;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire int_written_ap_vld;
  wire int_written_ap_vld_i_1_n_0;
  wire [0:0]\int_written_reg[0]_0 ;
  wire [62:0]\int_written_reg[63]_0 ;
  wire \int_written_reg_n_0_[0] ;
  wire \int_written_reg_n_0_[10] ;
  wire \int_written_reg_n_0_[11] ;
  wire \int_written_reg_n_0_[12] ;
  wire \int_written_reg_n_0_[13] ;
  wire \int_written_reg_n_0_[14] ;
  wire \int_written_reg_n_0_[15] ;
  wire \int_written_reg_n_0_[16] ;
  wire \int_written_reg_n_0_[17] ;
  wire \int_written_reg_n_0_[18] ;
  wire \int_written_reg_n_0_[19] ;
  wire \int_written_reg_n_0_[1] ;
  wire \int_written_reg_n_0_[20] ;
  wire \int_written_reg_n_0_[21] ;
  wire \int_written_reg_n_0_[22] ;
  wire \int_written_reg_n_0_[23] ;
  wire \int_written_reg_n_0_[24] ;
  wire \int_written_reg_n_0_[25] ;
  wire \int_written_reg_n_0_[26] ;
  wire \int_written_reg_n_0_[27] ;
  wire \int_written_reg_n_0_[28] ;
  wire \int_written_reg_n_0_[29] ;
  wire \int_written_reg_n_0_[2] ;
  wire \int_written_reg_n_0_[30] ;
  wire \int_written_reg_n_0_[31] ;
  wire \int_written_reg_n_0_[3] ;
  wire \int_written_reg_n_0_[4] ;
  wire \int_written_reg_n_0_[5] ;
  wire \int_written_reg_n_0_[6] ;
  wire \int_written_reg_n_0_[7] ;
  wire \int_written_reg_n_0_[8] ;
  wire \int_written_reg_n_0_[9] ;
  wire interrupt;
  wire [1:0]out_r;
  wire [7:2]p_12_in;
  wire [0:0]rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[0]_i_9_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire targetBlock_reg_252;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire [0:0]written;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[2]),
        .I1(circular_read_read_fu_142_p2),
        .I2(Q[0]),
        .I3(ap_start),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(Q[2]),
        .I1(circular_read_read_fu_142_p2),
        .I2(Q[0]),
        .I3(ap_start),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .I1(CO),
        .O(ap_condition_pp0_exit_iter0_state2));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_12_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \empty_25_reg_148[63]_i_1 
       (.I0(Q[1]),
        .I1(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[63]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_12_in[2]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h04FF0404)) 
    int_ap_ready_i_1
       (.I0(p_12_in[7]),
        .I1(Q[2]),
        .I2(circular_read_read_fu_142_p2),
        .I3(int_ap_ready_i_2_n_0),
        .I4(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    int_ap_ready_i_2
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(int_task_ap_done_i_3_n_0),
        .O(int_ap_ready_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFEFFF20)) 
    int_ap_start_i_1
       (.I0(p_12_in[7]),
        .I1(circular_read_read_fu_142_p2),
        .I2(Q[2]),
        .I3(int_ap_start5_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_out_r[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_auto_restart_i_2_n_0),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_out_r[31]_i_3_n_0 ),
        .I5(p_12_in[7]),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_12_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_circular_i[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_circular_i[0]_i_2_n_0 ),
        .I3(\int_circular_i[0]_i_3_n_0 ),
        .I4(circular_read_read_fu_142_p2),
        .O(\int_circular_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_circular_i[0]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_circular_i[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_circular_i[0]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_circular_i[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_i_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_circular_i[0]_i_1_n_0 ),
        .Q(circular_read_read_fu_142_p2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \int_circular_o[0]_i_1 
       (.I0(Q[1]),
        .I1(targetBlock_reg_252),
        .I2(\int_circular_o_reg_n_0_[0] ),
        .O(\int_circular_o[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF0000)) 
    int_circular_o_ap_vld_i_1
       (.I0(int_circular_o_ap_vld_i_2_n_0),
        .I1(s_axi_control_ARADDR[6]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(int_circular_o_ap_vld_i_3_n_0),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(int_circular_o_ap_vld),
        .O(int_circular_o_ap_vld_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    int_circular_o_ap_vld_i_2
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(int_circular_o_ap_vld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_circular_o_ap_vld_i_3
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .O(int_circular_o_ap_vld_i_3_n_0));
  FDRE int_circular_o_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_circular_o_ap_vld_i_1_n_0),
        .Q(int_circular_o_ap_vld),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_o_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_circular_o[0]_i_1_n_0 ),
        .Q(\int_circular_o_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[0]_i_1 
       (.I0(\int_count_reg[63]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_count_reg04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[10]_i_1 
       (.I0(\int_count_reg[63]_0 [10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_count_reg04_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[11]_i_1 
       (.I0(\int_count_reg[63]_0 [11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_count_reg04_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[12]_i_1 
       (.I0(\int_count_reg[63]_0 [12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_count_reg04_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[13]_i_1 
       (.I0(\int_count_reg[63]_0 [13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_count_reg04_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[14]_i_1 
       (.I0(\int_count_reg[63]_0 [14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_count_reg04_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[15]_i_1 
       (.I0(\int_count_reg[63]_0 [15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_count_reg04_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[16]_i_1 
       (.I0(\int_count_reg[63]_0 [16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_count_reg04_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[17]_i_1 
       (.I0(\int_count_reg[63]_0 [17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_count_reg04_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[18]_i_1 
       (.I0(\int_count_reg[63]_0 [18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_count_reg04_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[19]_i_1 
       (.I0(\int_count_reg[63]_0 [19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_count_reg04_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[1]_i_1 
       (.I0(\int_count_reg[63]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_count_reg04_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[20]_i_1 
       (.I0(\int_count_reg[63]_0 [20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_count_reg04_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[21]_i_1 
       (.I0(\int_count_reg[63]_0 [21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_count_reg04_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[22]_i_1 
       (.I0(\int_count_reg[63]_0 [22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_count_reg04_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[23]_i_1 
       (.I0(\int_count_reg[63]_0 [23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_count_reg04_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[24]_i_1 
       (.I0(\int_count_reg[63]_0 [24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_count_reg04_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[25]_i_1 
       (.I0(\int_count_reg[63]_0 [25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_count_reg04_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[26]_i_1 
       (.I0(\int_count_reg[63]_0 [26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_count_reg04_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[27]_i_1 
       (.I0(\int_count_reg[63]_0 [27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_count_reg04_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[28]_i_1 
       (.I0(\int_count_reg[63]_0 [28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_count_reg04_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[29]_i_1 
       (.I0(\int_count_reg[63]_0 [29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_count_reg04_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[2]_i_1 
       (.I0(\int_count_reg[63]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_count_reg04_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[30]_i_1 
       (.I0(\int_count_reg[63]_0 [30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_count_reg04_out[30]));
  LUT4 #(
    .INIT(16'h0002)) 
    \int_count[31]_i_1 
       (.I0(\int_count[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\int_count[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[31]_i_2 
       (.I0(\int_count_reg[63]_0 [31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_count_reg04_out[31]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_count[31]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_count[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[32]_i_1 
       (.I0(\int_count_reg[63]_0 [32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_count_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[33]_i_1 
       (.I0(\int_count_reg[63]_0 [33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_count_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[34]_i_1 
       (.I0(\int_count_reg[63]_0 [34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_count_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[35]_i_1 
       (.I0(\int_count_reg[63]_0 [35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_count_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[36]_i_1 
       (.I0(\int_count_reg[63]_0 [36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_count_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[37]_i_1 
       (.I0(\int_count_reg[63]_0 [37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_count_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[38]_i_1 
       (.I0(\int_count_reg[63]_0 [38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_count_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[39]_i_1 
       (.I0(\int_count_reg[63]_0 [39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_count_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[3]_i_1 
       (.I0(\int_count_reg[63]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_count_reg04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[40]_i_1 
       (.I0(\int_count_reg[63]_0 [40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_count_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[41]_i_1 
       (.I0(\int_count_reg[63]_0 [41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_count_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[42]_i_1 
       (.I0(\int_count_reg[63]_0 [42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_count_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[43]_i_1 
       (.I0(\int_count_reg[63]_0 [43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_count_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[44]_i_1 
       (.I0(\int_count_reg[63]_0 [44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_count_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[45]_i_1 
       (.I0(\int_count_reg[63]_0 [45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_count_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[46]_i_1 
       (.I0(\int_count_reg[63]_0 [46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_count_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[47]_i_1 
       (.I0(\int_count_reg[63]_0 [47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_count_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[48]_i_1 
       (.I0(\int_count_reg[63]_0 [48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_count_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[49]_i_1 
       (.I0(\int_count_reg[63]_0 [49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_count_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[4]_i_1 
       (.I0(\int_count_reg[63]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_count_reg04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[50]_i_1 
       (.I0(\int_count_reg[63]_0 [50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_count_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[51]_i_1 
       (.I0(\int_count_reg[63]_0 [51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_count_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[52]_i_1 
       (.I0(\int_count_reg[63]_0 [52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_count_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[53]_i_1 
       (.I0(\int_count_reg[63]_0 [53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_count_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[54]_i_1 
       (.I0(\int_count_reg[63]_0 [54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_count_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[55]_i_1 
       (.I0(\int_count_reg[63]_0 [55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_count_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[56]_i_1 
       (.I0(\int_count_reg[63]_0 [56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_count_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[57]_i_1 
       (.I0(\int_count_reg[63]_0 [57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_count_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[58]_i_1 
       (.I0(\int_count_reg[63]_0 [58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_count_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[59]_i_1 
       (.I0(\int_count_reg[63]_0 [59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_count_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[5]_i_1 
       (.I0(\int_count_reg[63]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_count_reg04_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[60]_i_1 
       (.I0(\int_count_reg[63]_0 [60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_count_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[61]_i_1 
       (.I0(\int_count_reg[63]_0 [61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_count_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[62]_i_1 
       (.I0(\int_count_reg[63]_0 [62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_count_reg0[30]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_count[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\int_count[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_count[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[63]_i_2 
       (.I0(\int_count_reg[63]_0 [63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_count_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[6]_i_1 
       (.I0(\int_count_reg[63]_0 [6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_count_reg04_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[7]_i_1 
       (.I0(\int_count_reg[63]_0 [7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_count_reg04_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[8]_i_1 
       (.I0(\int_count_reg[63]_0 [8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_count_reg04_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[9]_i_1 
       (.I0(\int_count_reg[63]_0 [9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_count_reg04_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[0] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[0]),
        .Q(\int_count_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[10] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[10]),
        .Q(\int_count_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[11] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[11]),
        .Q(\int_count_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[12] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[12]),
        .Q(\int_count_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[13] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[13]),
        .Q(\int_count_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[14] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[14]),
        .Q(\int_count_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[15] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[15]),
        .Q(\int_count_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[16] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[16]),
        .Q(\int_count_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[17] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[17]),
        .Q(\int_count_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[18] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[18]),
        .Q(\int_count_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[19] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[19]),
        .Q(\int_count_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[1] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[1]),
        .Q(\int_count_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[20] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[20]),
        .Q(\int_count_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[21] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[21]),
        .Q(\int_count_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[22] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[22]),
        .Q(\int_count_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[23] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[23]),
        .Q(\int_count_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[24] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[24]),
        .Q(\int_count_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[25] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[25]),
        .Q(\int_count_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[26] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[26]),
        .Q(\int_count_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[27] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[27]),
        .Q(\int_count_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[28] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[28]),
        .Q(\int_count_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[29] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[29]),
        .Q(\int_count_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[2] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[2]),
        .Q(\int_count_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[30] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[30]),
        .Q(\int_count_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[31] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[31]),
        .Q(\int_count_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[32] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[0]),
        .Q(\int_count_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[33] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[1]),
        .Q(\int_count_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[34] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[2]),
        .Q(\int_count_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[35] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[3]),
        .Q(\int_count_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[36] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[4]),
        .Q(\int_count_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[37] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[5]),
        .Q(\int_count_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[38] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[6]),
        .Q(\int_count_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[39] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[7]),
        .Q(\int_count_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[3] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[3]),
        .Q(\int_count_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[40] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[8]),
        .Q(\int_count_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[41] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[9]),
        .Q(\int_count_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[42] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[10]),
        .Q(\int_count_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[43] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[11]),
        .Q(\int_count_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[44] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[12]),
        .Q(\int_count_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[45] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[13]),
        .Q(\int_count_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[46] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[14]),
        .Q(\int_count_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[47] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[15]),
        .Q(\int_count_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[48] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[16]),
        .Q(\int_count_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[49] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[17]),
        .Q(\int_count_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[4] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[4]),
        .Q(\int_count_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[50] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[18]),
        .Q(\int_count_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[51] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[19]),
        .Q(\int_count_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[52] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[20]),
        .Q(\int_count_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[53] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[21]),
        .Q(\int_count_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[54] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[22]),
        .Q(\int_count_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[55] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[23]),
        .Q(\int_count_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[56] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[24]),
        .Q(\int_count_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[57] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[25]),
        .Q(\int_count_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[58] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[26]),
        .Q(\int_count_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[59] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[27]),
        .Q(\int_count_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[5] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[5]),
        .Q(\int_count_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[60] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[28]),
        .Q(\int_count_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[61] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[29]),
        .Q(\int_count_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[62] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[30]),
        .Q(\int_count_reg[63]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[63] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_0 ),
        .D(int_count_reg0[31]),
        .Q(\int_count_reg[63]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[6] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[6]),
        .Q(\int_count_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[7] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[7]),
        .Q(\int_count_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[8] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[8]),
        .Q(\int_count_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[9] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_0 ),
        .D(int_count_reg04_out[9]),
        .Q(\int_count_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_auto_restart_i_2_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\int_out_r[31]_i_3_n_0 ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h04000000)) 
    \int_ier[1]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_out_r[31]_i_3_n_0 ),
        .O(int_ier10_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[1]),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h77F7777788F88888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(Q[2]),
        .I3(circular_read_read_fu_142_p2),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_out_r[31]_i_3_n_0 ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'h7777F7778888F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[1] ),
        .I3(Q[2]),
        .I4(circular_read_read_fu_142_p2),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[0]_i_1 
       (.I0(out_r[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_r_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[10]_i_1 
       (.I0(\int_out_r_reg[63]_0 [8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_r_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[11]_i_1 
       (.I0(\int_out_r_reg[63]_0 [9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_r_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[12]_i_1 
       (.I0(\int_out_r_reg[63]_0 [10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_r_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[13]_i_1 
       (.I0(\int_out_r_reg[63]_0 [11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_r_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[14]_i_1 
       (.I0(\int_out_r_reg[63]_0 [12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_r_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[15]_i_1 
       (.I0(\int_out_r_reg[63]_0 [13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_r_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[16]_i_1 
       (.I0(\int_out_r_reg[63]_0 [14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_r_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[17]_i_1 
       (.I0(\int_out_r_reg[63]_0 [15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_r_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[18]_i_1 
       (.I0(\int_out_r_reg[63]_0 [16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_r_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[19]_i_1 
       (.I0(\int_out_r_reg[63]_0 [17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_r_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[1]_i_1 
       (.I0(out_r[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_r_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[20]_i_1 
       (.I0(\int_out_r_reg[63]_0 [18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_r_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[21]_i_1 
       (.I0(\int_out_r_reg[63]_0 [19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_r_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[22]_i_1 
       (.I0(\int_out_r_reg[63]_0 [20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_r_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[23]_i_1 
       (.I0(\int_out_r_reg[63]_0 [21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_r_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[24]_i_1 
       (.I0(\int_out_r_reg[63]_0 [22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_r_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[25]_i_1 
       (.I0(\int_out_r_reg[63]_0 [23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_r_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[26]_i_1 
       (.I0(\int_out_r_reg[63]_0 [24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_r_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[27]_i_1 
       (.I0(\int_out_r_reg[63]_0 [25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_r_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[28]_i_1 
       (.I0(\int_out_r_reg[63]_0 [26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_r_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[29]_i_1 
       (.I0(\int_out_r_reg[63]_0 [27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_r_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[2]_i_1 
       (.I0(\int_out_r_reg[63]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_r_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[30]_i_1 
       (.I0(\int_out_r_reg[63]_0 [28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_r_reg01_out[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_out_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_out_r[31]_i_3_n_0 ),
        .O(\int_out_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[31]_i_2 
       (.I0(\int_out_r_reg[63]_0 [29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_r_reg01_out[31]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_out_r[31]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_out_r[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[32]_i_1 
       (.I0(\int_out_r_reg[63]_0 [30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[33]_i_1 
       (.I0(\int_out_r_reg[63]_0 [31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[34]_i_1 
       (.I0(\int_out_r_reg[63]_0 [32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[35]_i_1 
       (.I0(\int_out_r_reg[63]_0 [33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[36]_i_1 
       (.I0(\int_out_r_reg[63]_0 [34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[37]_i_1 
       (.I0(\int_out_r_reg[63]_0 [35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[38]_i_1 
       (.I0(\int_out_r_reg[63]_0 [36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[39]_i_1 
       (.I0(\int_out_r_reg[63]_0 [37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[3]_i_1 
       (.I0(\int_out_r_reg[63]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_r_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[40]_i_1 
       (.I0(\int_out_r_reg[63]_0 [38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[41]_i_1 
       (.I0(\int_out_r_reg[63]_0 [39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[42]_i_1 
       (.I0(\int_out_r_reg[63]_0 [40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[43]_i_1 
       (.I0(\int_out_r_reg[63]_0 [41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[44]_i_1 
       (.I0(\int_out_r_reg[63]_0 [42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[45]_i_1 
       (.I0(\int_out_r_reg[63]_0 [43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[46]_i_1 
       (.I0(\int_out_r_reg[63]_0 [44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[47]_i_1 
       (.I0(\int_out_r_reg[63]_0 [45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[48]_i_1 
       (.I0(\int_out_r_reg[63]_0 [46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[49]_i_1 
       (.I0(\int_out_r_reg[63]_0 [47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[4]_i_1 
       (.I0(\int_out_r_reg[63]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_r_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[50]_i_1 
       (.I0(\int_out_r_reg[63]_0 [48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[51]_i_1 
       (.I0(\int_out_r_reg[63]_0 [49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[52]_i_1 
       (.I0(\int_out_r_reg[63]_0 [50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[53]_i_1 
       (.I0(\int_out_r_reg[63]_0 [51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[54]_i_1 
       (.I0(\int_out_r_reg[63]_0 [52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[55]_i_1 
       (.I0(\int_out_r_reg[63]_0 [53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[56]_i_1 
       (.I0(\int_out_r_reg[63]_0 [54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[57]_i_1 
       (.I0(\int_out_r_reg[63]_0 [55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[58]_i_1 
       (.I0(\int_out_r_reg[63]_0 [56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[59]_i_1 
       (.I0(\int_out_r_reg[63]_0 [57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[5]_i_1 
       (.I0(\int_out_r_reg[63]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_r_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[60]_i_1 
       (.I0(\int_out_r_reg[63]_0 [58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[61]_i_1 
       (.I0(\int_out_r_reg[63]_0 [59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[62]_i_1 
       (.I0(\int_out_r_reg[63]_0 [60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_r_reg0[30]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_out_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_count[31]_i_3_n_0 ),
        .O(\int_out_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[63]_i_2 
       (.I0(\int_out_r_reg[63]_0 [61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[6]_i_1 
       (.I0(\int_out_r_reg[63]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_r_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[7]_i_1 
       (.I0(\int_out_r_reg[63]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_r_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[8]_i_1 
       (.I0(\int_out_r_reg[63]_0 [6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_r_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[9]_i_1 
       (.I0(\int_out_r_reg[63]_0 [7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_r_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[0]),
        .Q(out_r[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[10]),
        .Q(\int_out_r_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[11]),
        .Q(\int_out_r_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[12]),
        .Q(\int_out_r_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[13]),
        .Q(\int_out_r_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[14]),
        .Q(\int_out_r_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[15]),
        .Q(\int_out_r_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[16]),
        .Q(\int_out_r_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[17]),
        .Q(\int_out_r_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[18]),
        .Q(\int_out_r_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[19]),
        .Q(\int_out_r_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[1]),
        .Q(out_r[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[20]),
        .Q(\int_out_r_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[21]),
        .Q(\int_out_r_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[22]),
        .Q(\int_out_r_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[23]),
        .Q(\int_out_r_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[24]),
        .Q(\int_out_r_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[25]),
        .Q(\int_out_r_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[26]),
        .Q(\int_out_r_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[27]),
        .Q(\int_out_r_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[28]),
        .Q(\int_out_r_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[29]),
        .Q(\int_out_r_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[2]),
        .Q(\int_out_r_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[30]),
        .Q(\int_out_r_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[31]),
        .Q(\int_out_r_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[0]),
        .Q(\int_out_r_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[1]),
        .Q(\int_out_r_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[2]),
        .Q(\int_out_r_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[3]),
        .Q(\int_out_r_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[4]),
        .Q(\int_out_r_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[5]),
        .Q(\int_out_r_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[6]),
        .Q(\int_out_r_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[7]),
        .Q(\int_out_r_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[3]),
        .Q(\int_out_r_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[8]),
        .Q(\int_out_r_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[9]),
        .Q(\int_out_r_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[10]),
        .Q(\int_out_r_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[11]),
        .Q(\int_out_r_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[12]),
        .Q(\int_out_r_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[13]),
        .Q(\int_out_r_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[14]),
        .Q(\int_out_r_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[15]),
        .Q(\int_out_r_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[16]),
        .Q(\int_out_r_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[17]),
        .Q(\int_out_r_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[4]),
        .Q(\int_out_r_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[18]),
        .Q(\int_out_r_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[19]),
        .Q(\int_out_r_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[20]),
        .Q(\int_out_r_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[21]),
        .Q(\int_out_r_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[22]),
        .Q(\int_out_r_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[23]),
        .Q(\int_out_r_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[24]),
        .Q(\int_out_r_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[25]),
        .Q(\int_out_r_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[26]),
        .Q(\int_out_r_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[27]),
        .Q(\int_out_r_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[5]),
        .Q(\int_out_r_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[28]),
        .Q(\int_out_r_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[29]),
        .Q(\int_out_r_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[30]),
        .Q(\int_out_r_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_0 ),
        .D(int_out_r_reg0[31]),
        .Q(\int_out_r_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[6]),
        .Q(\int_out_r_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[7]),
        .Q(\int_out_r_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[8]),
        .Q(\int_out_r_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_0 ),
        .D(int_out_r_reg01_out[9]),
        .Q(\int_out_r_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_reset_i[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_reset_i[0]_i_2_n_0 ),
        .I3(\int_count[31]_i_3_n_0 ),
        .I4(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .O(\int_reset_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \int_reset_i[0]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .O(\int_reset_i[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_reset_i_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_reset_i[0]_i_1_n_0 ),
        .Q(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFF0000)) 
    int_reset_o_ap_vld_i_1
       (.I0(int_task_ap_done_i_3_n_0),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(SR),
        .I5(int_reset_o_ap_vld),
        .O(int_reset_o_ap_vld_i_1_n_0));
  FDRE int_reset_o_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_reset_o_ap_vld_i_1_n_0),
        .Q(int_reset_o_ap_vld),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(int_task_ap_done_i_3_n_0),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0200020002FF0200)) 
    int_task_ap_done_i_2
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(p_12_in[2]),
        .I3(auto_restart_status_reg_n_0),
        .I4(Q[2]),
        .I5(circular_read_read_fu_142_p2),
        .O(task_ap_done));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(int_task_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00007707)) 
    \int_written[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[1]),
        .I3(targetBlock_reg_252),
        .I4(empty_22_fu_94_reg),
        .O(written));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFF0000)) 
    int_written_ap_vld_i_1
       (.I0(int_task_ap_done_i_3_n_0),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_written_reg[0]_0 ),
        .I5(int_written_ap_vld),
        .O(int_written_ap_vld_i_1_n_0));
  FDRE int_written_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_written_ap_vld_i_1_n_0),
        .Q(int_written_ap_vld),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[0] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(written),
        .Q(\int_written_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[10] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [9]),
        .Q(\int_written_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[11] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [10]),
        .Q(\int_written_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[12] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [11]),
        .Q(\int_written_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[13] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [12]),
        .Q(\int_written_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[14] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [13]),
        .Q(\int_written_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[15] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [14]),
        .Q(\int_written_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[16] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [15]),
        .Q(\int_written_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[17] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [16]),
        .Q(\int_written_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[18] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [17]),
        .Q(\int_written_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[19] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [18]),
        .Q(\int_written_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[1] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [0]),
        .Q(\int_written_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[20] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [19]),
        .Q(\int_written_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[21] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [20]),
        .Q(\int_written_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[22] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [21]),
        .Q(\int_written_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[23] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [22]),
        .Q(\int_written_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[24] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [23]),
        .Q(\int_written_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[25] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [24]),
        .Q(\int_written_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[26] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [25]),
        .Q(\int_written_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[27] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [26]),
        .Q(\int_written_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[28] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [27]),
        .Q(\int_written_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[29] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [28]),
        .Q(\int_written_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[2] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [1]),
        .Q(\int_written_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[30] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [29]),
        .Q(\int_written_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[31] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [30]),
        .Q(\int_written_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[32] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [31]),
        .Q(data12[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[33] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [32]),
        .Q(data12[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[34] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [33]),
        .Q(data12[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[35] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [34]),
        .Q(data12[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[36] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [35]),
        .Q(data12[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[37] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [36]),
        .Q(data12[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[38] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [37]),
        .Q(data12[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[39] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [38]),
        .Q(data12[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[3] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [2]),
        .Q(\int_written_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[40] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [39]),
        .Q(data12[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[41] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [40]),
        .Q(data12[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[42] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [41]),
        .Q(data12[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[43] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [42]),
        .Q(data12[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[44] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [43]),
        .Q(data12[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[45] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [44]),
        .Q(data12[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[46] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [45]),
        .Q(data12[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[47] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [46]),
        .Q(data12[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[48] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [47]),
        .Q(data12[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[49] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [48]),
        .Q(data12[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[4] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [3]),
        .Q(\int_written_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[50] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [49]),
        .Q(data12[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[51] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [50]),
        .Q(data12[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[52] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [51]),
        .Q(data12[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[53] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [52]),
        .Q(data12[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[54] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [53]),
        .Q(data12[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[55] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [54]),
        .Q(data12[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[56] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [55]),
        .Q(data12[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[57] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [56]),
        .Q(data12[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[58] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [57]),
        .Q(data12[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[59] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [58]),
        .Q(data12[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[5] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [4]),
        .Q(\int_written_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[60] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [59]),
        .Q(data12[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[61] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [60]),
        .Q(data12[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[62] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [61]),
        .Q(data12[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[63] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [62]),
        .Q(data12[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[6] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [5]),
        .Q(\int_written_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[7] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [6]),
        .Q(\int_written_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[8] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [7]),
        .Q(\int_written_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[9] 
       (.C(ap_clk),
        .CE(\int_written_reg[0]_0 ),
        .D(\int_written_reg[63]_0 [8]),
        .Q(\int_written_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rdata[0]_i_1 
       (.I0(rdata),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .I3(s_axi_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000015110400)) 
    \rdata[0]_i_2 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[0]_i_3_n_0 ),
        .I4(\rdata[0]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[1]),
        .O(rdata));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(int_written_ap_vld),
        .I4(\rdata[0]_i_5_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \rdata[0]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(\rdata[0]_i_6_n_0 ),
        .I2(\rdata[0]_i_7_n_0 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[0]_i_8_n_0 ),
        .I5(\rdata[0]_i_9_n_0 ),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[0]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(int_circular_o_ap_vld),
        .I4(\int_circular_o_reg_n_0_[0] ),
        .I5(circular_read_read_fu_142_p2),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_6 
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(ap_start),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[0]_i_7 
       (.I0(\int_count_reg[63]_0 [0]),
        .I1(\int_count_reg[63]_0 [32]),
        .I2(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00008C80)) 
    \rdata[0]_i_8 
       (.I0(out_r[0]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(int_reset_o_ap_vld),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD591C48000000000)) 
    \rdata[0]_i_9 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(data12[0]),
        .I3(\int_written_reg_n_0_[0] ),
        .I4(\int_out_r_reg[63]_0 [30]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [8]),
        .I2(\rdata[10]_i_2_n_0 ),
        .I3(\rdata[10]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[10]_i_2 
       (.I0(\int_count_reg[63]_0 [42]),
        .I1(\int_count_reg[63]_0 [10]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[10]_i_3 
       (.I0(\int_out_r_reg[63]_0 [40]),
        .I1(\int_written_reg_n_0_[10] ),
        .I2(data12[10]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [9]),
        .I2(\rdata[11]_i_2_n_0 ),
        .I3(\rdata[11]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[11]_i_2 
       (.I0(\int_count_reg[63]_0 [43]),
        .I1(\int_count_reg[63]_0 [11]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[11]_i_3 
       (.I0(\int_out_r_reg[63]_0 [41]),
        .I1(\int_written_reg_n_0_[11] ),
        .I2(data12[11]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [10]),
        .I2(\rdata[12]_i_2_n_0 ),
        .I3(\rdata[12]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[12]_i_2 
       (.I0(\int_count_reg[63]_0 [44]),
        .I1(\int_count_reg[63]_0 [12]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[12]_i_3 
       (.I0(\int_out_r_reg[63]_0 [42]),
        .I1(\int_written_reg_n_0_[12] ),
        .I2(data12[12]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [11]),
        .I2(\rdata[13]_i_2_n_0 ),
        .I3(\rdata[13]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[13]_i_2 
       (.I0(\int_count_reg[63]_0 [45]),
        .I1(\int_count_reg[63]_0 [13]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[13]_i_3 
       (.I0(\int_out_r_reg[63]_0 [43]),
        .I1(\int_written_reg_n_0_[13] ),
        .I2(data12[13]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [12]),
        .I2(\rdata[14]_i_2_n_0 ),
        .I3(\rdata[14]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[14]_i_2 
       (.I0(\int_count_reg[63]_0 [46]),
        .I1(\int_count_reg[63]_0 [14]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[14]_i_3 
       (.I0(\int_out_r_reg[63]_0 [44]),
        .I1(\int_written_reg_n_0_[14] ),
        .I2(data12[14]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [13]),
        .I2(\rdata[15]_i_2_n_0 ),
        .I3(\rdata[15]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[15]_i_2 
       (.I0(\int_count_reg[63]_0 [47]),
        .I1(\int_count_reg[63]_0 [15]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[15]_i_3 
       (.I0(\int_out_r_reg[63]_0 [45]),
        .I1(\int_written_reg_n_0_[15] ),
        .I2(data12[15]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [14]),
        .I2(\rdata[16]_i_2_n_0 ),
        .I3(\rdata[16]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[16]_i_2 
       (.I0(\int_count_reg[63]_0 [48]),
        .I1(\int_count_reg[63]_0 [16]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[16]_i_3 
       (.I0(\int_out_r_reg[63]_0 [46]),
        .I1(\int_written_reg_n_0_[16] ),
        .I2(data12[16]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [15]),
        .I2(\rdata[17]_i_2_n_0 ),
        .I3(\rdata[17]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[17]_i_2 
       (.I0(\int_count_reg[63]_0 [49]),
        .I1(\int_count_reg[63]_0 [17]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[17]_i_3 
       (.I0(\int_out_r_reg[63]_0 [47]),
        .I1(\int_written_reg_n_0_[17] ),
        .I2(data12[17]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [16]),
        .I2(\rdata[18]_i_2_n_0 ),
        .I3(\rdata[18]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[18]_i_2 
       (.I0(\int_count_reg[63]_0 [50]),
        .I1(\int_count_reg[63]_0 [18]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[18]_i_3 
       (.I0(\int_out_r_reg[63]_0 [48]),
        .I1(\int_written_reg_n_0_[18] ),
        .I2(data12[18]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [17]),
        .I2(\rdata[19]_i_2_n_0 ),
        .I3(\rdata[19]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[19]_i_2 
       (.I0(\int_count_reg[63]_0 [51]),
        .I1(\int_count_reg[63]_0 [19]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[19]_i_3 
       (.I0(\int_out_r_reg[63]_0 [49]),
        .I1(\int_written_reg_n_0_[19] ),
        .I2(data12[19]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AAAAC0C0AAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(out_r[1]),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(\int_count_reg[63]_0 [1]),
        .I2(\int_count_reg[63]_0 [33]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[1]_i_3 
       (.I0(\int_out_r_reg[63]_0 [31]),
        .I1(\int_written_reg_n_0_[1] ),
        .I2(data12[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D591C480)) 
    \rdata[1]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_isr_reg_n_0_[1] ),
        .I3(\int_ier_reg_n_0_[1] ),
        .I4(int_task_ap_done),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [18]),
        .I2(\rdata[20]_i_2_n_0 ),
        .I3(\rdata[20]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[20]_i_2 
       (.I0(\int_count_reg[63]_0 [52]),
        .I1(\int_count_reg[63]_0 [20]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[20]_i_3 
       (.I0(\int_out_r_reg[63]_0 [50]),
        .I1(\int_written_reg_n_0_[20] ),
        .I2(data12[20]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [19]),
        .I2(\rdata[21]_i_2_n_0 ),
        .I3(\rdata[21]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[21]_i_2 
       (.I0(\int_count_reg[63]_0 [53]),
        .I1(\int_count_reg[63]_0 [21]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[21]_i_3 
       (.I0(\int_out_r_reg[63]_0 [51]),
        .I1(\int_written_reg_n_0_[21] ),
        .I2(data12[21]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [20]),
        .I2(\rdata[22]_i_2_n_0 ),
        .I3(\rdata[22]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[22]_i_2 
       (.I0(\int_count_reg[63]_0 [54]),
        .I1(\int_count_reg[63]_0 [22]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[22]_i_3 
       (.I0(\int_out_r_reg[63]_0 [52]),
        .I1(\int_written_reg_n_0_[22] ),
        .I2(data12[22]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [21]),
        .I2(\rdata[23]_i_2_n_0 ),
        .I3(\rdata[23]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[23]_i_2 
       (.I0(\int_count_reg[63]_0 [55]),
        .I1(\int_count_reg[63]_0 [23]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[23]_i_3 
       (.I0(\int_out_r_reg[63]_0 [53]),
        .I1(\int_written_reg_n_0_[23] ),
        .I2(data12[23]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [22]),
        .I2(\rdata[24]_i_2_n_0 ),
        .I3(\rdata[24]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[24]_i_2 
       (.I0(\int_count_reg[63]_0 [56]),
        .I1(\int_count_reg[63]_0 [24]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[24]_i_3 
       (.I0(\int_out_r_reg[63]_0 [54]),
        .I1(\int_written_reg_n_0_[24] ),
        .I2(data12[24]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [23]),
        .I2(\rdata[25]_i_2_n_0 ),
        .I3(\rdata[25]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[25]_i_2 
       (.I0(\int_count_reg[63]_0 [57]),
        .I1(\int_count_reg[63]_0 [25]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[25]_i_3 
       (.I0(\int_out_r_reg[63]_0 [55]),
        .I1(\int_written_reg_n_0_[25] ),
        .I2(data12[25]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [24]),
        .I2(\rdata[26]_i_2_n_0 ),
        .I3(\rdata[26]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[26]_i_2 
       (.I0(\int_count_reg[63]_0 [58]),
        .I1(\int_count_reg[63]_0 [26]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[26]_i_3 
       (.I0(\int_out_r_reg[63]_0 [56]),
        .I1(\int_written_reg_n_0_[26] ),
        .I2(data12[26]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [25]),
        .I2(\rdata[27]_i_2_n_0 ),
        .I3(\rdata[27]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[27]_i_2 
       (.I0(\int_count_reg[63]_0 [59]),
        .I1(\int_count_reg[63]_0 [27]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[27]_i_3 
       (.I0(\int_out_r_reg[63]_0 [57]),
        .I1(\int_written_reg_n_0_[27] ),
        .I2(data12[27]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [26]),
        .I2(\rdata[28]_i_2_n_0 ),
        .I3(\rdata[28]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[28]_i_2 
       (.I0(\int_count_reg[63]_0 [60]),
        .I1(\int_count_reg[63]_0 [28]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[28]_i_3 
       (.I0(\int_out_r_reg[63]_0 [58]),
        .I1(\int_written_reg_n_0_[28] ),
        .I2(data12[28]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [27]),
        .I2(\rdata[29]_i_2_n_0 ),
        .I3(\rdata[29]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[29]_i_2 
       (.I0(\int_count_reg[63]_0 [61]),
        .I1(\int_count_reg[63]_0 [29]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[29]_i_3 
       (.I0(\int_out_r_reg[63]_0 [59]),
        .I1(\int_written_reg_n_0_[29] ),
        .I2(data12[29]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AAAAC0C0AAAA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_out_r_reg[63]_0 [0]),
        .I3(\rdata[2]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC000000AA)) 
    \rdata[2]_i_2 
       (.I0(p_12_in[2]),
        .I1(\int_count_reg[63]_0 [2]),
        .I2(\int_count_reg[63]_0 [34]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[2]_i_3 
       (.I0(\int_out_r_reg[63]_0 [32]),
        .I1(\int_written_reg_n_0_[2] ),
        .I2(data12[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [28]),
        .I2(\rdata[30]_i_2_n_0 ),
        .I3(\rdata[30]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[30]_i_2 
       (.I0(\int_count_reg[63]_0 [62]),
        .I1(\int_count_reg[63]_0 [30]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[30]_i_3 
       (.I0(\int_out_r_reg[63]_0 [60]),
        .I1(\int_written_reg_n_0_[30] ),
        .I2(data12[30]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [29]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[31]_i_5 
       (.I0(\int_count_reg[63]_0 [63]),
        .I1(\int_count_reg[63]_0 [31]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[31]_i_6 
       (.I0(\int_out_r_reg[63]_0 [61]),
        .I1(\int_written_reg_n_0_[31] ),
        .I2(data12[31]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AAAAC0C0AAAA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_out_r_reg[63]_0 [1]),
        .I3(\rdata[3]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC000000AA)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready),
        .I1(\int_count_reg[63]_0 [3]),
        .I2(\int_count_reg[63]_0 [35]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[3]_i_3 
       (.I0(\int_out_r_reg[63]_0 [33]),
        .I1(\int_written_reg_n_0_[3] ),
        .I2(data12[3]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[4]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [2]),
        .I2(\rdata[4]_i_2_n_0 ),
        .I3(\rdata[4]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[4]_i_2 
       (.I0(\int_count_reg[63]_0 [36]),
        .I1(\int_count_reg[63]_0 [4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[4]_i_3 
       (.I0(\int_out_r_reg[63]_0 [34]),
        .I1(\int_written_reg_n_0_[4] ),
        .I2(data12[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[5]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [3]),
        .I2(\rdata[5]_i_2_n_0 ),
        .I3(\rdata[5]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[5]_i_2 
       (.I0(\int_count_reg[63]_0 [37]),
        .I1(\int_count_reg[63]_0 [5]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[5]_i_3 
       (.I0(\int_out_r_reg[63]_0 [35]),
        .I1(\int_written_reg_n_0_[5] ),
        .I2(data12[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [4]),
        .I2(\rdata[6]_i_2_n_0 ),
        .I3(\rdata[6]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[6]_i_2 
       (.I0(\int_count_reg[63]_0 [38]),
        .I1(\int_count_reg[63]_0 [6]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[6]_i_3 
       (.I0(\int_out_r_reg[63]_0 [36]),
        .I1(\int_written_reg_n_0_[6] ),
        .I2(data12[6]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AAAAC0C0AAAA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_out_r_reg[63]_0 [5]),
        .I3(\rdata[7]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC000000AA)) 
    \rdata[7]_i_2 
       (.I0(p_12_in[7]),
        .I1(\int_count_reg[63]_0 [7]),
        .I2(\int_count_reg[63]_0 [39]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[7]_i_3 
       (.I0(\int_out_r_reg[63]_0 [37]),
        .I1(\int_written_reg_n_0_[7] ),
        .I2(data12[7]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [6]),
        .I2(\rdata[8]_i_2_n_0 ),
        .I3(\rdata[8]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[8]_i_2 
       (.I0(\int_count_reg[63]_0 [40]),
        .I1(\int_count_reg[63]_0 [8]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[8]_i_3 
       (.I0(\int_out_r_reg[63]_0 [38]),
        .I1(\int_written_reg_n_0_[8] ),
        .I2(data12[8]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \rdata[9]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\int_out_r_reg[63]_0 [7]),
        .I2(\rdata[9]_i_2_n_0 ),
        .I3(\rdata[9]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A000C00)) 
    \rdata[9]_i_2 
       (.I0(\int_count_reg[63]_0 [41]),
        .I1(\int_count_reg[63]_0 [9]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[9]_i_3 
       (.I0(\int_out_r_reg[63]_0 [39]),
        .I1(\int_written_reg_n_0_[9] ),
        .I2(data12[9]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_data_V_fu_90[63]_i_1 
       (.I0(circular_read_read_fu_142_p2),
        .I1(Q[2]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1__0 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi
   (burst_valid,
    pop0,
    data_vld_reg,
    pop0_0,
    data_vld_reg_0,
    need_wrsp,
    data_vld_reg_1,
    fifo_wreq_valid_buf_reg,
    p_26_in,
    pop0_1,
    data_vld_reg_2,
    CO,
    rs2f_wreq_ack,
    gmem_AWREADY,
    data_valid,
    gmem_WREADY,
    fifo_resp_ready,
    full_n_reg,
    data_vld_reg_3,
    gmem_BVALID,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    AWVALID_Dummy,
    WVALID_Dummy,
    WLAST_Dummy,
    next_resp,
    beat_valid,
    full_n_reg_0,
    rdata_ack_t,
    \bus_equal_gen.rdata_valid_t_reg ,
    AWREADY_Dummy,
    WREADY_Dummy,
    push,
    Q,
    m_axi_gmem_AWVALID,
    \q_reg[72] ,
    m_axi_gmem_WVALID,
    \could_multi_bursts.next_loop ,
    next_burst,
    \pout_reg[2] ,
    push_2,
    empty_n_reg,
    \pout_reg[2]_0 ,
    full_n_reg_1,
    \could_multi_bursts.last_loop__4 ,
    data_vld1__2,
    \FSM_sequential_state_reg[1] ,
    empty_n_reg_0,
    data_vld1__1,
    \FSM_sequential_state_reg[1]_0 ,
    gmem_AWVALID1__0,
    \data_p1_reg[69] ,
    ap_rst_n_inv,
    ap_clk,
    data_vld_reg_4,
    s_ready_t_reg,
    data_vld_reg_5,
    dout_valid_reg,
    data_vld_reg_6,
    data_vld_reg_7,
    empty_n_reg_1,
    wreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \bus_equal_gen.WLAST_Dummy_reg ,
    dout_valid_reg_0,
    s_ready_t_reg_0,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    data_vld_reg_8,
    gmem_WVALID,
    m_axi_gmem_RVALID,
    p_10_in,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    gmem_AWVALID,
    m_axi_gmem_BVALID,
    \data_p2_reg[60] ,
    empty_n_reg_2,
    \q_tmp_reg[63] ,
    E,
    \data_p2_reg[60]_0 );
  output burst_valid;
  output pop0;
  output data_vld_reg;
  output pop0_0;
  output data_vld_reg_0;
  output need_wrsp;
  output data_vld_reg_1;
  output fifo_wreq_valid_buf_reg;
  output p_26_in;
  output pop0_1;
  output data_vld_reg_2;
  output [0:0]CO;
  output rs2f_wreq_ack;
  output gmem_AWREADY;
  output data_valid;
  output gmem_WREADY;
  output fifo_resp_ready;
  output full_n_reg;
  output data_vld_reg_3;
  output gmem_BVALID;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output AWVALID_Dummy;
  output WVALID_Dummy;
  output WLAST_Dummy;
  output next_resp;
  output beat_valid;
  output full_n_reg_0;
  output rdata_ack_t;
  output \bus_equal_gen.rdata_valid_t_reg ;
  output AWREADY_Dummy;
  output WREADY_Dummy;
  output push;
  output [2:0]Q;
  output m_axi_gmem_AWVALID;
  output [72:0]\q_reg[72] ;
  output m_axi_gmem_WVALID;
  output \could_multi_bursts.next_loop ;
  output next_burst;
  output [2:0]\pout_reg[2] ;
  output push_2;
  output empty_n_reg;
  output [2:0]\pout_reg[2]_0 ;
  output full_n_reg_1;
  output \could_multi_bursts.last_loop__4 ;
  output data_vld1__2;
  output [1:0]\FSM_sequential_state_reg[1] ;
  output empty_n_reg_0;
  output data_vld1__1;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  output gmem_AWVALID1__0;
  output [66:0]\data_p1_reg[69] ;
  input ap_rst_n_inv;
  input ap_clk;
  input data_vld_reg_4;
  input s_ready_t_reg;
  input data_vld_reg_5;
  input dout_valid_reg;
  input data_vld_reg_6;
  input data_vld_reg_7;
  input empty_n_reg_1;
  input wreq_handling_reg_0;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input \bus_equal_gen.WVALID_Dummy_reg ;
  input \bus_equal_gen.WLAST_Dummy_reg ;
  input dout_valid_reg_0;
  input s_ready_t_reg_0;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input data_vld_reg_8;
  input gmem_WVALID;
  input m_axi_gmem_RVALID;
  input p_10_in;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input gmem_AWVALID;
  input m_axi_gmem_BVALID;
  input [60:0]\data_p2_reg[60] ;
  input [1:0]empty_n_reg_2;
  input [63:0]\q_tmp_reg[63] ;
  input [0:0]E;
  input [0:0]\data_p2_reg[60]_0 ;

  wire [63:3]AWADDR_Dummy;
  wire [5:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire [2:0]Q;
  wire [63:0]WDATA_Dummy;
  wire WLAST_Dummy;
  wire WREADY_Dummy;
  wire [7:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire bus_write_n_182;
  wire bus_write_n_183;
  wire \could_multi_bursts.last_loop__4 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [66:0]\data_p1_reg[69] ;
  wire [60:0]\data_p2_reg[60] ;
  wire [0:0]\data_p2_reg[60]_0 ;
  wire data_valid;
  wire data_vld1__1;
  wire data_vld1__2;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire data_vld_reg_2;
  wire data_vld_reg_3;
  wire data_vld_reg_4;
  wire data_vld_reg_5;
  wire data_vld_reg_6;
  wire data_vld_reg_7;
  wire data_vld_reg_8;
  wire dout_valid_reg;
  wire dout_valid_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire [1:0]empty_n_reg_2;
  wire fifo_resp_ready;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem_AWREADY;
  wire gmem_AWVALID;
  wire gmem_AWVALID1__0;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire gmem_WVALID;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire next_burst;
  wire next_resp;
  wire p_10_in;
  wire p_26_in;
  wire p_8_in;
  wire pop0;
  wire pop0_0;
  wire pop0_1;
  wire [2:0]\pout_reg[2] ;
  wire [2:0]\pout_reg[2]_0 ;
  wire push;
  wire push_2;
  wire [72:0]\q_reg[72] ;
  wire [63:0]\q_tmp_reg[63] ;
  wire rdata_ack_t;
  wire rs2f_wreq_ack;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_read bus_read
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg ),
        .\bus_equal_gen.rdata_valid_t_reg_1 (\bus_equal_gen.rdata_valid_t_reg_0 ),
        .dout_valid_reg(dout_valid_reg_0),
        .empty_n_reg(empty_n_reg_0),
        .full_n_reg(full_n_reg_0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(rdata_ack_t),
        .s_ready_t_reg_0(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_write bus_write
       (.CO(CO),
        .E(pop0),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_equal_gen.WLAST_Dummy_reg_0 (bus_write_n_182),
        .\bus_equal_gen.WLAST_Dummy_reg_1 (\bus_equal_gen.WLAST_Dummy_reg ),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (WVALID_Dummy),
        .\bus_equal_gen.WVALID_Dummy_reg_1 (\bus_equal_gen.WVALID_Dummy_reg ),
        .\bus_equal_gen.len_cnt_reg[7]_0 (WREADY_Dummy),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (AWVALID_Dummy),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (bus_write_n_183),
        .\could_multi_bursts.AWVALID_Dummy_reg_2 (AWREADY_Dummy),
        .\could_multi_bursts.awlen_buf_reg[5]_0 ({AWLEN_Dummy,AWADDR_Dummy}),
        .\could_multi_bursts.sect_handling_reg_0 (p_26_in),
        .\could_multi_bursts.sect_handling_reg_1 (\could_multi_bursts.sect_handling_reg ),
        .\could_multi_bursts.sect_handling_reg_2 (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg_3 (\could_multi_bursts.sect_handling_reg_0 ),
        .\data_p2_reg[60] (\data_p2_reg[60] ),
        .\data_p2_reg[60]_0 (\data_p2_reg[60]_0 ),
        .data_vld1__2(data_vld1__2),
        .data_vld_reg(data_vld_reg),
        .data_vld_reg_0(data_vld_reg_0),
        .data_vld_reg_1(data_vld_reg_1),
        .data_vld_reg_2(data_vld_reg_3),
        .data_vld_reg_3(data_vld_reg_4),
        .data_vld_reg_4(data_vld_reg_5),
        .data_vld_reg_5(data_vld_reg_6),
        .data_vld_reg_6(data_vld_reg_7),
        .dout_valid_reg(data_valid),
        .dout_valid_reg_0(dout_valid_reg),
        .empty_n_reg(burst_valid),
        .empty_n_reg_0(pop0_0),
        .empty_n_reg_1(need_wrsp),
        .empty_n_reg_2(empty_n_reg),
        .empty_n_reg_3(empty_n_reg_1),
        .empty_n_reg_4(empty_n_reg_2),
        .fifo_wreq_valid_buf_reg_0(fifo_wreq_valid_buf_reg),
        .full_n_reg(rs2f_wreq_ack),
        .full_n_reg_0(fifo_resp_ready),
        .full_n_reg_1(full_n_reg),
        .full_n_reg_2(push),
        .full_n_reg_3(full_n_reg_1),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_AWVALID1__0(gmem_AWVALID1__0),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WVALID(gmem_WVALID),
        .in({WLAST_Dummy,WSTRB_Dummy,WDATA_Dummy}),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_burst(next_burst),
        .next_resp_reg_0(next_resp),
        .p_10_in(p_10_in),
        .p_12_in(gmem_WREADY),
        .p_8_in(p_8_in),
        .\pout_reg[2] (\pout_reg[2] ),
        .\pout_reg[2]_0 (\pout_reg[2]_0 ),
        .\q_tmp_reg[0] (E),
        .\q_tmp_reg[63] (\q_tmp_reg[63] ),
        .s_ready_t_reg(s_ready_t_reg),
        .\sect_len_buf_reg[6]_0 (\could_multi_bursts.last_loop__4 ),
        .sel(push_2),
        .wreq_handling_reg_0(wreq_handling_reg),
        .wreq_handling_reg_1(wreq_handling_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_throttle wreq_throttle
       (.E(pop0_1),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[69] (\data_p1_reg[69] ),
        .data_vld1__1(data_vld1__1),
        .data_vld_reg(data_vld_reg_2),
        .data_vld_reg_0(data_vld_reg_8),
        .full_n_reg(AWREADY_Dummy),
        .full_n_reg_0(WREADY_Dummy),
        .in({WLAST_Dummy,WSTRB_Dummy,WDATA_Dummy}),
        .\last_cnt_reg[6]_0 (bus_write_n_182),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .p_8_in(p_8_in),
        .\pout_reg[0] (WVALID_Dummy),
        .\pout_reg[0]_0 (AWVALID_Dummy),
        .\pout_reg[2] (bus_write_n_183),
        .\q_reg[69] ({AWLEN_Dummy,AWADDR_Dummy}),
        .\q_reg[72] (\q_reg[72] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_buffer
   (dout_valid_reg_0,
    full_n_reg_0,
    S,
    Q,
    \mOutPtr_reg[9]_0 ,
    empty_n_reg_0,
    \bus_equal_gen.len_cnt_reg[7] ,
    DI,
    \dout_buf_reg[71]_0 ,
    ap_rst_n_inv,
    dout_valid_reg_1,
    ap_clk,
    gmem_WVALID,
    \dout_buf_reg[71]_1 ,
    \dout_buf_reg[71]_2 ,
    \dout_buf_reg[71]_3 ,
    empty_n_i_2,
    \q_tmp_reg[63]_0 ,
    \q_tmp_reg[0]_0 ,
    D);
  output dout_valid_reg_0;
  output full_n_reg_0;
  output [7:0]S;
  output [7:0]Q;
  output [0:0]\mOutPtr_reg[9]_0 ;
  output empty_n_reg_0;
  output \bus_equal_gen.len_cnt_reg[7] ;
  output [0:0]DI;
  output [71:0]\dout_buf_reg[71]_0 ;
  input ap_rst_n_inv;
  input dout_valid_reg_1;
  input ap_clk;
  input gmem_WVALID;
  input \dout_buf_reg[71]_1 ;
  input \dout_buf_reg[71]_2 ;
  input \dout_buf_reg[71]_3 ;
  input [1:0]empty_n_i_2;
  input [63:0]\q_tmp_reg[63]_0 ;
  input [0:0]\q_tmp_reg[0]_0 ;
  input [8:0]D;

  wire [8:0]D;
  wire [0:0]DI;
  wire [7:0]Q;
  wire [7:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \bus_equal_gen.len_cnt_reg[7] ;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[32]_i_1_n_0 ;
  wire \dout_buf[33]_i_1_n_0 ;
  wire \dout_buf[34]_i_1_n_0 ;
  wire \dout_buf[35]_i_1_n_0 ;
  wire \dout_buf[36]_i_1_n_0 ;
  wire \dout_buf[37]_i_1_n_0 ;
  wire \dout_buf[38]_i_1_n_0 ;
  wire \dout_buf[39]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[40]_i_1_n_0 ;
  wire \dout_buf[41]_i_1_n_0 ;
  wire \dout_buf[42]_i_1_n_0 ;
  wire \dout_buf[43]_i_1_n_0 ;
  wire \dout_buf[44]_i_1_n_0 ;
  wire \dout_buf[45]_i_1_n_0 ;
  wire \dout_buf[46]_i_1_n_0 ;
  wire \dout_buf[47]_i_1_n_0 ;
  wire \dout_buf[48]_i_1_n_0 ;
  wire \dout_buf[49]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[50]_i_1_n_0 ;
  wire \dout_buf[51]_i_1_n_0 ;
  wire \dout_buf[52]_i_1_n_0 ;
  wire \dout_buf[53]_i_1_n_0 ;
  wire \dout_buf[54]_i_1_n_0 ;
  wire \dout_buf[55]_i_1_n_0 ;
  wire \dout_buf[56]_i_1_n_0 ;
  wire \dout_buf[57]_i_1_n_0 ;
  wire \dout_buf[58]_i_1_n_0 ;
  wire \dout_buf[59]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[60]_i_1_n_0 ;
  wire \dout_buf[61]_i_1_n_0 ;
  wire \dout_buf[62]_i_1_n_0 ;
  wire \dout_buf[63]_i_1_n_0 ;
  wire \dout_buf[64]_i_1_n_0 ;
  wire \dout_buf[65]_i_1_n_0 ;
  wire \dout_buf[66]_i_1_n_0 ;
  wire \dout_buf[67]_i_1_n_0 ;
  wire \dout_buf[68]_i_1_n_0 ;
  wire \dout_buf[69]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[70]_i_1_n_0 ;
  wire \dout_buf[71]_i_2_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [71:0]\dout_buf_reg[71]_0 ;
  wire \dout_buf_reg[71]_1 ;
  wire \dout_buf_reg[71]_2 ;
  wire \dout_buf_reg[71]_3 ;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_0;
  wire [1:0]empty_n_i_2;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire gmem_WVALID;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[9]_i_1_n_0 ;
  wire [9:8]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[9]_0 ;
  wire mem_reg_bram_0_i_12_n_0;
  wire mem_reg_bram_0_i_13_n_0;
  wire mem_reg_bram_0_i_14_n_0;
  wire mem_reg_bram_0_i_15_n_0;
  wire mem_reg_bram_0_i_16_n_0;
  wire mem_reg_bram_0_i_17_n_0;
  wire mem_reg_bram_0_i_19_n_0;
  wire p_1_in;
  wire pop;
  wire [71:0]q_buf;
  wire [71:0]q_tmp;
  wire [0:0]\q_tmp_reg[0]_0 ;
  wire [63:0]\q_tmp_reg[63]_0 ;
  wire [9:0]raddr;
  wire [9:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_0;
  wire show_ahead_i_3_n_0;
  wire show_ahead_i_4_n_0;
  wire show_ahead_i_5_n_0;
  wire [9:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[8]_i_1_n_0 ;
  wire \waddr[9]_i_2_n_0 ;
  wire \waddr[9]_i_3_n_0 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_1_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[32]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[33]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[36]_i_1 
       (.I0(q_tmp[36]),
        .I1(q_buf[36]),
        .I2(show_ahead),
        .O(\dout_buf[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[37]_i_1 
       (.I0(q_tmp[37]),
        .I1(q_buf[37]),
        .I2(show_ahead),
        .O(\dout_buf[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[38]_i_1 
       (.I0(q_tmp[38]),
        .I1(q_buf[38]),
        .I2(show_ahead),
        .O(\dout_buf[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[39]_i_1 
       (.I0(q_tmp[39]),
        .I1(q_buf[39]),
        .I2(show_ahead),
        .O(\dout_buf[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[40]_i_1 
       (.I0(q_tmp[40]),
        .I1(q_buf[40]),
        .I2(show_ahead),
        .O(\dout_buf[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[41]_i_1 
       (.I0(q_tmp[41]),
        .I1(q_buf[41]),
        .I2(show_ahead),
        .O(\dout_buf[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[42]_i_1 
       (.I0(q_tmp[42]),
        .I1(q_buf[42]),
        .I2(show_ahead),
        .O(\dout_buf[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[43]_i_1 
       (.I0(q_tmp[43]),
        .I1(q_buf[43]),
        .I2(show_ahead),
        .O(\dout_buf[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[44]_i_1 
       (.I0(q_tmp[44]),
        .I1(q_buf[44]),
        .I2(show_ahead),
        .O(\dout_buf[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[45]_i_1 
       (.I0(q_tmp[45]),
        .I1(q_buf[45]),
        .I2(show_ahead),
        .O(\dout_buf[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[46]_i_1 
       (.I0(q_tmp[46]),
        .I1(q_buf[46]),
        .I2(show_ahead),
        .O(\dout_buf[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[47]_i_1 
       (.I0(q_tmp[47]),
        .I1(q_buf[47]),
        .I2(show_ahead),
        .O(\dout_buf[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[48]_i_1 
       (.I0(q_tmp[48]),
        .I1(q_buf[48]),
        .I2(show_ahead),
        .O(\dout_buf[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[49]_i_1 
       (.I0(q_tmp[49]),
        .I1(q_buf[49]),
        .I2(show_ahead),
        .O(\dout_buf[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[50]_i_1 
       (.I0(q_tmp[50]),
        .I1(q_buf[50]),
        .I2(show_ahead),
        .O(\dout_buf[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[51]_i_1 
       (.I0(q_tmp[51]),
        .I1(q_buf[51]),
        .I2(show_ahead),
        .O(\dout_buf[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[52]_i_1 
       (.I0(q_tmp[52]),
        .I1(q_buf[52]),
        .I2(show_ahead),
        .O(\dout_buf[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[53]_i_1 
       (.I0(q_tmp[53]),
        .I1(q_buf[53]),
        .I2(show_ahead),
        .O(\dout_buf[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[54]_i_1 
       (.I0(q_tmp[54]),
        .I1(q_buf[54]),
        .I2(show_ahead),
        .O(\dout_buf[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[55]_i_1 
       (.I0(q_tmp[55]),
        .I1(q_buf[55]),
        .I2(show_ahead),
        .O(\dout_buf[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[56]_i_1 
       (.I0(q_tmp[56]),
        .I1(q_buf[56]),
        .I2(show_ahead),
        .O(\dout_buf[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[57]_i_1 
       (.I0(q_tmp[57]),
        .I1(q_buf[57]),
        .I2(show_ahead),
        .O(\dout_buf[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[58]_i_1 
       (.I0(q_tmp[58]),
        .I1(q_buf[58]),
        .I2(show_ahead),
        .O(\dout_buf[58]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[59]_i_1 
       (.I0(q_tmp[59]),
        .I1(q_buf[59]),
        .I2(show_ahead),
        .O(\dout_buf[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[60]_i_1 
       (.I0(q_tmp[60]),
        .I1(q_buf[60]),
        .I2(show_ahead),
        .O(\dout_buf[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[61]_i_1 
       (.I0(q_tmp[61]),
        .I1(q_buf[61]),
        .I2(show_ahead),
        .O(\dout_buf[61]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[62]_i_1 
       (.I0(q_tmp[62]),
        .I1(q_buf[62]),
        .I2(show_ahead),
        .O(\dout_buf[62]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[63]_i_1 
       (.I0(q_tmp[63]),
        .I1(q_buf[63]),
        .I2(show_ahead),
        .O(\dout_buf[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[64]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[64]),
        .I2(show_ahead),
        .O(\dout_buf[64]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[65]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[65]),
        .I2(show_ahead),
        .O(\dout_buf[65]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[66]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[66]),
        .I2(show_ahead),
        .O(\dout_buf[66]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[67]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[67]),
        .I2(show_ahead),
        .O(\dout_buf[67]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[68]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[68]),
        .I2(show_ahead),
        .O(\dout_buf[68]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[69]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[69]),
        .I2(show_ahead),
        .O(\dout_buf[69]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[70]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[70]),
        .I2(show_ahead),
        .O(\dout_buf[70]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBB3B0000)) 
    \dout_buf[71]_i_1 
       (.I0(\dout_buf_reg[71]_1 ),
        .I1(dout_valid_reg_0),
        .I2(\dout_buf_reg[71]_2 ),
        .I3(\dout_buf_reg[71]_3 ),
        .I4(empty_n_reg_0),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[71]_i_2 
       (.I0(q_tmp[71]),
        .I1(q_buf[71]),
        .I2(show_ahead),
        .O(\dout_buf[71]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[36]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[37]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[38]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[39]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[40]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[41]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[42]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[43]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[44]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[45]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[46]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[47]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[48]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[49]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[50]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[51]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[52]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[53]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[54]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[55]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[56]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[57]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[58]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[59]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[60]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[61]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[62]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[63]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[64]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[65]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[66]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[67]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[68]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[69]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[70]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[71]_i_2_n_0 ),
        .Q(\dout_buf_reg[71]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_1),
        .Q(dout_valid_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(gmem_WVALID),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__0
       (.I0(empty_n_i_3__0_n_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(Q[2]),
        .O(empty_n_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h1011000000000000)) 
    empty_n_i_3
       (.I0(empty_n_i_2[1]),
        .I1(empty_n_i_2[0]),
        .I2(\dout_buf_reg[71]_3 ),
        .I3(\dout_buf_reg[71]_2 ),
        .I4(dout_valid_reg_0),
        .I5(\dout_buf_reg[71]_1 ),
        .O(\bus_equal_gen.len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_3__0
       (.I0(Q[7]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(mOutPtr_reg[8]),
        .I4(mOutPtr_reg[9]),
        .I5(Q[5]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFEFAFFFA)) 
    full_n_i_1
       (.I0(ap_rst_n_inv),
        .I1(p_1_in),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(gmem_WVALID),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    full_n_i_2__5
       (.I0(full_n_i_3__2_n_0),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_3__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(mOutPtr_reg[8]),
        .I5(mOutPtr_reg[9]),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[9]_i_1 
       (.I0(gmem_WVALID),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(\mOutPtr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(D[5]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(D[6]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(D[7]),
        .Q(mOutPtr_reg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[9] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(D[8]),
        .Q(mOutPtr_reg[9]),
        .R(ap_rst_n_inv));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "73728" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(\q_tmp_reg[63]_0 [31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(\q_tmp_reg[63]_0 [35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(q_buf[31:0]),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(q_buf[35:32]),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(full_n_reg_0),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({gmem_WVALID,gmem_WVALID,gmem_WVALID,gmem_WVALID}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hF7FF080055550800)) 
    mem_reg_bram_0_i_1
       (.I0(pop),
        .I1(raddr[8]),
        .I2(mem_reg_bram_0_i_12_n_0),
        .I3(raddr[7]),
        .I4(raddr[9]),
        .I5(mem_reg_bram_0_i_13_n_0),
        .O(rnext[9]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h74)) 
    mem_reg_bram_0_i_10
       (.I0(pop),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_15_n_0),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_12
       (.I0(raddr[6]),
        .I1(raddr[4]),
        .I2(mem_reg_bram_0_i_17_n_0),
        .I3(raddr[2]),
        .I4(raddr[3]),
        .I5(raddr[5]),
        .O(mem_reg_bram_0_i_12_n_0));
  LUT4 #(
    .INIT(16'hBFFF)) 
    mem_reg_bram_0_i_13
       (.I0(mem_reg_bram_0_i_19_n_0),
        .I1(raddr[7]),
        .I2(raddr[6]),
        .I3(raddr[8]),
        .O(mem_reg_bram_0_i_13_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_14
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_14_n_0));
  LUT6 #(
    .INIT(64'hDFFFFFFF00000000)) 
    mem_reg_bram_0_i_15
       (.I0(raddr[9]),
        .I1(mem_reg_bram_0_i_19_n_0),
        .I2(raddr[7]),
        .I3(raddr[6]),
        .I4(raddr[8]),
        .I5(pop),
        .O(mem_reg_bram_0_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_bram_0_i_16
       (.I0(raddr[4]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_bram_0_i_17
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_bram_0_i_17_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_19
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[5]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[2]),
        .O(mem_reg_bram_0_i_19_n_0));
  LUT6 #(
    .INIT(64'h7F00FFFF80008000)) 
    mem_reg_bram_0_i_2
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_14_n_0),
        .I3(mem_reg_bram_0_i_15_n_0),
        .I4(pop),
        .I5(raddr[8]),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h70FF8080)) 
    mem_reg_bram_0_i_3
       (.I0(mem_reg_bram_0_i_14_n_0),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15_n_0),
        .I3(pop),
        .I4(raddr[7]),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4F88)) 
    mem_reg_bram_0_i_4
       (.I0(mem_reg_bram_0_i_14_n_0),
        .I1(mem_reg_bram_0_i_15_n_0),
        .I2(pop),
        .I3(raddr[6]),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8F44)) 
    mem_reg_bram_0_i_5
       (.I0(mem_reg_bram_0_i_16_n_0),
        .I1(mem_reg_bram_0_i_15_n_0),
        .I2(pop),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hBF00FFFF40004000)) 
    mem_reg_bram_0_i_6
       (.I0(mem_reg_bram_0_i_17_n_0),
        .I1(raddr[2]),
        .I2(raddr[3]),
        .I3(mem_reg_bram_0_i_15_n_0),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F00FFFF80008000)) 
    mem_reg_bram_0_i_7
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_15_n_0),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h70FF8080)) 
    mem_reg_bram_0_i_8
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(mem_reg_bram_0_i_15_n_0),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4F88)) 
    mem_reg_bram_0_i_9
       (.I0(raddr[0]),
        .I1(mem_reg_bram_0_i_15_n_0),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "73728" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b1,1'b1,1'b1,1'b1,\q_tmp_reg[63]_0 [63:36]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(q_buf[67:36]),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(q_buf[71:68]),
        .ECCPARITY(NLW_mem_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(full_n_reg_0),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({gmem_WVALID,gmem_WVALID,gmem_WVALID,gmem_WVALID}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(mOutPtr_reg[9]),
        .I1(mOutPtr_reg[8]),
        .O(\mOutPtr_reg[9]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(Q[7]),
        .I1(mOutPtr_reg[8]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__1
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__1
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_8__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_9
       (.I0(Q[1]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(gmem_WVALID),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[32] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [32]),
        .Q(q_tmp[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[33] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [33]),
        .Q(q_tmp[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [34]),
        .Q(q_tmp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [35]),
        .Q(q_tmp[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[36] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [36]),
        .Q(q_tmp[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[37] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [37]),
        .Q(q_tmp[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[38] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [38]),
        .Q(q_tmp[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[39] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [39]),
        .Q(q_tmp[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[40] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [40]),
        .Q(q_tmp[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[41] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [41]),
        .Q(q_tmp[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[42] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [42]),
        .Q(q_tmp[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[43] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [43]),
        .Q(q_tmp[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[44] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [44]),
        .Q(q_tmp[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[45] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [45]),
        .Q(q_tmp[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[46] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [46]),
        .Q(q_tmp[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[47] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [47]),
        .Q(q_tmp[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[48] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [48]),
        .Q(q_tmp[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[49] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [49]),
        .Q(q_tmp[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[50] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [50]),
        .Q(q_tmp[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[51] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [51]),
        .Q(q_tmp[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[52] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [52]),
        .Q(q_tmp[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[53] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [53]),
        .Q(q_tmp[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[54] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [54]),
        .Q(q_tmp[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[55] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [55]),
        .Q(q_tmp[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[56] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [56]),
        .Q(q_tmp[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[57] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [57]),
        .Q(q_tmp[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[58] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [58]),
        .Q(q_tmp[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[59] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [59]),
        .Q(q_tmp[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[60] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [60]),
        .Q(q_tmp[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[61] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [61]),
        .Q(q_tmp[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[62] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [62]),
        .Q(q_tmp[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[63] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [63]),
        .Q(q_tmp[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[71] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(1'b1),
        .Q(q_tmp[71]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\q_tmp_reg[63]_0 [9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0200000000000200)) 
    show_ahead_i_1
       (.I0(show_ahead_i_2_n_0),
        .I1(show_ahead_i_3_n_0),
        .I2(show_ahead_i_4_n_0),
        .I3(show_ahead_i_5_n_0),
        .I4(pop),
        .I5(Q[0]),
        .O(show_ahead0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(show_ahead_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h7)) 
    show_ahead_i_3
       (.I0(full_n_reg_0),
        .I1(gmem_WVALID),
        .O(show_ahead_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    show_ahead_i_4
       (.I0(mOutPtr_reg[8]),
        .I1(mOutPtr_reg[9]),
        .O(show_ahead_i_4_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    show_ahead_i_5
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(show_ahead_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \waddr[2]_i_1 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .I2(waddr[2]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \waddr[3]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[3]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \waddr[4]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[1]),
        .I2(waddr[0]),
        .I3(waddr[2]),
        .I4(waddr[4]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \waddr[5]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[6]_i_1 
       (.I0(\waddr[9]_i_3_n_0 ),
        .I1(waddr[6]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \waddr[7]_i_1 
       (.I0(waddr[6]),
        .I1(\waddr[9]_i_3_n_0 ),
        .I2(waddr[7]),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \waddr[8]_i_1 
       (.I0(waddr[7]),
        .I1(\waddr[9]_i_3_n_0 ),
        .I2(waddr[6]),
        .I3(waddr[8]),
        .O(\waddr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \waddr[9]_i_2 
       (.I0(waddr[8]),
        .I1(waddr[6]),
        .I2(\waddr[9]_i_3_n_0 ),
        .I3(waddr[7]),
        .I4(waddr[9]),
        .O(\waddr[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[9]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[8]_i_1_n_0 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_0 ),
        .D(\waddr[9]_i_2_n_0 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_buffer__parameterized0
   (beat_valid,
    full_n_reg_0,
    S,
    Q,
    empty_n_reg_0,
    DI,
    ap_rst_n_inv,
    dout_valid_reg_0,
    ap_clk,
    m_axi_gmem_RVALID,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    D);
  output beat_valid;
  output full_n_reg_0;
  output [6:0]S;
  output [5:0]Q;
  output empty_n_reg_0;
  output [0:0]DI;
  input ap_rst_n_inv;
  input dout_valid_reg_0;
  input ap_clk;
  input m_axi_gmem_RVALID;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [6:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire dout_valid_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_i_3__3_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire [7:6]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire m_axi_gmem_RVALID;
  wire pop;

  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(empty_n_i_3__1_n_0),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem_RVALID),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(empty_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(mOutPtr_reg[6]),
        .I3(mOutPtr_reg[7]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFEFFAAFFFFFFAA)) 
    full_n_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__6_n_0),
        .I2(full_n_i_3__3_n_0),
        .I3(pop),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem_RVALID),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__6
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(full_n_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__3_n_0));
  LUT4 #(
    .INIT(16'hBF00)) 
    full_n_i_4__0
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(beat_valid),
        .I3(empty_n_reg_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7878787888787878)) 
    \mOutPtr[7]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(beat_valid),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[6]),
        .Q(mOutPtr_reg[7]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[5]),
        .I1(mOutPtr_reg[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_8
       (.I0(Q[1]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem_RVALID),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo
   (empty_n_reg_0,
    empty_n_reg_1,
    data_vld_reg_0,
    fifo_burst_ready,
    SR,
    next_burst,
    Q,
    invalid_len_event_reg2_reg,
    E,
    full_n_reg_0,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    ap_rst_n_inv,
    ap_clk,
    data_vld_reg_1,
    \bus_equal_gen.len_cnt_reg[0] ,
    \bus_equal_gen.len_cnt_reg[0]_0 ,
    \bus_equal_gen.len_cnt_reg[7] ,
    \bus_equal_gen.len_cnt_reg[7]_0 ,
    \bus_equal_gen.len_cnt_reg[7]_1 ,
    in,
    \q_reg[5]_0 ,
    \q_reg[5]_1 ,
    \q_reg[5]_2 ,
    \q_reg[5]_3 ,
    \could_multi_bursts.awlen_buf_reg[0] ,
    \could_multi_bursts.awlen_buf_reg[0]_0 );
  output empty_n_reg_0;
  output empty_n_reg_1;
  output data_vld_reg_0;
  output fifo_burst_ready;
  output [0:0]SR;
  output next_burst;
  output [2:0]Q;
  output invalid_len_event_reg2_reg;
  output [0:0]E;
  output full_n_reg_0;
  output [5:0]\sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  input ap_rst_n_inv;
  input ap_clk;
  input data_vld_reg_1;
  input \bus_equal_gen.len_cnt_reg[0] ;
  input [5:0]\bus_equal_gen.len_cnt_reg[0]_0 ;
  input \bus_equal_gen.len_cnt_reg[7] ;
  input \bus_equal_gen.len_cnt_reg[7]_0 ;
  input \bus_equal_gen.len_cnt_reg[7]_1 ;
  input [0:0]in;
  input \q_reg[5]_0 ;
  input \q_reg[5]_1 ;
  input \q_reg[5]_2 ;
  input \q_reg[5]_3 ;
  input [8:0]\could_multi_bursts.awlen_buf_reg[0] ;
  input [2:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \bus_equal_gen.len_cnt_reg[0] ;
  wire [5:0]\bus_equal_gen.len_cnt_reg[0]_0 ;
  wire \bus_equal_gen.len_cnt_reg[7] ;
  wire \bus_equal_gen.len_cnt_reg[7]_0 ;
  wire \bus_equal_gen.len_cnt_reg[7]_1 ;
  wire [8:0]\could_multi_bursts.awlen_buf_reg[0] ;
  wire [2:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire empty_n_i_4_n_0;
  wire empty_n_i_5_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire fifo_burst_ready;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2_n_0;
  wire full_n_reg_0;
  wire [0:0]in;
  wire invalid_len_event_reg2_reg;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire next_burst;
  wire \pout[0]_i_1__2_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2__1_n_0 ;
  wire [5:0]q;
  wire \q_reg[5]_0 ;
  wire \q_reg[5]_1 ;
  wire \q_reg[5]_2 ;
  wire \q_reg[5]_3 ;
  wire [5:0]\sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;

  LUT4 #(
    .INIT(16'h8808)) 
    \bus_equal_gen.data_buf[63]_i_1 
       (.I0(empty_n_reg_0),
        .I1(\bus_equal_gen.len_cnt_reg[7] ),
        .I2(\bus_equal_gen.len_cnt_reg[7]_0 ),
        .I3(\bus_equal_gen.len_cnt_reg[7]_1 ),
        .O(E));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n_inv),
        .O(SR));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_reg_1),
        .Q(data_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1
       (.I0(next_burst),
        .I1(empty_n_reg_0),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    empty_n_i_2
       (.I0(\bus_equal_gen.len_cnt_reg[0] ),
        .I1(\bus_equal_gen.len_cnt_reg[0]_0 [5]),
        .I2(q[5]),
        .I3(\bus_equal_gen.len_cnt_reg[0]_0 [2]),
        .I4(q[2]),
        .I5(empty_n_i_4_n_0),
        .O(next_burst));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    empty_n_i_4
       (.I0(q[0]),
        .I1(\bus_equal_gen.len_cnt_reg[0]_0 [0]),
        .I2(q[1]),
        .I3(\bus_equal_gen.len_cnt_reg[0]_0 [1]),
        .I4(empty_n_i_5_n_0),
        .O(empty_n_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_5
       (.I0(\bus_equal_gen.len_cnt_reg[0]_0 [4]),
        .I1(q[4]),
        .I2(\bus_equal_gen.len_cnt_reg[0]_0 [3]),
        .I3(q[3]),
        .O(empty_n_i_5_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_reg_1),
        .D(data_vld_reg_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBBFAAA)) 
    full_n_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2_n_0),
        .I2(data_vld_reg_0),
        .I3(empty_n_reg_1),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    full_n_i_2
       (.I0(data_vld_reg_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(invalid_len_event_reg2_reg),
        .O(full_n_i_2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(invalid_len_event_reg2_reg),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[5] [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h4500000000000000)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(in),
        .I1(\q_reg[5]_0 ),
        .I2(\q_reg[5]_1 ),
        .I3(fifo_burst_ready),
        .I4(\q_reg[5]_2 ),
        .I5(\q_reg[5]_3 ),
        .O(invalid_len_event_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[4][0]_srl5_i_2 
       (.I0(\could_multi_bursts.awlen_buf_reg[0] [0]),
        .I1(\sect_len_buf_reg[6] ),
        .O(\sect_len_buf_reg[5] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[4][0]_srl5_i_3 
       (.I0(\could_multi_bursts.awlen_buf_reg[0] [6]),
        .I1(\could_multi_bursts.awlen_buf_reg[0]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[0] [7]),
        .I3(\could_multi_bursts.awlen_buf_reg[0]_0 [1]),
        .I4(\could_multi_bursts.awlen_buf_reg[0]_0 [2]),
        .I5(\could_multi_bursts.awlen_buf_reg[0] [8]),
        .O(\sect_len_buf_reg[6] ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(invalid_len_event_reg2_reg),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[5] [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[4][1]_srl5_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[0] [1]),
        .I1(\sect_len_buf_reg[6] ),
        .O(\sect_len_buf_reg[5] [1]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(invalid_len_event_reg2_reg),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[5] [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[4][2]_srl5_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[0] [2]),
        .I1(\sect_len_buf_reg[6] ),
        .O(\sect_len_buf_reg[5] [2]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(invalid_len_event_reg2_reg),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[5] [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[4][3]_srl5_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[0] [3]),
        .I1(\sect_len_buf_reg[6] ),
        .O(\sect_len_buf_reg[5] [3]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(invalid_len_event_reg2_reg),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[5] [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[4][4]_srl5_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[0] [4]),
        .I1(\sect_len_buf_reg[6] ),
        .O(\sect_len_buf_reg[5] [4]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(invalid_len_event_reg2_reg),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[5] [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[4][5]_srl5_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[0] [5]),
        .I1(\sect_len_buf_reg[6] ),
        .O(\sect_len_buf_reg[5] [5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__2 
       (.I0(Q[0]),
        .O(\pout[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \pout[1]_i_1 
       (.I0(Q[0]),
        .I1(invalid_len_event_reg2_reg),
        .I2(empty_n_reg_1),
        .I3(Q[1]),
        .O(\pout[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FFFFFFF)) 
    \pout[1]_i_2 
       (.I0(\q_reg[5]_0 ),
        .I1(\q_reg[5]_1 ),
        .I2(fifo_burst_ready),
        .I3(\q_reg[5]_3 ),
        .I4(\q_reg[5]_2 ),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h00FF0000FE000000)) 
    \pout[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(empty_n_reg_1),
        .I4(data_vld_reg_0),
        .I5(invalid_len_event_reg2_reg),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \pout[2]_i_2__1 
       (.I0(Q[0]),
        .I1(invalid_len_event_reg2_reg),
        .I2(empty_n_reg_1),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\pout[2]_i_2__1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1_n_0 ),
        .D(\pout[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1_n_0 ),
        .D(\pout[2]_i_2__1_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_reg_1),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_reg_1),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_reg_1),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_reg_1),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_reg_1),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(q[4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(empty_n_reg_1),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(q[5]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    E,
    data_vld_reg_0,
    full_n_reg_0,
    S,
    SR,
    \q_reg[64]_0 ,
    next_wreq,
    \pout_reg[2]_0 ,
    full_n_reg_1,
    empty_n_reg_0,
    D,
    empty_n_reg_1,
    \q_reg[64]_1 ,
    ap_rst_n_inv,
    ap_clk,
    data_vld_reg_1,
    Q,
    \could_multi_bursts.last_sect_buf_reg ,
    \align_len_reg[3] ,
    CO,
    \align_len_reg[3]_0 ,
    \pout_reg[1]_0 ,
    \sect_cnt_reg[51] ,
    sect_cnt0,
    fifo_wreq_valid_buf_reg,
    push,
    \q_reg[60]_0 );
  output fifo_wreq_valid;
  output [0:0]E;
  output data_vld_reg_0;
  output full_n_reg_0;
  output [1:0]S;
  output [0:0]SR;
  output [61:0]\q_reg[64]_0 ;
  output next_wreq;
  output [2:0]\pout_reg[2]_0 ;
  output full_n_reg_1;
  output [0:0]empty_n_reg_0;
  output [51:0]D;
  output empty_n_reg_1;
  output [0:0]\q_reg[64]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input data_vld_reg_1;
  input [3:0]Q;
  input [4:0]\could_multi_bursts.last_sect_buf_reg ;
  input \align_len_reg[3] ;
  input [0:0]CO;
  input \align_len_reg[3]_0 ;
  input [0:0]\pout_reg[1]_0 ;
  input [51:0]\sect_cnt_reg[51] ;
  input [50:0]sect_cnt0;
  input fifo_wreq_valid_buf_reg;
  input push;
  input [60:0]\q_reg[60]_0 ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \align_len_reg[3] ;
  wire \align_len_reg[3]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [4:0]\could_multi_bursts.last_sect_buf_reg ;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][64]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_wreq;
  wire pout17_out;
  wire \pout[0]_i_1__3_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[2]_i_2_n_0 ;
  wire [0:0]\pout_reg[1]_0 ;
  wire [2:0]\pout_reg[2]_0 ;
  wire push;
  wire [60:0]\q_reg[60]_0 ;
  wire [61:0]\q_reg[64]_0 ;
  wire [0:0]\q_reg[64]_1 ;
  wire [50:0]sect_cnt0;
  wire [51:0]\sect_cnt_reg[51] ;

  LUT6 #(
    .INIT(64'hFFFFFFFF00008F00)) 
    \align_len[31]_i_1 
       (.I0(\align_len_reg[3] ),
        .I1(CO),
        .I2(\align_len_reg[3]_0 ),
        .I3(fifo_wreq_valid),
        .I4(\q_reg[64]_0 [61]),
        .I5(ap_rst_n_inv),
        .O(SR));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_reg_1),
        .Q(data_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__0
       (.I0(next_wreq),
        .I1(fifo_wreq_valid),
        .O(E));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_0),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_wreq_valid_buf_i_1
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(\align_len_reg[3] ),
        .I3(CO),
        .I4(\align_len_reg[3]_0 ),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFBBBFBFBFAAAFAFA)) 
    full_n_i_1__2
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__0_n_0),
        .I2(data_vld_reg_0),
        .I3(next_wreq),
        .I4(fifo_wreq_valid),
        .I5(full_n_reg_0),
        .O(full_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__0
       (.I0(data_vld_reg_0),
        .I1(\pout_reg[2]_0 [2]),
        .I2(\pout_reg[2]_0 [0]),
        .I3(\pout_reg[2]_0 [1]),
        .I4(\pout_reg[1]_0 ),
        .I5(full_n_reg_0),
        .O(full_n_i_2__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[64]_0 [61]),
        .O(\q_reg[64]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(\q_reg[64]_0 [61]),
        .O(empty_n_reg_1));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__1_i_1
       (.I0(Q[3]),
        .I1(\could_multi_bursts.last_sect_buf_reg [4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\could_multi_bursts.last_sect_buf_reg [1]),
        .I1(Q[0]),
        .I2(\could_multi_bursts.last_sect_buf_reg [2]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\could_multi_bursts.last_sect_buf_reg [3]),
        .O(S[0]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [32]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [33]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [34]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [35]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [36]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [37]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [38]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [39]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [40]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [41]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [42]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [43]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [44]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [45]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [46]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [47]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [48]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [49]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [50]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [51]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [52]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [53]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [54]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [55]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [56]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [57]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [58]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [59]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [60]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][64]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg[2]_0 [0]),
        .A1(\pout_reg[2]_0 [1]),
        .A2(\pout_reg[2]_0 [2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__3 
       (.I0(\pout_reg[2]_0 [0]),
        .O(\pout[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \pout[1]_i_1__0 
       (.I0(\pout_reg[2]_0 [0]),
        .I1(full_n_reg_0),
        .I2(\pout_reg[1]_0 ),
        .I3(E),
        .I4(\pout_reg[2]_0 [1]),
        .O(\pout[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFE00000000FF0000)) 
    \pout[2]_i_1__0 
       (.I0(\pout_reg[2]_0 [1]),
        .I1(\pout_reg[2]_0 [2]),
        .I2(\pout_reg[2]_0 [0]),
        .I3(E),
        .I4(data_vld_reg_0),
        .I5(full_n_reg_1),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h78E1)) 
    \pout[2]_i_2 
       (.I0(\pout_reg[2]_0 [0]),
        .I1(pout17_out),
        .I2(\pout_reg[2]_0 [2]),
        .I3(\pout_reg[2]_0 [1]),
        .O(\pout[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \pout[2]_i_3 
       (.I0(full_n_reg_0),
        .I1(\pout_reg[1]_0 ),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \pout[2]_i_4 
       (.I0(full_n_reg_0),
        .I1(\pout_reg[1]_0 ),
        .I2(data_vld_reg_0),
        .I3(next_wreq),
        .I4(fifo_wreq_valid),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__3_n_0 ),
        .Q(\pout_reg[2]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__0_n_0 ),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(\pout_reg[2]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__0_n_0 ),
        .D(\pout[2]_i_2_n_0 ),
        .Q(\pout_reg[2]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][64]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\sect_cnt_reg[51] [0]),
        .I1(next_wreq),
        .I2(\could_multi_bursts.last_sect_buf_reg [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\sect_cnt_reg[51] [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\sect_cnt_reg[51] [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\sect_cnt_reg[51] [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\sect_cnt_reg[51] [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\sect_cnt_reg[51] [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\sect_cnt_reg[51] [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\sect_cnt_reg[51] [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\sect_cnt_reg[51] [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\sect_cnt_reg[51] [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\sect_cnt_reg[51] [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\sect_cnt_reg[51] [1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\sect_cnt_reg[51] [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\sect_cnt_reg[51] [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\sect_cnt_reg[51] [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\sect_cnt_reg[51] [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\sect_cnt_reg[51] [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\sect_cnt_reg[51] [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\sect_cnt_reg[51] [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\sect_cnt_reg[51] [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\sect_cnt_reg[51] [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\sect_cnt_reg[51] [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\sect_cnt_reg[51] [2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\sect_cnt_reg[51] [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\sect_cnt_reg[51] [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\sect_cnt_reg[51] [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\sect_cnt_reg[51] [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\sect_cnt_reg[51] [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\sect_cnt_reg[51] [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\sect_cnt_reg[51] [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\sect_cnt_reg[51] [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\sect_cnt_reg[51] [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\sect_cnt_reg[51] [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\sect_cnt_reg[51] [3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\sect_cnt_reg[51] [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\sect_cnt_reg[51] [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\sect_cnt_reg[51] [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\sect_cnt_reg[51] [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\sect_cnt_reg[51] [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\sect_cnt_reg[51] [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\sect_cnt_reg[51] [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\sect_cnt_reg[51] [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\sect_cnt_reg[51] [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\sect_cnt_reg[51] [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\sect_cnt_reg[51] [4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\sect_cnt_reg[51] [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_wreq),
        .I1(\align_len_reg[3] ),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\sect_cnt_reg[51] [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\sect_cnt_reg[51] [5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\sect_cnt_reg[51] [6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\sect_cnt_reg[51] [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\sect_cnt_reg[51] [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\sect_cnt_reg[51] [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized1
   (empty_n_reg_0,
    data_vld_reg_0,
    full_n_reg_0,
    ap_rst_n_inv_reg,
    \could_multi_bursts.sect_handling_reg ,
    E,
    \could_multi_bursts.sect_handling_reg_0 ,
    SR,
    ap_rst_n_inv_reg_0,
    data_vld1__2,
    next_resp0,
    full_n_reg_1,
    ap_rst_n_inv,
    ap_clk,
    data_vld_reg_1,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    in,
    \align_len_reg[31] ,
    CO,
    fifo_wreq_valid,
    \sect_addr_buf_reg[11] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[8]_0 ,
    \pout_reg[0]_0 ,
    fifo_burst_ready,
    \q_reg[1]_0 ,
    next_resp_reg,
    m_axi_gmem_BVALID,
    \pout_reg[1]_0 );
  output empty_n_reg_0;
  output data_vld_reg_0;
  output full_n_reg_0;
  output ap_rst_n_inv_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]E;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]SR;
  output [0:0]ap_rst_n_inv_reg_0;
  output data_vld1__2;
  output next_resp0;
  output full_n_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input data_vld_reg_1;
  input \could_multi_bursts.AWVALID_Dummy_reg ;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input [0:0]in;
  input \align_len_reg[31] ;
  input [0:0]CO;
  input fifo_wreq_valid;
  input [0:0]\sect_addr_buf_reg[11] ;
  input \sect_len_buf_reg[8] ;
  input \sect_len_buf_reg[8]_0 ;
  input \pout_reg[0]_0 ;
  input fifo_burst_ready;
  input \q_reg[1]_0 ;
  input next_resp_reg;
  input m_axi_gmem_BVALID;
  input \pout_reg[1]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]SR;
  wire \align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire [0:0]ap_rst_n_inv_reg_0;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld1__2;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__3_n_0;
  wire full_n_i_3_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [0:0]in;
  wire m_axi_gmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire next_resp0;
  wire next_resp_reg;
  wire p_10_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1__1_n_0 ;
  wire \pout[2]_i_1__1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire [3:0]pout_reg;
  wire \pout_reg[0]_0 ;
  wire \pout_reg[1]_0 ;
  wire push;
  wire \q_reg[1]_0 ;
  wire [0:0]\sect_addr_buf_reg[11] ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[8]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_2 
       (.I0(\align_len_reg[31] ),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_wreq_valid),
        .O(E));
  LUT5 #(
    .INIT(32'h00105510)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(ap_rst_n_inv),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I2(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(in),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .O(SR));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(\sect_len_buf_reg[8]_0 ),
        .I1(full_n_reg_0),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.AWVALID_Dummy_reg ),
        .O(\could_multi_bursts.sect_handling_reg ));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_reg_1),
        .Q(data_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__1
       (.I0(\pout_reg[0]_0 ),
        .I1(empty_n_reg_0),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEEFFEE)) 
    full_n_i_1__3
       (.I0(ap_rst_n_inv),
        .I1(p_10_in),
        .I2(full_n_i_3_n_0),
        .I3(full_n_reg_0),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    full_n_i_2__1
       (.I0(empty_n_reg_0),
        .I1(\pout_reg[0]_0 ),
        .I2(data_vld_reg_0),
        .O(p_10_in));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_3
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_0),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_3_n_0));
  LUT5 #(
    .INIT(32'h80808000)) 
    full_n_i_4
       (.I0(next_resp_reg),
        .I1(\pout_reg[0]_0 ),
        .I2(empty_n_reg_0),
        .I3(aw2b_bdata[0]),
        .I4(aw2b_bdata[1]),
        .O(full_n_reg_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(full_n_reg_0),
        .I1(\sect_len_buf_reg[8]_0 ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I4(\could_multi_bursts.AWVALID_Dummy_reg ),
        .O(push));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\q_reg[1]_0 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(\pout_reg[0]_0 ),
        .I1(empty_n_reg_0),
        .I2(aw2b_bdata[0]),
        .I3(next_resp_reg),
        .I4(m_axi_gmem_BVALID),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h99969999)) 
    \pout[1]_i_1__1 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(\pout_reg[1]_0 ),
        .I3(\pout_reg[0]_0 ),
        .I4(empty_n_reg_0),
        .O(\pout[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \pout[2]_i_1__1 
       (.I0(pout_reg[2]),
        .I1(pout17_out),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(\pout[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1500C00015001500)) 
    \pout[3]_i_1 
       (.I0(data_vld1__2),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(full_n_reg_0),
        .I3(data_vld_reg_0),
        .I4(\pout_reg[0]_0 ),
        .I5(empty_n_reg_0),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout17_out),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[1]),
        .I1(pout_reg[0]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(data_vld1__2));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \pout[3]_i_4 
       (.I0(empty_n_reg_0),
        .I1(\pout_reg[0]_0 ),
        .I2(data_vld_reg_0),
        .I3(full_n_reg_0),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1__1_n_0 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1__1_n_0 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hF4)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[11] ),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(ap_rst_n_inv),
        .O(ap_rst_n_inv_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[8]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\sect_len_buf_reg[8]_0 ),
        .I3(\align_len_reg[31] ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    data_vld_reg_0,
    gmem_BVALID,
    Q,
    gmem_AWVALID1__0,
    ap_clk,
    ap_rst_n_inv,
    data_vld_reg_1,
    empty_n_reg_0,
    p_10_in,
    full_n_reg_1,
    empty_n_reg_1);
  output full_n_reg_0;
  output data_vld_reg_0;
  output gmem_BVALID;
  output [2:0]Q;
  output gmem_AWVALID1__0;
  input ap_clk;
  input ap_rst_n_inv;
  input data_vld_reg_1;
  input empty_n_reg_0;
  input p_10_in;
  input full_n_reg_1;
  input [1:0]empty_n_reg_1;

  wire [2:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire empty_n_reg_0;
  wire [1:0]empty_n_reg_1;
  wire full_n_i_1__4_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem_AWVALID1__0;
  wire gmem_BVALID;
  wire p_10_in;
  wire \pout[0]_i_1__4_n_0 ;
  wire \pout[1]_i_1__4_n_0 ;
  wire \pout[2]_i_1__2_n_0 ;
  wire \pout[2]_i_2__2_n_0 ;

  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_reg_1),
        .Q(data_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(empty_n_reg_1[0]),
        .I1(empty_n_reg_1[1]),
        .O(gmem_AWVALID1__0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_reg_0),
        .Q(gmem_BVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFFEEEE)) 
    full_n_i_1__4
       (.I0(ap_rst_n_inv),
        .I1(p_10_in),
        .I2(full_n_i_3__1_n_0),
        .I3(full_n_reg_1),
        .I4(full_n_reg_0),
        .O(full_n_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_3__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(data_vld_reg_0),
        .O(full_n_i_3__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__4 
       (.I0(Q[0]),
        .O(\pout[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \pout[1]_i_1__4 
       (.I0(p_10_in),
        .I1(data_vld_reg_0),
        .I2(full_n_reg_1),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\pout[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h00FE00FEFF000000)) 
    \pout[2]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(full_n_reg_1),
        .I4(data_vld_reg_0),
        .I5(p_10_in),
        .O(\pout[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \pout[2]_i_2__2 
       (.I0(p_10_in),
        .I1(data_vld_reg_0),
        .I2(full_n_reg_1),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\pout[2]_i_2__2_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__2_n_0 ),
        .D(\pout[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__2_n_0 ),
        .D(\pout[1]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__2_n_0 ),
        .D(\pout[2]_i_2__2_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized3
   (req_fifo_valid,
    data_vld_reg_0,
    full_n_reg_0,
    data_vld1__1,
    Q,
    ap_rst_n_inv,
    empty_n_reg_0,
    ap_clk,
    data_vld_reg_1,
    \pout_reg[0]_0 ,
    \pout_reg[2]_0 ,
    \q_reg[69]_0 );
  output req_fifo_valid;
  output data_vld_reg_0;
  output full_n_reg_0;
  output data_vld1__1;
  output [66:0]Q;
  input ap_rst_n_inv;
  input empty_n_reg_0;
  input ap_clk;
  input data_vld_reg_1;
  input \pout_reg[0]_0 ;
  input \pout_reg[2]_0 ;
  input [66:0]\q_reg[69]_0 ;

  wire [66:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_vld1__1;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire empty_n_reg_0;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_reg_0;
  wire \mem_reg[15][10]_srl16_n_0 ;
  wire \mem_reg[15][11]_srl16_n_0 ;
  wire \mem_reg[15][12]_srl16_n_0 ;
  wire \mem_reg[15][13]_srl16_n_0 ;
  wire \mem_reg[15][14]_srl16_n_0 ;
  wire \mem_reg[15][15]_srl16_n_0 ;
  wire \mem_reg[15][16]_srl16_n_0 ;
  wire \mem_reg[15][17]_srl16_n_0 ;
  wire \mem_reg[15][18]_srl16_n_0 ;
  wire \mem_reg[15][19]_srl16_n_0 ;
  wire \mem_reg[15][20]_srl16_n_0 ;
  wire \mem_reg[15][21]_srl16_n_0 ;
  wire \mem_reg[15][22]_srl16_n_0 ;
  wire \mem_reg[15][23]_srl16_n_0 ;
  wire \mem_reg[15][24]_srl16_n_0 ;
  wire \mem_reg[15][25]_srl16_n_0 ;
  wire \mem_reg[15][26]_srl16_n_0 ;
  wire \mem_reg[15][27]_srl16_n_0 ;
  wire \mem_reg[15][28]_srl16_n_0 ;
  wire \mem_reg[15][29]_srl16_n_0 ;
  wire \mem_reg[15][30]_srl16_n_0 ;
  wire \mem_reg[15][31]_srl16_n_0 ;
  wire \mem_reg[15][32]_srl16_n_0 ;
  wire \mem_reg[15][33]_srl16_n_0 ;
  wire \mem_reg[15][34]_srl16_n_0 ;
  wire \mem_reg[15][35]_srl16_n_0 ;
  wire \mem_reg[15][36]_srl16_n_0 ;
  wire \mem_reg[15][37]_srl16_n_0 ;
  wire \mem_reg[15][38]_srl16_n_0 ;
  wire \mem_reg[15][39]_srl16_n_0 ;
  wire \mem_reg[15][3]_srl16_n_0 ;
  wire \mem_reg[15][40]_srl16_n_0 ;
  wire \mem_reg[15][41]_srl16_n_0 ;
  wire \mem_reg[15][42]_srl16_n_0 ;
  wire \mem_reg[15][43]_srl16_n_0 ;
  wire \mem_reg[15][44]_srl16_n_0 ;
  wire \mem_reg[15][45]_srl16_n_0 ;
  wire \mem_reg[15][46]_srl16_n_0 ;
  wire \mem_reg[15][47]_srl16_n_0 ;
  wire \mem_reg[15][48]_srl16_n_0 ;
  wire \mem_reg[15][49]_srl16_n_0 ;
  wire \mem_reg[15][4]_srl16_n_0 ;
  wire \mem_reg[15][50]_srl16_n_0 ;
  wire \mem_reg[15][51]_srl16_n_0 ;
  wire \mem_reg[15][52]_srl16_n_0 ;
  wire \mem_reg[15][53]_srl16_n_0 ;
  wire \mem_reg[15][54]_srl16_n_0 ;
  wire \mem_reg[15][55]_srl16_n_0 ;
  wire \mem_reg[15][56]_srl16_n_0 ;
  wire \mem_reg[15][57]_srl16_n_0 ;
  wire \mem_reg[15][58]_srl16_n_0 ;
  wire \mem_reg[15][59]_srl16_n_0 ;
  wire \mem_reg[15][5]_srl16_n_0 ;
  wire \mem_reg[15][60]_srl16_n_0 ;
  wire \mem_reg[15][61]_srl16_n_0 ;
  wire \mem_reg[15][62]_srl16_n_0 ;
  wire \mem_reg[15][63]_srl16_n_0 ;
  wire \mem_reg[15][64]_srl16_n_0 ;
  wire \mem_reg[15][65]_srl16_n_0 ;
  wire \mem_reg[15][66]_srl16_n_0 ;
  wire \mem_reg[15][67]_srl16_n_0 ;
  wire \mem_reg[15][68]_srl16_n_0 ;
  wire \mem_reg[15][69]_srl16_n_0 ;
  wire \mem_reg[15][6]_srl16_n_0 ;
  wire \mem_reg[15][7]_srl16_n_0 ;
  wire \mem_reg[15][8]_srl16_n_0 ;
  wire \mem_reg[15][9]_srl16_n_0 ;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1__2_n_0 ;
  wire \pout[2]_i_1__3_n_0 ;
  wire \pout[3]_i_1__0_n_0 ;
  wire \pout[3]_i_2__0_n_0 ;
  wire \pout[3]_i_4__0_n_0 ;
  wire [3:0]pout_reg;
  wire \pout_reg[0]_0 ;
  wire \pout_reg[2]_0 ;
  wire push;
  wire [66:0]\q_reg[69]_0 ;
  wire req_fifo_valid;

  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_reg_1),
        .Q(data_vld_reg_0),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(data_vld_reg_0),
        .Q(req_fifo_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBBFAAA)) 
    full_n_i_1__5
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__3_n_0),
        .I2(data_vld_reg_0),
        .I3(empty_n_reg_0),
        .I4(full_n_reg_0),
        .O(full_n_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    full_n_i_2__3
       (.I0(\pout_reg[2]_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .I3(pout_reg[2]),
        .I4(pout_reg[3]),
        .I5(data_vld_reg_0),
        .O(full_n_i_2__3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][10]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [7]),
        .Q(\mem_reg[15][10]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][11]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [8]),
        .Q(\mem_reg[15][11]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][12]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [9]),
        .Q(\mem_reg[15][12]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][13]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [10]),
        .Q(\mem_reg[15][13]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][14]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [11]),
        .Q(\mem_reg[15][14]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][15]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [12]),
        .Q(\mem_reg[15][15]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][16]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [13]),
        .Q(\mem_reg[15][16]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][17]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [14]),
        .Q(\mem_reg[15][17]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][18]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [15]),
        .Q(\mem_reg[15][18]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][19]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [16]),
        .Q(\mem_reg[15][19]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][20]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [17]),
        .Q(\mem_reg[15][20]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][21]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [18]),
        .Q(\mem_reg[15][21]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][22]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [19]),
        .Q(\mem_reg[15][22]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][23]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [20]),
        .Q(\mem_reg[15][23]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][24]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [21]),
        .Q(\mem_reg[15][24]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][25]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [22]),
        .Q(\mem_reg[15][25]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][26]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [23]),
        .Q(\mem_reg[15][26]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][27]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [24]),
        .Q(\mem_reg[15][27]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][28]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [25]),
        .Q(\mem_reg[15][28]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][29]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [26]),
        .Q(\mem_reg[15][29]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][30]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [27]),
        .Q(\mem_reg[15][30]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][31]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [28]),
        .Q(\mem_reg[15][31]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][32]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [29]),
        .Q(\mem_reg[15][32]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][33]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [30]),
        .Q(\mem_reg[15][33]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][34]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [31]),
        .Q(\mem_reg[15][34]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][35]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [32]),
        .Q(\mem_reg[15][35]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][36]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [33]),
        .Q(\mem_reg[15][36]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][37]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [34]),
        .Q(\mem_reg[15][37]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][38]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [35]),
        .Q(\mem_reg[15][38]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][39]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [36]),
        .Q(\mem_reg[15][39]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][3]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [0]),
        .Q(\mem_reg[15][3]_srl16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[15][3]_srl16_i_1 
       (.I0(full_n_reg_0),
        .I1(\pout_reg[0]_0 ),
        .O(push));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][40]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [37]),
        .Q(\mem_reg[15][40]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][41]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [38]),
        .Q(\mem_reg[15][41]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][42]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [39]),
        .Q(\mem_reg[15][42]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][43]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [40]),
        .Q(\mem_reg[15][43]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][44]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [41]),
        .Q(\mem_reg[15][44]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][45]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [42]),
        .Q(\mem_reg[15][45]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][46]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [43]),
        .Q(\mem_reg[15][46]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][47]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [44]),
        .Q(\mem_reg[15][47]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][48]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][48]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [45]),
        .Q(\mem_reg[15][48]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][49]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][49]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [46]),
        .Q(\mem_reg[15][49]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][4]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [1]),
        .Q(\mem_reg[15][4]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][50]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][50]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [47]),
        .Q(\mem_reg[15][50]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][51]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][51]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [48]),
        .Q(\mem_reg[15][51]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][52]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][52]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [49]),
        .Q(\mem_reg[15][52]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][53]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][53]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [50]),
        .Q(\mem_reg[15][53]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][54]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][54]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [51]),
        .Q(\mem_reg[15][54]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][55]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][55]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [52]),
        .Q(\mem_reg[15][55]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][56]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][56]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [53]),
        .Q(\mem_reg[15][56]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][57]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][57]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [54]),
        .Q(\mem_reg[15][57]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][58]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][58]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [55]),
        .Q(\mem_reg[15][58]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][59]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][59]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [56]),
        .Q(\mem_reg[15][59]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][5]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [2]),
        .Q(\mem_reg[15][5]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][60]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][60]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [57]),
        .Q(\mem_reg[15][60]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][61]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][61]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [58]),
        .Q(\mem_reg[15][61]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][62]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][62]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [59]),
        .Q(\mem_reg[15][62]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][63]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][63]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [60]),
        .Q(\mem_reg[15][63]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][64]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][64]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [61]),
        .Q(\mem_reg[15][64]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][65]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][65]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [62]),
        .Q(\mem_reg[15][65]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][66]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][66]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [63]),
        .Q(\mem_reg[15][66]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][67]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][67]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [64]),
        .Q(\mem_reg[15][67]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][68]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][68]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [65]),
        .Q(\mem_reg[15][68]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][69]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][69]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [66]),
        .Q(\mem_reg[15][69]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][6]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [3]),
        .Q(\mem_reg[15][6]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][7]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [4]),
        .Q(\mem_reg[15][7]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][8]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [5]),
        .Q(\mem_reg[15][8]_srl16_n_0 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][9]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[69]_0 [6]),
        .Q(\mem_reg[15][9]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h96999999)) 
    \pout[1]_i_1__2 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(empty_n_reg_0),
        .I3(full_n_reg_0),
        .I4(\pout_reg[0]_0 ),
        .O(\pout[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hA9A9A96A)) 
    \pout[2]_i_1__3 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(pout_reg[0]),
        .I3(empty_n_reg_0),
        .I4(\pout_reg[2]_0 ),
        .O(\pout[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h30404040)) 
    \pout[3]_i_1__0 
       (.I0(data_vld1__1),
        .I1(empty_n_reg_0),
        .I2(data_vld_reg_0),
        .I3(full_n_reg_0),
        .I4(\pout_reg[0]_0 ),
        .O(\pout[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(pout_reg[1]),
        .I2(\pout[3]_i_4__0_n_0 ),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[1]),
        .I1(pout_reg[0]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(data_vld1__1));
  LUT6 #(
    .INIT(64'h00800000FFFF0080)) 
    \pout[3]_i_4__0 
       (.I0(\pout_reg[0]_0 ),
        .I1(full_n_reg_0),
        .I2(data_vld_reg_0),
        .I3(empty_n_reg_0),
        .I4(pout_reg[0]),
        .I5(pout_reg[1]),
        .O(\pout[3]_i_4__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[1]_i_1__2_n_0 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[2]_i_1__3_n_0 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[3]_i_2__0_n_0 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][10]_srl16_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][11]_srl16_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][12]_srl16_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][13]_srl16_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][14]_srl16_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][15]_srl16_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][16]_srl16_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][17]_srl16_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][18]_srl16_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][19]_srl16_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][20]_srl16_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][21]_srl16_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][22]_srl16_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][23]_srl16_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][24]_srl16_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][25]_srl16_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][26]_srl16_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][27]_srl16_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][28]_srl16_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][29]_srl16_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][30]_srl16_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][31]_srl16_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][32]_srl16_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][33]_srl16_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][34]_srl16_n_0 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][35]_srl16_n_0 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][36]_srl16_n_0 ),
        .Q(Q[33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][37]_srl16_n_0 ),
        .Q(Q[34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][38]_srl16_n_0 ),
        .Q(Q[35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][39]_srl16_n_0 ),
        .Q(Q[36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][3]_srl16_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][40]_srl16_n_0 ),
        .Q(Q[37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][41]_srl16_n_0 ),
        .Q(Q[38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][42]_srl16_n_0 ),
        .Q(Q[39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][43]_srl16_n_0 ),
        .Q(Q[40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][44]_srl16_n_0 ),
        .Q(Q[41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][45]_srl16_n_0 ),
        .Q(Q[42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][46]_srl16_n_0 ),
        .Q(Q[43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][47]_srl16_n_0 ),
        .Q(Q[44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][48]_srl16_n_0 ),
        .Q(Q[45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][49]_srl16_n_0 ),
        .Q(Q[46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][4]_srl16_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][50]_srl16_n_0 ),
        .Q(Q[47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][51]_srl16_n_0 ),
        .Q(Q[48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][52]_srl16_n_0 ),
        .Q(Q[49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][53]_srl16_n_0 ),
        .Q(Q[50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][54]_srl16_n_0 ),
        .Q(Q[51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][55]_srl16_n_0 ),
        .Q(Q[52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][56]_srl16_n_0 ),
        .Q(Q[53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][57]_srl16_n_0 ),
        .Q(Q[54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][58]_srl16_n_0 ),
        .Q(Q[55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][59]_srl16_n_0 ),
        .Q(Q[56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][5]_srl16_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][60]_srl16_n_0 ),
        .Q(Q[57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][61]_srl16_n_0 ),
        .Q(Q[58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][62]_srl16_n_0 ),
        .Q(Q[59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][63]_srl16_n_0 ),
        .Q(Q[60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][64]_srl16_n_0 ),
        .Q(Q[61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][65]_srl16_n_0 ),
        .Q(Q[62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][66]_srl16_n_0 ),
        .Q(Q[63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][67]_srl16_n_0 ),
        .Q(Q[64]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][68]_srl16_n_0 ),
        .Q(Q[65]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][69]_srl16_n_0 ),
        .Q(Q[66]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][6]_srl16_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][7]_srl16_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][8]_srl16_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\mem_reg[15][9]_srl16_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized4
   (full_n_reg_0,
    S,
    p_8_in,
    empty_n_reg_0,
    req_en__0,
    E,
    \q_reg[72]_0 ,
    m_axi_gmem_WVALID,
    s_ready_t_reg,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \pout_reg[0]_0 ,
    in,
    req_fifo_valid,
    rs_req_ready,
    flying_req_reg,
    m_axi_gmem_WREADY);
  output full_n_reg_0;
  output [0:0]S;
  output p_8_in;
  output empty_n_reg_0;
  output req_en__0;
  output [0:0]E;
  output [72:0]\q_reg[72]_0 ;
  output m_axi_gmem_WVALID;
  output s_ready_t_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [6:0]Q;
  input \pout_reg[0]_0 ;
  input [72:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input flying_req_reg;
  input m_axi_gmem_WREADY;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_vld1;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_reg_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire [72:0]in;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire m_axi_gmem_WVALID_INST_0_i_1_n_0;
  wire \mem_reg[63][0]_mux_n_0 ;
  wire \mem_reg[63][0]_srl32__0_n_0 ;
  wire \mem_reg[63][0]_srl32_n_0 ;
  wire \mem_reg[63][0]_srl32_n_1 ;
  wire \mem_reg[63][10]_mux_n_0 ;
  wire \mem_reg[63][10]_srl32__0_n_0 ;
  wire \mem_reg[63][10]_srl32_n_0 ;
  wire \mem_reg[63][10]_srl32_n_1 ;
  wire \mem_reg[63][11]_mux_n_0 ;
  wire \mem_reg[63][11]_srl32__0_n_0 ;
  wire \mem_reg[63][11]_srl32_n_0 ;
  wire \mem_reg[63][11]_srl32_n_1 ;
  wire \mem_reg[63][12]_mux_n_0 ;
  wire \mem_reg[63][12]_srl32__0_n_0 ;
  wire \mem_reg[63][12]_srl32_n_0 ;
  wire \mem_reg[63][12]_srl32_n_1 ;
  wire \mem_reg[63][13]_mux_n_0 ;
  wire \mem_reg[63][13]_srl32__0_n_0 ;
  wire \mem_reg[63][13]_srl32_n_0 ;
  wire \mem_reg[63][13]_srl32_n_1 ;
  wire \mem_reg[63][14]_mux_n_0 ;
  wire \mem_reg[63][14]_srl32__0_n_0 ;
  wire \mem_reg[63][14]_srl32_n_0 ;
  wire \mem_reg[63][14]_srl32_n_1 ;
  wire \mem_reg[63][15]_mux_n_0 ;
  wire \mem_reg[63][15]_srl32__0_n_0 ;
  wire \mem_reg[63][15]_srl32_n_0 ;
  wire \mem_reg[63][15]_srl32_n_1 ;
  wire \mem_reg[63][16]_mux_n_0 ;
  wire \mem_reg[63][16]_srl32__0_n_0 ;
  wire \mem_reg[63][16]_srl32_n_0 ;
  wire \mem_reg[63][16]_srl32_n_1 ;
  wire \mem_reg[63][17]_mux_n_0 ;
  wire \mem_reg[63][17]_srl32__0_n_0 ;
  wire \mem_reg[63][17]_srl32_n_0 ;
  wire \mem_reg[63][17]_srl32_n_1 ;
  wire \mem_reg[63][18]_mux_n_0 ;
  wire \mem_reg[63][18]_srl32__0_n_0 ;
  wire \mem_reg[63][18]_srl32_n_0 ;
  wire \mem_reg[63][18]_srl32_n_1 ;
  wire \mem_reg[63][19]_mux_n_0 ;
  wire \mem_reg[63][19]_srl32__0_n_0 ;
  wire \mem_reg[63][19]_srl32_n_0 ;
  wire \mem_reg[63][19]_srl32_n_1 ;
  wire \mem_reg[63][1]_mux_n_0 ;
  wire \mem_reg[63][1]_srl32__0_n_0 ;
  wire \mem_reg[63][1]_srl32_n_0 ;
  wire \mem_reg[63][1]_srl32_n_1 ;
  wire \mem_reg[63][20]_mux_n_0 ;
  wire \mem_reg[63][20]_srl32__0_n_0 ;
  wire \mem_reg[63][20]_srl32_n_0 ;
  wire \mem_reg[63][20]_srl32_n_1 ;
  wire \mem_reg[63][21]_mux_n_0 ;
  wire \mem_reg[63][21]_srl32__0_n_0 ;
  wire \mem_reg[63][21]_srl32_n_0 ;
  wire \mem_reg[63][21]_srl32_n_1 ;
  wire \mem_reg[63][22]_mux_n_0 ;
  wire \mem_reg[63][22]_srl32__0_n_0 ;
  wire \mem_reg[63][22]_srl32_n_0 ;
  wire \mem_reg[63][22]_srl32_n_1 ;
  wire \mem_reg[63][23]_mux_n_0 ;
  wire \mem_reg[63][23]_srl32__0_n_0 ;
  wire \mem_reg[63][23]_srl32_n_0 ;
  wire \mem_reg[63][23]_srl32_n_1 ;
  wire \mem_reg[63][24]_mux_n_0 ;
  wire \mem_reg[63][24]_srl32__0_n_0 ;
  wire \mem_reg[63][24]_srl32_n_0 ;
  wire \mem_reg[63][24]_srl32_n_1 ;
  wire \mem_reg[63][25]_mux_n_0 ;
  wire \mem_reg[63][25]_srl32__0_n_0 ;
  wire \mem_reg[63][25]_srl32_n_0 ;
  wire \mem_reg[63][25]_srl32_n_1 ;
  wire \mem_reg[63][26]_mux_n_0 ;
  wire \mem_reg[63][26]_srl32__0_n_0 ;
  wire \mem_reg[63][26]_srl32_n_0 ;
  wire \mem_reg[63][26]_srl32_n_1 ;
  wire \mem_reg[63][27]_mux_n_0 ;
  wire \mem_reg[63][27]_srl32__0_n_0 ;
  wire \mem_reg[63][27]_srl32_n_0 ;
  wire \mem_reg[63][27]_srl32_n_1 ;
  wire \mem_reg[63][28]_mux_n_0 ;
  wire \mem_reg[63][28]_srl32__0_n_0 ;
  wire \mem_reg[63][28]_srl32_n_0 ;
  wire \mem_reg[63][28]_srl32_n_1 ;
  wire \mem_reg[63][29]_mux_n_0 ;
  wire \mem_reg[63][29]_srl32__0_n_0 ;
  wire \mem_reg[63][29]_srl32_n_0 ;
  wire \mem_reg[63][29]_srl32_n_1 ;
  wire \mem_reg[63][2]_mux_n_0 ;
  wire \mem_reg[63][2]_srl32__0_n_0 ;
  wire \mem_reg[63][2]_srl32_n_0 ;
  wire \mem_reg[63][2]_srl32_n_1 ;
  wire \mem_reg[63][30]_mux_n_0 ;
  wire \mem_reg[63][30]_srl32__0_n_0 ;
  wire \mem_reg[63][30]_srl32_n_0 ;
  wire \mem_reg[63][30]_srl32_n_1 ;
  wire \mem_reg[63][31]_mux_n_0 ;
  wire \mem_reg[63][31]_srl32__0_n_0 ;
  wire \mem_reg[63][31]_srl32_n_0 ;
  wire \mem_reg[63][31]_srl32_n_1 ;
  wire \mem_reg[63][32]_mux_n_0 ;
  wire \mem_reg[63][32]_srl32__0_n_0 ;
  wire \mem_reg[63][32]_srl32_n_0 ;
  wire \mem_reg[63][32]_srl32_n_1 ;
  wire \mem_reg[63][33]_mux_n_0 ;
  wire \mem_reg[63][33]_srl32__0_n_0 ;
  wire \mem_reg[63][33]_srl32_n_0 ;
  wire \mem_reg[63][33]_srl32_n_1 ;
  wire \mem_reg[63][34]_mux_n_0 ;
  wire \mem_reg[63][34]_srl32__0_n_0 ;
  wire \mem_reg[63][34]_srl32_n_0 ;
  wire \mem_reg[63][34]_srl32_n_1 ;
  wire \mem_reg[63][35]_mux_n_0 ;
  wire \mem_reg[63][35]_srl32__0_n_0 ;
  wire \mem_reg[63][35]_srl32_n_0 ;
  wire \mem_reg[63][35]_srl32_n_1 ;
  wire \mem_reg[63][36]_mux_n_0 ;
  wire \mem_reg[63][36]_srl32__0_n_0 ;
  wire \mem_reg[63][36]_srl32_n_0 ;
  wire \mem_reg[63][36]_srl32_n_1 ;
  wire \mem_reg[63][37]_mux_n_0 ;
  wire \mem_reg[63][37]_srl32__0_n_0 ;
  wire \mem_reg[63][37]_srl32_n_0 ;
  wire \mem_reg[63][37]_srl32_n_1 ;
  wire \mem_reg[63][38]_mux_n_0 ;
  wire \mem_reg[63][38]_srl32__0_n_0 ;
  wire \mem_reg[63][38]_srl32_n_0 ;
  wire \mem_reg[63][38]_srl32_n_1 ;
  wire \mem_reg[63][39]_mux_n_0 ;
  wire \mem_reg[63][39]_srl32__0_n_0 ;
  wire \mem_reg[63][39]_srl32_n_0 ;
  wire \mem_reg[63][39]_srl32_n_1 ;
  wire \mem_reg[63][3]_mux_n_0 ;
  wire \mem_reg[63][3]_srl32__0_n_0 ;
  wire \mem_reg[63][3]_srl32_n_0 ;
  wire \mem_reg[63][3]_srl32_n_1 ;
  wire \mem_reg[63][40]_mux_n_0 ;
  wire \mem_reg[63][40]_srl32__0_n_0 ;
  wire \mem_reg[63][40]_srl32_n_0 ;
  wire \mem_reg[63][40]_srl32_n_1 ;
  wire \mem_reg[63][41]_mux_n_0 ;
  wire \mem_reg[63][41]_srl32__0_n_0 ;
  wire \mem_reg[63][41]_srl32_n_0 ;
  wire \mem_reg[63][41]_srl32_n_1 ;
  wire \mem_reg[63][42]_mux_n_0 ;
  wire \mem_reg[63][42]_srl32__0_n_0 ;
  wire \mem_reg[63][42]_srl32_n_0 ;
  wire \mem_reg[63][42]_srl32_n_1 ;
  wire \mem_reg[63][43]_mux_n_0 ;
  wire \mem_reg[63][43]_srl32__0_n_0 ;
  wire \mem_reg[63][43]_srl32_n_0 ;
  wire \mem_reg[63][43]_srl32_n_1 ;
  wire \mem_reg[63][44]_mux_n_0 ;
  wire \mem_reg[63][44]_srl32__0_n_0 ;
  wire \mem_reg[63][44]_srl32_n_0 ;
  wire \mem_reg[63][44]_srl32_n_1 ;
  wire \mem_reg[63][45]_mux_n_0 ;
  wire \mem_reg[63][45]_srl32__0_n_0 ;
  wire \mem_reg[63][45]_srl32_n_0 ;
  wire \mem_reg[63][45]_srl32_n_1 ;
  wire \mem_reg[63][46]_mux_n_0 ;
  wire \mem_reg[63][46]_srl32__0_n_0 ;
  wire \mem_reg[63][46]_srl32_n_0 ;
  wire \mem_reg[63][46]_srl32_n_1 ;
  wire \mem_reg[63][47]_mux_n_0 ;
  wire \mem_reg[63][47]_srl32__0_n_0 ;
  wire \mem_reg[63][47]_srl32_n_0 ;
  wire \mem_reg[63][47]_srl32_n_1 ;
  wire \mem_reg[63][48]_mux_n_0 ;
  wire \mem_reg[63][48]_srl32__0_n_0 ;
  wire \mem_reg[63][48]_srl32_n_0 ;
  wire \mem_reg[63][48]_srl32_n_1 ;
  wire \mem_reg[63][49]_mux_n_0 ;
  wire \mem_reg[63][49]_srl32__0_n_0 ;
  wire \mem_reg[63][49]_srl32_n_0 ;
  wire \mem_reg[63][49]_srl32_n_1 ;
  wire \mem_reg[63][4]_mux_n_0 ;
  wire \mem_reg[63][4]_srl32__0_n_0 ;
  wire \mem_reg[63][4]_srl32_n_0 ;
  wire \mem_reg[63][4]_srl32_n_1 ;
  wire \mem_reg[63][50]_mux_n_0 ;
  wire \mem_reg[63][50]_srl32__0_n_0 ;
  wire \mem_reg[63][50]_srl32_n_0 ;
  wire \mem_reg[63][50]_srl32_n_1 ;
  wire \mem_reg[63][51]_mux_n_0 ;
  wire \mem_reg[63][51]_srl32__0_n_0 ;
  wire \mem_reg[63][51]_srl32_n_0 ;
  wire \mem_reg[63][51]_srl32_n_1 ;
  wire \mem_reg[63][52]_mux_n_0 ;
  wire \mem_reg[63][52]_srl32__0_n_0 ;
  wire \mem_reg[63][52]_srl32_n_0 ;
  wire \mem_reg[63][52]_srl32_n_1 ;
  wire \mem_reg[63][53]_mux_n_0 ;
  wire \mem_reg[63][53]_srl32__0_n_0 ;
  wire \mem_reg[63][53]_srl32_n_0 ;
  wire \mem_reg[63][53]_srl32_n_1 ;
  wire \mem_reg[63][54]_mux_n_0 ;
  wire \mem_reg[63][54]_srl32__0_n_0 ;
  wire \mem_reg[63][54]_srl32_n_0 ;
  wire \mem_reg[63][54]_srl32_n_1 ;
  wire \mem_reg[63][55]_mux_n_0 ;
  wire \mem_reg[63][55]_srl32__0_n_0 ;
  wire \mem_reg[63][55]_srl32_n_0 ;
  wire \mem_reg[63][55]_srl32_n_1 ;
  wire \mem_reg[63][56]_mux_n_0 ;
  wire \mem_reg[63][56]_srl32__0_n_0 ;
  wire \mem_reg[63][56]_srl32_n_0 ;
  wire \mem_reg[63][56]_srl32_n_1 ;
  wire \mem_reg[63][57]_mux_n_0 ;
  wire \mem_reg[63][57]_srl32__0_n_0 ;
  wire \mem_reg[63][57]_srl32_n_0 ;
  wire \mem_reg[63][57]_srl32_n_1 ;
  wire \mem_reg[63][58]_mux_n_0 ;
  wire \mem_reg[63][58]_srl32__0_n_0 ;
  wire \mem_reg[63][58]_srl32_n_0 ;
  wire \mem_reg[63][58]_srl32_n_1 ;
  wire \mem_reg[63][59]_mux_n_0 ;
  wire \mem_reg[63][59]_srl32__0_n_0 ;
  wire \mem_reg[63][59]_srl32_n_0 ;
  wire \mem_reg[63][59]_srl32_n_1 ;
  wire \mem_reg[63][5]_mux_n_0 ;
  wire \mem_reg[63][5]_srl32__0_n_0 ;
  wire \mem_reg[63][5]_srl32_n_0 ;
  wire \mem_reg[63][5]_srl32_n_1 ;
  wire \mem_reg[63][60]_mux_n_0 ;
  wire \mem_reg[63][60]_srl32__0_n_0 ;
  wire \mem_reg[63][60]_srl32_n_0 ;
  wire \mem_reg[63][60]_srl32_n_1 ;
  wire \mem_reg[63][61]_mux_n_0 ;
  wire \mem_reg[63][61]_srl32__0_n_0 ;
  wire \mem_reg[63][61]_srl32_n_0 ;
  wire \mem_reg[63][61]_srl32_n_1 ;
  wire \mem_reg[63][62]_mux_n_0 ;
  wire \mem_reg[63][62]_srl32__0_n_0 ;
  wire \mem_reg[63][62]_srl32_n_0 ;
  wire \mem_reg[63][62]_srl32_n_1 ;
  wire \mem_reg[63][63]_mux_n_0 ;
  wire \mem_reg[63][63]_srl32__0_n_0 ;
  wire \mem_reg[63][63]_srl32_n_0 ;
  wire \mem_reg[63][63]_srl32_n_1 ;
  wire \mem_reg[63][64]_mux_n_0 ;
  wire \mem_reg[63][64]_srl32__0_n_0 ;
  wire \mem_reg[63][64]_srl32_n_0 ;
  wire \mem_reg[63][64]_srl32_n_1 ;
  wire \mem_reg[63][65]_mux_n_0 ;
  wire \mem_reg[63][65]_srl32__0_n_0 ;
  wire \mem_reg[63][65]_srl32_n_0 ;
  wire \mem_reg[63][65]_srl32_n_1 ;
  wire \mem_reg[63][66]_mux_n_0 ;
  wire \mem_reg[63][66]_srl32__0_n_0 ;
  wire \mem_reg[63][66]_srl32_n_0 ;
  wire \mem_reg[63][66]_srl32_n_1 ;
  wire \mem_reg[63][67]_mux_n_0 ;
  wire \mem_reg[63][67]_srl32__0_n_0 ;
  wire \mem_reg[63][67]_srl32_n_0 ;
  wire \mem_reg[63][67]_srl32_n_1 ;
  wire \mem_reg[63][68]_mux_n_0 ;
  wire \mem_reg[63][68]_srl32__0_n_0 ;
  wire \mem_reg[63][68]_srl32_n_0 ;
  wire \mem_reg[63][68]_srl32_n_1 ;
  wire \mem_reg[63][69]_mux_n_0 ;
  wire \mem_reg[63][69]_srl32__0_n_0 ;
  wire \mem_reg[63][69]_srl32_n_0 ;
  wire \mem_reg[63][69]_srl32_n_1 ;
  wire \mem_reg[63][6]_mux_n_0 ;
  wire \mem_reg[63][6]_srl32__0_n_0 ;
  wire \mem_reg[63][6]_srl32_n_0 ;
  wire \mem_reg[63][6]_srl32_n_1 ;
  wire \mem_reg[63][70]_mux_n_0 ;
  wire \mem_reg[63][70]_srl32__0_n_0 ;
  wire \mem_reg[63][70]_srl32_n_0 ;
  wire \mem_reg[63][70]_srl32_n_1 ;
  wire \mem_reg[63][71]_mux_n_0 ;
  wire \mem_reg[63][71]_srl32__0_n_0 ;
  wire \mem_reg[63][71]_srl32_n_0 ;
  wire \mem_reg[63][71]_srl32_n_1 ;
  wire \mem_reg[63][72]_mux_n_0 ;
  wire \mem_reg[63][72]_srl32__0_n_0 ;
  wire \mem_reg[63][72]_srl32_n_0 ;
  wire \mem_reg[63][72]_srl32_n_1 ;
  wire \mem_reg[63][7]_mux_n_0 ;
  wire \mem_reg[63][7]_srl32__0_n_0 ;
  wire \mem_reg[63][7]_srl32_n_0 ;
  wire \mem_reg[63][7]_srl32_n_1 ;
  wire \mem_reg[63][8]_mux_n_0 ;
  wire \mem_reg[63][8]_srl32__0_n_0 ;
  wire \mem_reg[63][8]_srl32_n_0 ;
  wire \mem_reg[63][8]_srl32_n_1 ;
  wire \mem_reg[63][9]_mux_n_0 ;
  wire \mem_reg[63][9]_srl32__0_n_0 ;
  wire \mem_reg[63][9]_srl32_n_0 ;
  wire \mem_reg[63][9]_srl32_n_1 ;
  wire p_8_in;
  wire pop0;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1__3_n_0 ;
  wire \pout[2]_i_1__4_n_0 ;
  wire \pout[3]_i_1__1_n_0 ;
  wire \pout[4]_i_1_n_0 ;
  wire \pout[5]_i_1_n_0 ;
  wire \pout[5]_i_2_n_0 ;
  wire \pout[5]_i_4_n_0 ;
  wire [5:0]pout_reg;
  wire \pout_reg[0]_0 ;
  wire push;
  wire [72:0]\q_reg[72]_0 ;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_reg;
  wire \NLW_mem_reg[63][0]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][10]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][11]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][12]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][13]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][14]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][15]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][16]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][17]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][18]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][19]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][1]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][20]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][21]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][22]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][23]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][24]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][25]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][26]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][27]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][28]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][29]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][2]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][30]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][31]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][32]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][33]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][34]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][35]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][36]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][37]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][38]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][39]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][3]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][40]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][41]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][42]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][43]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][44]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][45]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][46]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][47]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][48]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][49]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][4]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][50]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][51]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][52]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][53]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][54]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][55]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][56]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][57]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][58]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][59]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][5]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][60]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][61]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][62]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][63]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][64]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][65]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][66]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][67]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][68]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][69]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][6]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][70]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][71]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][72]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][7]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][8]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[63][9]_srl32__0_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[69]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(E));
  LUT5 #(
    .INIT(32'h8F88FF88)) 
    data_vld_i_1
       (.I0(full_n_reg_0),
        .I1(\pout_reg[0]_0 ),
        .I2(pop0),
        .I3(data_vld_reg_n_0),
        .I4(data_vld1),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(fifo_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFBBBFAAA)) 
    full_n_i_1__6
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__4_n_0),
        .I2(data_vld_reg_n_0),
        .I3(pop0),
        .I4(full_n_reg_0),
        .O(full_n_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_2__4
       (.I0(full_n_i_3__0_n_0),
        .I1(pout_reg[2]),
        .I2(pout_reg[3]),
        .I3(pout_reg[4]),
        .O(full_n_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_3__0
       (.I0(\pout_reg[0]_0 ),
        .I1(full_n_reg_0),
        .I2(pout_reg[5]),
        .I3(data_vld_reg_n_0),
        .I4(pout_reg[1]),
        .I5(pout_reg[0]),
        .O(full_n_i_3__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \last_cnt[6]_i_2 
       (.I0(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .I1(Q[0]),
        .I2(m_axi_gmem_WREADY),
        .I3(fifo_valid),
        .I4(\q_reg[72]_0 [72]),
        .I5(flying_req_reg),
        .O(p_8_in));
  LUT4 #(
    .INIT(16'hE000)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .I1(Q[0]),
        .I2(fifo_valid),
        .I3(flying_req_reg),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(m_axi_gmem_WVALID_INST_0_i_1_n_0));
  MUXF7 \mem_reg[63][0]_mux 
       (.I0(\mem_reg[63][0]_srl32_n_0 ),
        .I1(\mem_reg[63][0]_srl32__0_n_0 ),
        .O(\mem_reg[63][0]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][0]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[63][0]_srl32_n_0 ),
        .Q31(\mem_reg[63][0]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][0]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][0]_srl32_n_1 ),
        .Q(\mem_reg[63][0]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][0]_srl32__0_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[63][0]_srl32_i_1 
       (.I0(full_n_reg_0),
        .I1(\pout_reg[0]_0 ),
        .O(push));
  MUXF7 \mem_reg[63][10]_mux 
       (.I0(\mem_reg[63][10]_srl32_n_0 ),
        .I1(\mem_reg[63][10]_srl32__0_n_0 ),
        .O(\mem_reg[63][10]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][10]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[63][10]_srl32_n_0 ),
        .Q31(\mem_reg[63][10]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][10]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][10]_srl32_n_1 ),
        .Q(\mem_reg[63][10]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][10]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][11]_mux 
       (.I0(\mem_reg[63][11]_srl32_n_0 ),
        .I1(\mem_reg[63][11]_srl32__0_n_0 ),
        .O(\mem_reg[63][11]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][11]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[63][11]_srl32_n_0 ),
        .Q31(\mem_reg[63][11]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][11]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][11]_srl32_n_1 ),
        .Q(\mem_reg[63][11]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][11]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][12]_mux 
       (.I0(\mem_reg[63][12]_srl32_n_0 ),
        .I1(\mem_reg[63][12]_srl32__0_n_0 ),
        .O(\mem_reg[63][12]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][12]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[63][12]_srl32_n_0 ),
        .Q31(\mem_reg[63][12]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][12]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][12]_srl32_n_1 ),
        .Q(\mem_reg[63][12]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][12]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][13]_mux 
       (.I0(\mem_reg[63][13]_srl32_n_0 ),
        .I1(\mem_reg[63][13]_srl32__0_n_0 ),
        .O(\mem_reg[63][13]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][13]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[63][13]_srl32_n_0 ),
        .Q31(\mem_reg[63][13]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][13]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][13]_srl32_n_1 ),
        .Q(\mem_reg[63][13]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][13]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][14]_mux 
       (.I0(\mem_reg[63][14]_srl32_n_0 ),
        .I1(\mem_reg[63][14]_srl32__0_n_0 ),
        .O(\mem_reg[63][14]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][14]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[63][14]_srl32_n_0 ),
        .Q31(\mem_reg[63][14]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][14]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][14]_srl32_n_1 ),
        .Q(\mem_reg[63][14]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][14]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][15]_mux 
       (.I0(\mem_reg[63][15]_srl32_n_0 ),
        .I1(\mem_reg[63][15]_srl32__0_n_0 ),
        .O(\mem_reg[63][15]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][15]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[63][15]_srl32_n_0 ),
        .Q31(\mem_reg[63][15]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][15]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][15]_srl32_n_1 ),
        .Q(\mem_reg[63][15]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][15]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][16]_mux 
       (.I0(\mem_reg[63][16]_srl32_n_0 ),
        .I1(\mem_reg[63][16]_srl32__0_n_0 ),
        .O(\mem_reg[63][16]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][16]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[63][16]_srl32_n_0 ),
        .Q31(\mem_reg[63][16]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][16]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][16]_srl32_n_1 ),
        .Q(\mem_reg[63][16]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][16]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][17]_mux 
       (.I0(\mem_reg[63][17]_srl32_n_0 ),
        .I1(\mem_reg[63][17]_srl32__0_n_0 ),
        .O(\mem_reg[63][17]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][17]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[63][17]_srl32_n_0 ),
        .Q31(\mem_reg[63][17]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][17]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][17]_srl32_n_1 ),
        .Q(\mem_reg[63][17]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][17]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][18]_mux 
       (.I0(\mem_reg[63][18]_srl32_n_0 ),
        .I1(\mem_reg[63][18]_srl32__0_n_0 ),
        .O(\mem_reg[63][18]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][18]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[63][18]_srl32_n_0 ),
        .Q31(\mem_reg[63][18]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][18]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][18]_srl32_n_1 ),
        .Q(\mem_reg[63][18]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][18]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][19]_mux 
       (.I0(\mem_reg[63][19]_srl32_n_0 ),
        .I1(\mem_reg[63][19]_srl32__0_n_0 ),
        .O(\mem_reg[63][19]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][19]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[63][19]_srl32_n_0 ),
        .Q31(\mem_reg[63][19]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][19]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][19]_srl32_n_1 ),
        .Q(\mem_reg[63][19]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][19]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][1]_mux 
       (.I0(\mem_reg[63][1]_srl32_n_0 ),
        .I1(\mem_reg[63][1]_srl32__0_n_0 ),
        .O(\mem_reg[63][1]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][1]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[63][1]_srl32_n_0 ),
        .Q31(\mem_reg[63][1]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][1]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][1]_srl32_n_1 ),
        .Q(\mem_reg[63][1]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][1]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][20]_mux 
       (.I0(\mem_reg[63][20]_srl32_n_0 ),
        .I1(\mem_reg[63][20]_srl32__0_n_0 ),
        .O(\mem_reg[63][20]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][20]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[63][20]_srl32_n_0 ),
        .Q31(\mem_reg[63][20]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][20]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][20]_srl32_n_1 ),
        .Q(\mem_reg[63][20]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][20]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][21]_mux 
       (.I0(\mem_reg[63][21]_srl32_n_0 ),
        .I1(\mem_reg[63][21]_srl32__0_n_0 ),
        .O(\mem_reg[63][21]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][21]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[63][21]_srl32_n_0 ),
        .Q31(\mem_reg[63][21]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][21]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][21]_srl32_n_1 ),
        .Q(\mem_reg[63][21]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][21]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][22]_mux 
       (.I0(\mem_reg[63][22]_srl32_n_0 ),
        .I1(\mem_reg[63][22]_srl32__0_n_0 ),
        .O(\mem_reg[63][22]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][22]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[63][22]_srl32_n_0 ),
        .Q31(\mem_reg[63][22]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][22]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][22]_srl32_n_1 ),
        .Q(\mem_reg[63][22]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][22]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][23]_mux 
       (.I0(\mem_reg[63][23]_srl32_n_0 ),
        .I1(\mem_reg[63][23]_srl32__0_n_0 ),
        .O(\mem_reg[63][23]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][23]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[63][23]_srl32_n_0 ),
        .Q31(\mem_reg[63][23]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][23]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][23]_srl32_n_1 ),
        .Q(\mem_reg[63][23]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][23]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][24]_mux 
       (.I0(\mem_reg[63][24]_srl32_n_0 ),
        .I1(\mem_reg[63][24]_srl32__0_n_0 ),
        .O(\mem_reg[63][24]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][24]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[63][24]_srl32_n_0 ),
        .Q31(\mem_reg[63][24]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][24]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][24]_srl32_n_1 ),
        .Q(\mem_reg[63][24]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][24]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][25]_mux 
       (.I0(\mem_reg[63][25]_srl32_n_0 ),
        .I1(\mem_reg[63][25]_srl32__0_n_0 ),
        .O(\mem_reg[63][25]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][25]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[63][25]_srl32_n_0 ),
        .Q31(\mem_reg[63][25]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][25]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][25]_srl32_n_1 ),
        .Q(\mem_reg[63][25]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][25]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][26]_mux 
       (.I0(\mem_reg[63][26]_srl32_n_0 ),
        .I1(\mem_reg[63][26]_srl32__0_n_0 ),
        .O(\mem_reg[63][26]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][26]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[63][26]_srl32_n_0 ),
        .Q31(\mem_reg[63][26]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][26]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][26]_srl32_n_1 ),
        .Q(\mem_reg[63][26]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][26]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][27]_mux 
       (.I0(\mem_reg[63][27]_srl32_n_0 ),
        .I1(\mem_reg[63][27]_srl32__0_n_0 ),
        .O(\mem_reg[63][27]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][27]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[63][27]_srl32_n_0 ),
        .Q31(\mem_reg[63][27]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][27]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][27]_srl32_n_1 ),
        .Q(\mem_reg[63][27]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][27]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][28]_mux 
       (.I0(\mem_reg[63][28]_srl32_n_0 ),
        .I1(\mem_reg[63][28]_srl32__0_n_0 ),
        .O(\mem_reg[63][28]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][28]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[63][28]_srl32_n_0 ),
        .Q31(\mem_reg[63][28]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][28]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][28]_srl32_n_1 ),
        .Q(\mem_reg[63][28]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][28]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][29]_mux 
       (.I0(\mem_reg[63][29]_srl32_n_0 ),
        .I1(\mem_reg[63][29]_srl32__0_n_0 ),
        .O(\mem_reg[63][29]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][29]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[63][29]_srl32_n_0 ),
        .Q31(\mem_reg[63][29]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][29]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][29]_srl32_n_1 ),
        .Q(\mem_reg[63][29]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][29]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][2]_mux 
       (.I0(\mem_reg[63][2]_srl32_n_0 ),
        .I1(\mem_reg[63][2]_srl32__0_n_0 ),
        .O(\mem_reg[63][2]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][2]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[63][2]_srl32_n_0 ),
        .Q31(\mem_reg[63][2]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][2]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][2]_srl32_n_1 ),
        .Q(\mem_reg[63][2]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][2]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][30]_mux 
       (.I0(\mem_reg[63][30]_srl32_n_0 ),
        .I1(\mem_reg[63][30]_srl32__0_n_0 ),
        .O(\mem_reg[63][30]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][30]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[63][30]_srl32_n_0 ),
        .Q31(\mem_reg[63][30]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][30]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][30]_srl32_n_1 ),
        .Q(\mem_reg[63][30]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][30]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][31]_mux 
       (.I0(\mem_reg[63][31]_srl32_n_0 ),
        .I1(\mem_reg[63][31]_srl32__0_n_0 ),
        .O(\mem_reg[63][31]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][31]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[63][31]_srl32_n_0 ),
        .Q31(\mem_reg[63][31]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][31]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][31]_srl32_n_1 ),
        .Q(\mem_reg[63][31]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][31]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][32]_mux 
       (.I0(\mem_reg[63][32]_srl32_n_0 ),
        .I1(\mem_reg[63][32]_srl32__0_n_0 ),
        .O(\mem_reg[63][32]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][32]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[63][32]_srl32_n_0 ),
        .Q31(\mem_reg[63][32]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][32]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][32]_srl32_n_1 ),
        .Q(\mem_reg[63][32]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][32]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][33]_mux 
       (.I0(\mem_reg[63][33]_srl32_n_0 ),
        .I1(\mem_reg[63][33]_srl32__0_n_0 ),
        .O(\mem_reg[63][33]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][33]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[63][33]_srl32_n_0 ),
        .Q31(\mem_reg[63][33]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][33]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][33]_srl32_n_1 ),
        .Q(\mem_reg[63][33]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][33]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][34]_mux 
       (.I0(\mem_reg[63][34]_srl32_n_0 ),
        .I1(\mem_reg[63][34]_srl32__0_n_0 ),
        .O(\mem_reg[63][34]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][34]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[63][34]_srl32_n_0 ),
        .Q31(\mem_reg[63][34]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][34]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][34]_srl32_n_1 ),
        .Q(\mem_reg[63][34]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][34]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][35]_mux 
       (.I0(\mem_reg[63][35]_srl32_n_0 ),
        .I1(\mem_reg[63][35]_srl32__0_n_0 ),
        .O(\mem_reg[63][35]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][35]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[63][35]_srl32_n_0 ),
        .Q31(\mem_reg[63][35]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][35]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][35]_srl32_n_1 ),
        .Q(\mem_reg[63][35]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][35]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][36]_mux 
       (.I0(\mem_reg[63][36]_srl32_n_0 ),
        .I1(\mem_reg[63][36]_srl32__0_n_0 ),
        .O(\mem_reg[63][36]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][36]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[63][36]_srl32_n_0 ),
        .Q31(\mem_reg[63][36]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][36]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][36]_srl32_n_1 ),
        .Q(\mem_reg[63][36]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][36]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][37]_mux 
       (.I0(\mem_reg[63][37]_srl32_n_0 ),
        .I1(\mem_reg[63][37]_srl32__0_n_0 ),
        .O(\mem_reg[63][37]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][37]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[63][37]_srl32_n_0 ),
        .Q31(\mem_reg[63][37]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][37]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][37]_srl32_n_1 ),
        .Q(\mem_reg[63][37]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][37]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][38]_mux 
       (.I0(\mem_reg[63][38]_srl32_n_0 ),
        .I1(\mem_reg[63][38]_srl32__0_n_0 ),
        .O(\mem_reg[63][38]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][38]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[63][38]_srl32_n_0 ),
        .Q31(\mem_reg[63][38]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][38]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][38]_srl32_n_1 ),
        .Q(\mem_reg[63][38]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][38]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][39]_mux 
       (.I0(\mem_reg[63][39]_srl32_n_0 ),
        .I1(\mem_reg[63][39]_srl32__0_n_0 ),
        .O(\mem_reg[63][39]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][39]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[63][39]_srl32_n_0 ),
        .Q31(\mem_reg[63][39]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][39]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][39]_srl32_n_1 ),
        .Q(\mem_reg[63][39]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][39]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][3]_mux 
       (.I0(\mem_reg[63][3]_srl32_n_0 ),
        .I1(\mem_reg[63][3]_srl32__0_n_0 ),
        .O(\mem_reg[63][3]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][3]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[63][3]_srl32_n_0 ),
        .Q31(\mem_reg[63][3]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][3]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][3]_srl32_n_1 ),
        .Q(\mem_reg[63][3]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][3]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][40]_mux 
       (.I0(\mem_reg[63][40]_srl32_n_0 ),
        .I1(\mem_reg[63][40]_srl32__0_n_0 ),
        .O(\mem_reg[63][40]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][40]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[63][40]_srl32_n_0 ),
        .Q31(\mem_reg[63][40]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][40]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][40]_srl32_n_1 ),
        .Q(\mem_reg[63][40]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][40]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][41]_mux 
       (.I0(\mem_reg[63][41]_srl32_n_0 ),
        .I1(\mem_reg[63][41]_srl32__0_n_0 ),
        .O(\mem_reg[63][41]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][41]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[63][41]_srl32_n_0 ),
        .Q31(\mem_reg[63][41]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][41]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][41]_srl32_n_1 ),
        .Q(\mem_reg[63][41]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][41]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][42]_mux 
       (.I0(\mem_reg[63][42]_srl32_n_0 ),
        .I1(\mem_reg[63][42]_srl32__0_n_0 ),
        .O(\mem_reg[63][42]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][42]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[63][42]_srl32_n_0 ),
        .Q31(\mem_reg[63][42]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][42]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][42]_srl32_n_1 ),
        .Q(\mem_reg[63][42]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][42]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][43]_mux 
       (.I0(\mem_reg[63][43]_srl32_n_0 ),
        .I1(\mem_reg[63][43]_srl32__0_n_0 ),
        .O(\mem_reg[63][43]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][43]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[63][43]_srl32_n_0 ),
        .Q31(\mem_reg[63][43]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][43]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][43]_srl32_n_1 ),
        .Q(\mem_reg[63][43]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][43]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][44]_mux 
       (.I0(\mem_reg[63][44]_srl32_n_0 ),
        .I1(\mem_reg[63][44]_srl32__0_n_0 ),
        .O(\mem_reg[63][44]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][44]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[63][44]_srl32_n_0 ),
        .Q31(\mem_reg[63][44]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][44]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][44]_srl32_n_1 ),
        .Q(\mem_reg[63][44]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][44]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][45]_mux 
       (.I0(\mem_reg[63][45]_srl32_n_0 ),
        .I1(\mem_reg[63][45]_srl32__0_n_0 ),
        .O(\mem_reg[63][45]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][45]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[63][45]_srl32_n_0 ),
        .Q31(\mem_reg[63][45]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][45]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][45]_srl32_n_1 ),
        .Q(\mem_reg[63][45]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][45]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][46]_mux 
       (.I0(\mem_reg[63][46]_srl32_n_0 ),
        .I1(\mem_reg[63][46]_srl32__0_n_0 ),
        .O(\mem_reg[63][46]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][46]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[63][46]_srl32_n_0 ),
        .Q31(\mem_reg[63][46]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][46]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][46]_srl32_n_1 ),
        .Q(\mem_reg[63][46]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][46]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][47]_mux 
       (.I0(\mem_reg[63][47]_srl32_n_0 ),
        .I1(\mem_reg[63][47]_srl32__0_n_0 ),
        .O(\mem_reg[63][47]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][47]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[63][47]_srl32_n_0 ),
        .Q31(\mem_reg[63][47]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][47]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][47]_srl32_n_1 ),
        .Q(\mem_reg[63][47]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][47]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][48]_mux 
       (.I0(\mem_reg[63][48]_srl32_n_0 ),
        .I1(\mem_reg[63][48]_srl32__0_n_0 ),
        .O(\mem_reg[63][48]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][48]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[63][48]_srl32_n_0 ),
        .Q31(\mem_reg[63][48]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][48]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][48]_srl32_n_1 ),
        .Q(\mem_reg[63][48]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][48]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][49]_mux 
       (.I0(\mem_reg[63][49]_srl32_n_0 ),
        .I1(\mem_reg[63][49]_srl32__0_n_0 ),
        .O(\mem_reg[63][49]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][49]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[63][49]_srl32_n_0 ),
        .Q31(\mem_reg[63][49]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][49]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][49]_srl32_n_1 ),
        .Q(\mem_reg[63][49]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][49]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][4]_mux 
       (.I0(\mem_reg[63][4]_srl32_n_0 ),
        .I1(\mem_reg[63][4]_srl32__0_n_0 ),
        .O(\mem_reg[63][4]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][4]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[63][4]_srl32_n_0 ),
        .Q31(\mem_reg[63][4]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][4]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][4]_srl32_n_1 ),
        .Q(\mem_reg[63][4]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][4]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][50]_mux 
       (.I0(\mem_reg[63][50]_srl32_n_0 ),
        .I1(\mem_reg[63][50]_srl32__0_n_0 ),
        .O(\mem_reg[63][50]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][50]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[63][50]_srl32_n_0 ),
        .Q31(\mem_reg[63][50]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][50]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][50]_srl32_n_1 ),
        .Q(\mem_reg[63][50]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][50]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][51]_mux 
       (.I0(\mem_reg[63][51]_srl32_n_0 ),
        .I1(\mem_reg[63][51]_srl32__0_n_0 ),
        .O(\mem_reg[63][51]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][51]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[63][51]_srl32_n_0 ),
        .Q31(\mem_reg[63][51]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][51]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][51]_srl32_n_1 ),
        .Q(\mem_reg[63][51]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][51]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][52]_mux 
       (.I0(\mem_reg[63][52]_srl32_n_0 ),
        .I1(\mem_reg[63][52]_srl32__0_n_0 ),
        .O(\mem_reg[63][52]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][52]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[63][52]_srl32_n_0 ),
        .Q31(\mem_reg[63][52]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][52]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][52]_srl32_n_1 ),
        .Q(\mem_reg[63][52]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][52]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][53]_mux 
       (.I0(\mem_reg[63][53]_srl32_n_0 ),
        .I1(\mem_reg[63][53]_srl32__0_n_0 ),
        .O(\mem_reg[63][53]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][53]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[63][53]_srl32_n_0 ),
        .Q31(\mem_reg[63][53]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][53]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][53]_srl32_n_1 ),
        .Q(\mem_reg[63][53]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][53]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][54]_mux 
       (.I0(\mem_reg[63][54]_srl32_n_0 ),
        .I1(\mem_reg[63][54]_srl32__0_n_0 ),
        .O(\mem_reg[63][54]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][54]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[63][54]_srl32_n_0 ),
        .Q31(\mem_reg[63][54]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][54]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][54]_srl32_n_1 ),
        .Q(\mem_reg[63][54]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][54]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][55]_mux 
       (.I0(\mem_reg[63][55]_srl32_n_0 ),
        .I1(\mem_reg[63][55]_srl32__0_n_0 ),
        .O(\mem_reg[63][55]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][55]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[63][55]_srl32_n_0 ),
        .Q31(\mem_reg[63][55]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][55]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][55]_srl32_n_1 ),
        .Q(\mem_reg[63][55]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][55]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][56]_mux 
       (.I0(\mem_reg[63][56]_srl32_n_0 ),
        .I1(\mem_reg[63][56]_srl32__0_n_0 ),
        .O(\mem_reg[63][56]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][56]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[63][56]_srl32_n_0 ),
        .Q31(\mem_reg[63][56]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][56]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][56]_srl32_n_1 ),
        .Q(\mem_reg[63][56]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][56]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][57]_mux 
       (.I0(\mem_reg[63][57]_srl32_n_0 ),
        .I1(\mem_reg[63][57]_srl32__0_n_0 ),
        .O(\mem_reg[63][57]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][57]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[63][57]_srl32_n_0 ),
        .Q31(\mem_reg[63][57]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][57]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][57]_srl32_n_1 ),
        .Q(\mem_reg[63][57]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][57]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][58]_mux 
       (.I0(\mem_reg[63][58]_srl32_n_0 ),
        .I1(\mem_reg[63][58]_srl32__0_n_0 ),
        .O(\mem_reg[63][58]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][58]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[63][58]_srl32_n_0 ),
        .Q31(\mem_reg[63][58]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][58]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][58]_srl32_n_1 ),
        .Q(\mem_reg[63][58]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][58]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][59]_mux 
       (.I0(\mem_reg[63][59]_srl32_n_0 ),
        .I1(\mem_reg[63][59]_srl32__0_n_0 ),
        .O(\mem_reg[63][59]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][59]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[63][59]_srl32_n_0 ),
        .Q31(\mem_reg[63][59]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][59]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][59]_srl32_n_1 ),
        .Q(\mem_reg[63][59]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][59]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][5]_mux 
       (.I0(\mem_reg[63][5]_srl32_n_0 ),
        .I1(\mem_reg[63][5]_srl32__0_n_0 ),
        .O(\mem_reg[63][5]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][5]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[63][5]_srl32_n_0 ),
        .Q31(\mem_reg[63][5]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][5]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][5]_srl32_n_1 ),
        .Q(\mem_reg[63][5]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][5]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][60]_mux 
       (.I0(\mem_reg[63][60]_srl32_n_0 ),
        .I1(\mem_reg[63][60]_srl32__0_n_0 ),
        .O(\mem_reg[63][60]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][60]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[63][60]_srl32_n_0 ),
        .Q31(\mem_reg[63][60]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][60]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][60]_srl32_n_1 ),
        .Q(\mem_reg[63][60]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][60]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][61]_mux 
       (.I0(\mem_reg[63][61]_srl32_n_0 ),
        .I1(\mem_reg[63][61]_srl32__0_n_0 ),
        .O(\mem_reg[63][61]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][61]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[63][61]_srl32_n_0 ),
        .Q31(\mem_reg[63][61]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][61]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][61]_srl32_n_1 ),
        .Q(\mem_reg[63][61]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][61]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][62]_mux 
       (.I0(\mem_reg[63][62]_srl32_n_0 ),
        .I1(\mem_reg[63][62]_srl32__0_n_0 ),
        .O(\mem_reg[63][62]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][62]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][62]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[63][62]_srl32_n_0 ),
        .Q31(\mem_reg[63][62]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][62]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][62]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][62]_srl32_n_1 ),
        .Q(\mem_reg[63][62]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][62]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][63]_mux 
       (.I0(\mem_reg[63][63]_srl32_n_0 ),
        .I1(\mem_reg[63][63]_srl32__0_n_0 ),
        .O(\mem_reg[63][63]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][63]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[63][63]_srl32_n_0 ),
        .Q31(\mem_reg[63][63]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][63]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][63]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][63]_srl32_n_1 ),
        .Q(\mem_reg[63][63]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][63]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][64]_mux 
       (.I0(\mem_reg[63][64]_srl32_n_0 ),
        .I1(\mem_reg[63][64]_srl32__0_n_0 ),
        .O(\mem_reg[63][64]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][64]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[63][64]_srl32_n_0 ),
        .Q31(\mem_reg[63][64]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][64]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][64]_srl32_n_1 ),
        .Q(\mem_reg[63][64]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][64]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][65]_mux 
       (.I0(\mem_reg[63][65]_srl32_n_0 ),
        .I1(\mem_reg[63][65]_srl32__0_n_0 ),
        .O(\mem_reg[63][65]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][65]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[63][65]_srl32_n_0 ),
        .Q31(\mem_reg[63][65]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][65]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][65]_srl32_n_1 ),
        .Q(\mem_reg[63][65]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][65]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][66]_mux 
       (.I0(\mem_reg[63][66]_srl32_n_0 ),
        .I1(\mem_reg[63][66]_srl32__0_n_0 ),
        .O(\mem_reg[63][66]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][66]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[63][66]_srl32_n_0 ),
        .Q31(\mem_reg[63][66]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][66]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][66]_srl32_n_1 ),
        .Q(\mem_reg[63][66]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][66]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][67]_mux 
       (.I0(\mem_reg[63][67]_srl32_n_0 ),
        .I1(\mem_reg[63][67]_srl32__0_n_0 ),
        .O(\mem_reg[63][67]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][67]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[63][67]_srl32_n_0 ),
        .Q31(\mem_reg[63][67]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][67]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][67]_srl32_n_1 ),
        .Q(\mem_reg[63][67]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][67]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][68]_mux 
       (.I0(\mem_reg[63][68]_srl32_n_0 ),
        .I1(\mem_reg[63][68]_srl32__0_n_0 ),
        .O(\mem_reg[63][68]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][68]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[63][68]_srl32_n_0 ),
        .Q31(\mem_reg[63][68]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][68]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][68]_srl32_n_1 ),
        .Q(\mem_reg[63][68]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][68]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][69]_mux 
       (.I0(\mem_reg[63][69]_srl32_n_0 ),
        .I1(\mem_reg[63][69]_srl32__0_n_0 ),
        .O(\mem_reg[63][69]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][69]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[63][69]_srl32_n_0 ),
        .Q31(\mem_reg[63][69]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][69]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][69]_srl32_n_1 ),
        .Q(\mem_reg[63][69]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][69]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][6]_mux 
       (.I0(\mem_reg[63][6]_srl32_n_0 ),
        .I1(\mem_reg[63][6]_srl32__0_n_0 ),
        .O(\mem_reg[63][6]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][6]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[63][6]_srl32_n_0 ),
        .Q31(\mem_reg[63][6]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][6]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][6]_srl32_n_1 ),
        .Q(\mem_reg[63][6]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][6]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][70]_mux 
       (.I0(\mem_reg[63][70]_srl32_n_0 ),
        .I1(\mem_reg[63][70]_srl32__0_n_0 ),
        .O(\mem_reg[63][70]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][70]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[63][70]_srl32_n_0 ),
        .Q31(\mem_reg[63][70]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][70]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][70]_srl32_n_1 ),
        .Q(\mem_reg[63][70]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][70]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][71]_mux 
       (.I0(\mem_reg[63][71]_srl32_n_0 ),
        .I1(\mem_reg[63][71]_srl32__0_n_0 ),
        .O(\mem_reg[63][71]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][71]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[63][71]_srl32_n_0 ),
        .Q31(\mem_reg[63][71]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][71]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][71]_srl32_n_1 ),
        .Q(\mem_reg[63][71]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][71]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][72]_mux 
       (.I0(\mem_reg[63][72]_srl32_n_0 ),
        .I1(\mem_reg[63][72]_srl32__0_n_0 ),
        .O(\mem_reg[63][72]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][72]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[63][72]_srl32_n_0 ),
        .Q31(\mem_reg[63][72]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][72]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][72]_srl32_n_1 ),
        .Q(\mem_reg[63][72]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][72]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][7]_mux 
       (.I0(\mem_reg[63][7]_srl32_n_0 ),
        .I1(\mem_reg[63][7]_srl32__0_n_0 ),
        .O(\mem_reg[63][7]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][7]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[63][7]_srl32_n_0 ),
        .Q31(\mem_reg[63][7]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][7]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][7]_srl32_n_1 ),
        .Q(\mem_reg[63][7]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][7]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][8]_mux 
       (.I0(\mem_reg[63][8]_srl32_n_0 ),
        .I1(\mem_reg[63][8]_srl32__0_n_0 ),
        .O(\mem_reg[63][8]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][8]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[63][8]_srl32_n_0 ),
        .Q31(\mem_reg[63][8]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][8]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][8]_srl32_n_1 ),
        .Q(\mem_reg[63][8]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][8]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[63][9]_mux 
       (.I0(\mem_reg[63][9]_srl32_n_0 ),
        .I1(\mem_reg[63][9]_srl32__0_n_0 ),
        .O(\mem_reg[63][9]_mux_n_0 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][9]_srl32 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[63][9]_srl32_n_0 ),
        .Q31(\mem_reg[63][9]_srl32_n_1 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/wreq_throttle/data_fifo/mem_reg[63][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[63][9]_srl32__0 
       (.A(pout_reg[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[63][9]_srl32_n_1 ),
        .Q(\mem_reg[63][9]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[63][9]_srl32__0_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'h65555555)) 
    p_0_out_carry_i_7
       (.I0(Q[1]),
        .I1(p_8_in),
        .I2(full_n_reg_0),
        .I3(\pout_reg[0]_0 ),
        .I4(in[72]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \pout[1]_i_1__3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pop0),
        .I3(full_n_reg_0),
        .I4(\pout_reg[0]_0 ),
        .O(\pout[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F00F78F0F087)) 
    \pout[2]_i_1__4 
       (.I0(\pout_reg[0]_0 ),
        .I1(full_n_reg_0),
        .I2(pout_reg[2]),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .I5(pop0),
        .O(\pout[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \pout[3]_i_1__1 
       (.I0(pout_reg[3]),
        .I1(pout_reg[1]),
        .I2(\pout[5]_i_4_n_0 ),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[4]_i_1 
       (.I0(pout_reg[4]),
        .I1(pout_reg[1]),
        .I2(\pout[5]_i_4_n_0 ),
        .I3(pout_reg[2]),
        .I4(pout_reg[3]),
        .O(\pout[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30404040)) 
    \pout[5]_i_1 
       (.I0(data_vld1),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(full_n_reg_0),
        .I4(\pout_reg[0]_0 ),
        .O(\pout[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \pout[5]_i_2 
       (.I0(pout_reg[5]),
        .I1(pout_reg[1]),
        .I2(\pout[5]_i_4_n_0 ),
        .I3(pout_reg[2]),
        .I4(pout_reg[3]),
        .I5(pout_reg[4]),
        .O(\pout[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \pout[5]_i_3 
       (.I0(pout_reg[2]),
        .I1(pout_reg[3]),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .I4(pout_reg[5]),
        .I5(pout_reg[4]),
        .O(data_vld1));
  LUT6 #(
    .INIT(64'h00800000FFFF0080)) 
    \pout[5]_i_4 
       (.I0(\pout_reg[0]_0 ),
        .I1(full_n_reg_0),
        .I2(data_vld_reg_n_0),
        .I3(pop0),
        .I4(pout_reg[0]),
        .I5(pout_reg[1]),
        .O(\pout[5]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[5]_i_1_n_0 ),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[5]_i_1_n_0 ),
        .D(\pout[1]_i_1__3_n_0 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[5]_i_1_n_0 ),
        .D(\pout[2]_i_1__4_n_0 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[5]_i_1_n_0 ),
        .D(\pout[3]_i_1__1_n_0 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[5]_i_1_n_0 ),
        .D(\pout[4]_i_1_n_0 ),
        .Q(pout_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[5]_i_1_n_0 ),
        .D(\pout[5]_i_2_n_0 ),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE000FFFF)) 
    \q[63]_i_1 
       (.I0(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .I1(Q[0]),
        .I2(flying_req_reg),
        .I3(m_axi_gmem_WREADY),
        .I4(fifo_valid),
        .O(pop0));
  LUT3 #(
    .INIT(8'h8F)) 
    \q[69]_i_1 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(req_fifo_valid),
        .O(s_ready_t_reg));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][0]_mux_n_0 ),
        .Q(\q_reg[72]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][10]_mux_n_0 ),
        .Q(\q_reg[72]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][11]_mux_n_0 ),
        .Q(\q_reg[72]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][12]_mux_n_0 ),
        .Q(\q_reg[72]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][13]_mux_n_0 ),
        .Q(\q_reg[72]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][14]_mux_n_0 ),
        .Q(\q_reg[72]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][15]_mux_n_0 ),
        .Q(\q_reg[72]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][16]_mux_n_0 ),
        .Q(\q_reg[72]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][17]_mux_n_0 ),
        .Q(\q_reg[72]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][18]_mux_n_0 ),
        .Q(\q_reg[72]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][19]_mux_n_0 ),
        .Q(\q_reg[72]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][1]_mux_n_0 ),
        .Q(\q_reg[72]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][20]_mux_n_0 ),
        .Q(\q_reg[72]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][21]_mux_n_0 ),
        .Q(\q_reg[72]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][22]_mux_n_0 ),
        .Q(\q_reg[72]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][23]_mux_n_0 ),
        .Q(\q_reg[72]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][24]_mux_n_0 ),
        .Q(\q_reg[72]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][25]_mux_n_0 ),
        .Q(\q_reg[72]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][26]_mux_n_0 ),
        .Q(\q_reg[72]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][27]_mux_n_0 ),
        .Q(\q_reg[72]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][28]_mux_n_0 ),
        .Q(\q_reg[72]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][29]_mux_n_0 ),
        .Q(\q_reg[72]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][2]_mux_n_0 ),
        .Q(\q_reg[72]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][30]_mux_n_0 ),
        .Q(\q_reg[72]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][31]_mux_n_0 ),
        .Q(\q_reg[72]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][32]_mux_n_0 ),
        .Q(\q_reg[72]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][33]_mux_n_0 ),
        .Q(\q_reg[72]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][34]_mux_n_0 ),
        .Q(\q_reg[72]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][35]_mux_n_0 ),
        .Q(\q_reg[72]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][36]_mux_n_0 ),
        .Q(\q_reg[72]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][37]_mux_n_0 ),
        .Q(\q_reg[72]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][38]_mux_n_0 ),
        .Q(\q_reg[72]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][39]_mux_n_0 ),
        .Q(\q_reg[72]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][3]_mux_n_0 ),
        .Q(\q_reg[72]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][40]_mux_n_0 ),
        .Q(\q_reg[72]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][41]_mux_n_0 ),
        .Q(\q_reg[72]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][42]_mux_n_0 ),
        .Q(\q_reg[72]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][43]_mux_n_0 ),
        .Q(\q_reg[72]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][44]_mux_n_0 ),
        .Q(\q_reg[72]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][45]_mux_n_0 ),
        .Q(\q_reg[72]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][46]_mux_n_0 ),
        .Q(\q_reg[72]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][47]_mux_n_0 ),
        .Q(\q_reg[72]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][48]_mux_n_0 ),
        .Q(\q_reg[72]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][49]_mux_n_0 ),
        .Q(\q_reg[72]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][4]_mux_n_0 ),
        .Q(\q_reg[72]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][50]_mux_n_0 ),
        .Q(\q_reg[72]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][51]_mux_n_0 ),
        .Q(\q_reg[72]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][52]_mux_n_0 ),
        .Q(\q_reg[72]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][53]_mux_n_0 ),
        .Q(\q_reg[72]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][54]_mux_n_0 ),
        .Q(\q_reg[72]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][55]_mux_n_0 ),
        .Q(\q_reg[72]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][56]_mux_n_0 ),
        .Q(\q_reg[72]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][57]_mux_n_0 ),
        .Q(\q_reg[72]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][58]_mux_n_0 ),
        .Q(\q_reg[72]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][59]_mux_n_0 ),
        .Q(\q_reg[72]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][5]_mux_n_0 ),
        .Q(\q_reg[72]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][60]_mux_n_0 ),
        .Q(\q_reg[72]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][61]_mux_n_0 ),
        .Q(\q_reg[72]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][62]_mux_n_0 ),
        .Q(\q_reg[72]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][63]_mux_n_0 ),
        .Q(\q_reg[72]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][64]_mux_n_0 ),
        .Q(\q_reg[72]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][65]_mux_n_0 ),
        .Q(\q_reg[72]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][66]_mux_n_0 ),
        .Q(\q_reg[72]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][67]_mux_n_0 ),
        .Q(\q_reg[72]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][68]_mux_n_0 ),
        .Q(\q_reg[72]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][69]_mux_n_0 ),
        .Q(\q_reg[72]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][6]_mux_n_0 ),
        .Q(\q_reg[72]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][70]_mux_n_0 ),
        .Q(\q_reg[72]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][71]_mux_n_0 ),
        .Q(\q_reg[72]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][72]_mux_n_0 ),
        .Q(\q_reg[72]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][7]_mux_n_0 ),
        .Q(\q_reg[72]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][8]_mux_n_0 ),
        .Q(\q_reg[72]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[63][9]_mux_n_0 ),
        .Q(\q_reg[72]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80FF00FF80FF0000)) 
    \state[0]_i_2 
       (.I0(\q_reg[72]_0 [72]),
        .I1(fifo_valid),
        .I2(m_axi_gmem_WREADY),
        .I3(flying_req_reg),
        .I4(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .I5(Q[0]),
        .O(req_en__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_read
   (beat_valid,
    full_n_reg,
    s_ready_t_reg,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    empty_n_reg,
    \FSM_sequential_state_reg[1] ,
    ap_rst_n_inv,
    dout_valid_reg,
    ap_clk,
    s_ready_t_reg_0,
    \bus_equal_gen.rdata_valid_t_reg_1 ,
    m_axi_gmem_RVALID);
  output beat_valid;
  output full_n_reg;
  output s_ready_t_reg;
  output \bus_equal_gen.rdata_valid_t_reg_0 ;
  output empty_n_reg;
  output [1:0]\FSM_sequential_state_reg[1] ;
  input ap_rst_n_inv;
  input dout_valid_reg;
  input ap_clk;
  input s_ready_t_reg_0;
  input \bus_equal_gen.rdata_valid_t_reg_1 ;
  input m_axi_gmem_RVALID;

  wire [1:0]\FSM_sequential_state_reg[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire buff_rdata_n_16;
  wire buff_rdata_n_2;
  wire buff_rdata_n_3;
  wire buff_rdata_n_4;
  wire buff_rdata_n_5;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire \bus_equal_gen.rdata_valid_t_reg_1 ;
  wire dout_valid_reg;
  wire empty_n_reg;
  wire full_n_reg;
  wire [5:0]mOutPtr_reg;
  wire m_axi_gmem_RVALID;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_9;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [7:6]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:7]NLW_p_0_out_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .DI(buff_rdata_n_16),
        .Q(mOutPtr_reg),
        .S({buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .dout_valid_reg_0(dout_valid_reg),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[0]_0 (\bus_equal_gen.rdata_valid_t_reg_0 ),
        .\mOutPtr_reg[0]_1 (s_ready_t_reg),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.rdata_valid_t_reg_1 ),
        .Q(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(mOutPtr_reg[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:6],p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({1'b0,1'b0,mOutPtr_reg[5:1],buff_rdata_n_16}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7],p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({1'b0,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[1]_1 (\bus_equal_gen.rdata_valid_t_reg_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice
   (gmem_AWREADY,
    Q,
    \state_reg[0]_0 ,
    push,
    \data_p1_reg[60]_0 ,
    ap_rst_n_inv,
    s_ready_t_reg_0,
    ap_clk,
    gmem_AWVALID,
    \FSM_sequential_state_reg[1]_0 ,
    \data_p2_reg[60]_0 ,
    \data_p2_reg[60]_1 );
  output gmem_AWREADY;
  output [1:0]Q;
  output [0:0]\state_reg[0]_0 ;
  output push;
  output [60:0]\data_p1_reg[60]_0 ;
  input ap_rst_n_inv;
  input s_ready_t_reg_0;
  input ap_clk;
  input gmem_AWVALID;
  input \FSM_sequential_state_reg[1]_0 ;
  input [60:0]\data_p2_reg[60]_0 ;
  input [0:0]\data_p2_reg[60]_1 ;

  wire \FSM_sequential_state_reg[1]_0 ;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_2_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [60:0]\data_p1_reg[60]_0 ;
  wire [60:0]data_p2;
  wire [60:0]\data_p2_reg[60]_0 ;
  wire [0:0]\data_p2_reg[60]_1 ;
  wire gmem_AWREADY;
  wire gmem_AWVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire push;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [0:0]\state_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(gmem_AWVALID),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00F0C388)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(gmem_AWREADY),
        .I1(gmem_AWVALID),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h22B0)) 
    \data_p1[60]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(Q[1]),
        .I2(gmem_AWVALID),
        .I3(Q[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_2 
       (.I0(data_p2[60]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [60]),
        .O(\data_p1[60]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p2_reg[60]_0 [9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_2_n_0 ),
        .Q(\data_p1_reg[60]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[60]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[60]_1 ),
        .D(\data_p2_reg[60]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(\state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .O(push));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_reg_0),
        .Q(gmem_AWREADY),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hDDFFC000)) 
    \state[0]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(gmem_AWVALID),
        .I2(gmem_AWREADY),
        .I3(state),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF2F)) 
    \state[1]_i_1 
       (.I0(state),
        .I1(gmem_AWVALID),
        .I2(\state_reg[0]_0 ),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized0
   (s_ready_t_reg_0,
    \FSM_sequential_state_reg[1]_0 ,
    ap_rst_n_inv,
    s_ready_t_reg_1,
    ap_clk,
    \FSM_sequential_state_reg[1]_1 );
  output s_ready_t_reg_0;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  input ap_rst_n_inv;
  input s_ready_t_reg_1;
  input ap_clk;
  input \FSM_sequential_state_reg[1]_1 ;

  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:0]next__0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\FSM_sequential_state_reg[1]_0 [1]),
        .I2(\FSM_sequential_state_reg[1]_0 [0]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0320)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_1 ),
        .I3(\FSM_sequential_state_reg[1]_0 [1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(\FSM_sequential_state_reg[1]_0 [0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(\FSM_sequential_state_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_reg_1),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized1
   (rs_req_ready,
    m_axi_gmem_AWVALID,
    \data_p1_reg[69]_0 ,
    ap_rst_n_inv,
    ap_clk,
    req_en__0,
    req_fifo_valid,
    m_axi_gmem_AWREADY,
    D,
    E);
  output rs_req_ready;
  output m_axi_gmem_AWVALID;
  output [66:0]\data_p1_reg[69]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_gmem_AWREADY;
  input [66:0]D;
  input [0:0]E;

  wire [66:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [66:0]\data_p1_reg[69]_0 ;
  wire [69:3]data_p2;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire [69:3]p_0_in;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0000FF0088778080)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(p_0_in[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(p_0_in[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(p_0_in[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(p_0_in[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(p_0_in[28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(p_0_in[29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(p_0_in[30]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(p_0_in[31]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(p_0_in[32]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(p_0_in[33]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(p_0_in[34]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(p_0_in[35]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(p_0_in[36]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(p_0_in[37]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(p_0_in[38]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(p_0_in[39]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(p_0_in[40]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(p_0_in[41]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(p_0_in[42]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(p_0_in[43]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(p_0_in[44]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(p_0_in[45]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(p_0_in[46]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(p_0_in[47]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(p_0_in[48]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(p_0_in[49]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(p_0_in[50]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(p_0_in[51]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(p_0_in[52]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(p_0_in[53]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(p_0_in[54]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(p_0_in[55]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(p_0_in[56]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(p_0_in[57]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(p_0_in[58]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(p_0_in[59]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(p_0_in[60]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(p_0_in[61]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(p_0_in[62]));
  LUT5 #(
    .INIT(32'h0F008808)) 
    \data_p1[63]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[1]),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(p_0_in[63]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(data_p2[64]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(p_0_in[64]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(data_p2[65]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(p_0_in[65]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(p_0_in[66]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(p_0_in[67]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(data_p2[68]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(p_0_in[68]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(data_p2[69]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[66]),
        .O(p_0_in[69]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(p_0_in[9]));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(\data_p1_reg[69]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(\data_p1_reg[69]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(\data_p1_reg[69]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(\data_p1_reg[69]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(\data_p1_reg[69]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(\data_p1_reg[69]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(\data_p1_reg[69]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(\data_p1_reg[69]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(\data_p1_reg[69]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(\data_p1_reg[69]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(\data_p1_reg[69]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(\data_p1_reg[69]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(\data_p1_reg[69]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(\data_p1_reg[69]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[24]),
        .Q(\data_p1_reg[69]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[25]),
        .Q(\data_p1_reg[69]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[26]),
        .Q(\data_p1_reg[69]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[27]),
        .Q(\data_p1_reg[69]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[28]),
        .Q(\data_p1_reg[69]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[29]),
        .Q(\data_p1_reg[69]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[30]),
        .Q(\data_p1_reg[69]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(\data_p1_reg[69]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[32]),
        .Q(\data_p1_reg[69]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[33]),
        .Q(\data_p1_reg[69]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[34]),
        .Q(\data_p1_reg[69]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[35]),
        .Q(\data_p1_reg[69]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[36]),
        .Q(\data_p1_reg[69]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[37]),
        .Q(\data_p1_reg[69]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[38]),
        .Q(\data_p1_reg[69]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[39]),
        .Q(\data_p1_reg[69]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(\data_p1_reg[69]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[40]),
        .Q(\data_p1_reg[69]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[41]),
        .Q(\data_p1_reg[69]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[42]),
        .Q(\data_p1_reg[69]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[43]),
        .Q(\data_p1_reg[69]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[44]),
        .Q(\data_p1_reg[69]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[45]),
        .Q(\data_p1_reg[69]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[46]),
        .Q(\data_p1_reg[69]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[47]),
        .Q(\data_p1_reg[69]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[48]),
        .Q(\data_p1_reg[69]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[49]),
        .Q(\data_p1_reg[69]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(\data_p1_reg[69]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[50]),
        .Q(\data_p1_reg[69]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[51]),
        .Q(\data_p1_reg[69]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[52]),
        .Q(\data_p1_reg[69]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[53]),
        .Q(\data_p1_reg[69]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[54]),
        .Q(\data_p1_reg[69]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[55]),
        .Q(\data_p1_reg[69]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[56]),
        .Q(\data_p1_reg[69]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[57]),
        .Q(\data_p1_reg[69]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[58]),
        .Q(\data_p1_reg[69]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[59]),
        .Q(\data_p1_reg[69]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(\data_p1_reg[69]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[60]),
        .Q(\data_p1_reg[69]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[61]),
        .Q(\data_p1_reg[69]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[62]),
        .Q(\data_p1_reg[69]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[63]),
        .Q(\data_p1_reg[69]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[64]),
        .Q(\data_p1_reg[69]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[65]),
        .Q(\data_p1_reg[69]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[66]),
        .Q(\data_p1_reg[69]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[67]),
        .Q(\data_p1_reg[69]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[68]),
        .Q(\data_p1_reg[69]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[69]),
        .Q(\data_p1_reg[69]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(\data_p1_reg[69]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(\data_p1_reg[69]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(\data_p1_reg[69]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(\data_p1_reg[69]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(data_p2[65]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(D[66]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0F0FFF7F000F)) 
    s_ready_t_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(rs_req_ready),
        .I5(m_axi_gmem_AWREADY),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(rs_req_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F8FFFFF88000000)) 
    \state[0]_i_1__0 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(rs_req_ready),
        .I4(state),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    \state[1]_i_1__0 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(m_axi_gmem_AWVALID),
        .I4(m_axi_gmem_AWREADY),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(m_axi_gmem_AWVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_throttle
   (E,
    data_vld_reg,
    full_n_reg,
    full_n_reg_0,
    p_8_in,
    m_axi_gmem_AWVALID,
    \q_reg[72] ,
    m_axi_gmem_WVALID,
    data_vld1__1,
    \data_p1_reg[69] ,
    ap_rst_n_inv,
    ap_clk,
    data_vld_reg_0,
    \pout_reg[0] ,
    in,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    \pout_reg[0]_0 ,
    \pout_reg[2] ,
    \q_reg[69] ,
    \last_cnt_reg[6]_0 );
  output [0:0]E;
  output data_vld_reg;
  output full_n_reg;
  output full_n_reg_0;
  output p_8_in;
  output m_axi_gmem_AWVALID;
  output [72:0]\q_reg[72] ;
  output m_axi_gmem_WVALID;
  output data_vld1__1;
  output [66:0]\data_p1_reg[69] ;
  input ap_rst_n_inv;
  input ap_clk;
  input data_vld_reg_0;
  input \pout_reg[0] ;
  input [72:0]in;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input \pout_reg[0]_0 ;
  input \pout_reg[2] ;
  input [66:0]\q_reg[69] ;
  input [0:0]\last_cnt_reg[6]_0 ;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_fifo_n_1;
  wire data_fifo_n_3;
  wire [66:0]\data_p1_reg[69] ;
  wire data_vld1__1;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire flying_req0;
  wire flying_req_reg_n_0;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [72:0]in;
  wire \last_cnt[0]_i_1_n_0 ;
  wire [6:1]last_cnt_reg;
  wire [0:0]\last_cnt_reg[6]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire p_0_out_carry_i_1__0_n_0;
  wire p_0_out_carry_i_2__0_n_0;
  wire p_0_out_carry_i_3__0_n_0;
  wire p_0_out_carry_i_4__0_n_0;
  wire p_0_out_carry_i_5__0_n_0;
  wire p_0_out_carry_i_6__0_n_0;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_8_in;
  wire \pout_reg[0] ;
  wire \pout_reg[0]_0 ;
  wire \pout_reg[2] ;
  wire [69:3]q;
  wire [66:0]\q_reg[69] ;
  wire [72:0]\q_reg[72] ;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized4 data_fifo
       (.E(flying_req0),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .S(data_fifo_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(data_fifo_n_3),
        .flying_req_reg(flying_req_reg_n_0),
        .full_n_reg_0(full_n_reg_0),
        .in(in),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .p_8_in(p_8_in),
        .\pout_reg[0]_0 (\pout_reg[0] ),
        .\q_reg[72]_0 (\q_reg[72] ),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .s_ready_t_reg(E));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_3),
        .Q(flying_req_reg_n_0),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\last_cnt_reg[6]_0 ),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(last_cnt_reg__0),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\last_cnt_reg[6]_0 ),
        .D(p_0_out_carry_n_15),
        .Q(last_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\last_cnt_reg[6]_0 ),
        .D(p_0_out_carry_n_14),
        .Q(last_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\last_cnt_reg[6]_0 ),
        .D(p_0_out_carry_n_13),
        .Q(last_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\last_cnt_reg[6]_0 ),
        .D(p_0_out_carry_n_12),
        .Q(last_cnt_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\last_cnt_reg[6]_0 ),
        .D(p_0_out_carry_n_11),
        .Q(last_cnt_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\last_cnt_reg[6]_0 ),
        .D(p_0_out_carry_n_10),
        .Q(last_cnt_reg[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(last_cnt_reg__0),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,last_cnt_reg[4:1],p_0_out_carry_i_1__0_n_0}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({1'b0,1'b0,p_0_out_carry_i_2__0_n_0,p_0_out_carry_i_3__0_n_0,p_0_out_carry_i_4__0_n_0,p_0_out_carry_i_5__0_n_0,p_0_out_carry_i_6__0_n_0,data_fifo_n_1}));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(last_cnt_reg[1]),
        .O(p_0_out_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(last_cnt_reg[6]),
        .I1(last_cnt_reg[5]),
        .O(p_0_out_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(last_cnt_reg[4]),
        .I1(last_cnt_reg[5]),
        .O(p_0_out_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(last_cnt_reg[3]),
        .I1(last_cnt_reg[4]),
        .O(p_0_out_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__0
       (.I0(last_cnt_reg[2]),
        .I1(last_cnt_reg[3]),
        .O(p_0_out_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__0
       (.I0(last_cnt_reg[1]),
        .I1(last_cnt_reg[2]),
        .O(p_0_out_carry_i_6__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized3 req_fifo
       (.Q(q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_vld1__1(data_vld1__1),
        .data_vld_reg_0(data_vld_reg),
        .data_vld_reg_1(data_vld_reg_0),
        .empty_n_reg_0(E),
        .full_n_reg_0(full_n_reg),
        .\pout_reg[0]_0 (\pout_reg[0]_0 ),
        .\pout_reg[2]_0 (\pout_reg[2] ),
        .\q_reg[69]_0 (\q_reg[69] ),
        .req_fifo_valid(req_fifo_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized1 rs_req
       (.D(q),
        .E(flying_req0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[69]_0 (\data_p1_reg[69] ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_write
   (empty_n_reg,
    E,
    data_vld_reg,
    empty_n_reg_0,
    data_vld_reg_0,
    empty_n_reg_1,
    data_vld_reg_1,
    fifo_wreq_valid_buf_reg_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    CO,
    full_n_reg,
    gmem_AWREADY,
    dout_valid_reg,
    p_12_in,
    full_n_reg_0,
    full_n_reg_1,
    data_vld_reg_2,
    gmem_BVALID,
    wreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg_1 ,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    in,
    next_resp_reg_0,
    \could_multi_bursts.awlen_buf_reg[5]_0 ,
    full_n_reg_2,
    Q,
    \could_multi_bursts.sect_handling_reg_2 ,
    next_burst,
    \pout_reg[2] ,
    sel,
    empty_n_reg_2,
    \pout_reg[2]_0 ,
    full_n_reg_3,
    \sect_len_buf_reg[6]_0 ,
    data_vld1__2,
    \FSM_sequential_state_reg[1] ,
    \bus_equal_gen.WLAST_Dummy_reg_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    gmem_AWVALID1__0,
    ap_rst_n_inv,
    ap_clk,
    data_vld_reg_3,
    s_ready_t_reg,
    data_vld_reg_4,
    dout_valid_reg_0,
    data_vld_reg_5,
    data_vld_reg_6,
    empty_n_reg_3,
    wreq_handling_reg_1,
    \could_multi_bursts.sect_handling_reg_3 ,
    \bus_equal_gen.WVALID_Dummy_reg_1 ,
    \bus_equal_gen.WLAST_Dummy_reg_1 ,
    gmem_WVALID,
    p_10_in,
    \could_multi_bursts.AWVALID_Dummy_reg_2 ,
    \bus_equal_gen.len_cnt_reg[7]_0 ,
    gmem_AWVALID,
    m_axi_gmem_BVALID,
    p_8_in,
    \data_p2_reg[60] ,
    empty_n_reg_4,
    \q_tmp_reg[63] ,
    \q_tmp_reg[0] ,
    \data_p2_reg[60]_0 );
  output empty_n_reg;
  output [0:0]E;
  output data_vld_reg;
  output [0:0]empty_n_reg_0;
  output data_vld_reg_0;
  output empty_n_reg_1;
  output data_vld_reg_1;
  output fifo_wreq_valid_buf_reg_0;
  output [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]CO;
  output full_n_reg;
  output gmem_AWREADY;
  output dout_valid_reg;
  output p_12_in;
  output full_n_reg_0;
  output full_n_reg_1;
  output data_vld_reg_2;
  output gmem_BVALID;
  output wreq_handling_reg_0;
  output \could_multi_bursts.sect_handling_reg_1 ;
  output \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  output \bus_equal_gen.WVALID_Dummy_reg_0 ;
  output [72:0]in;
  output next_resp_reg_0;
  output [66:0]\could_multi_bursts.awlen_buf_reg[5]_0 ;
  output full_n_reg_2;
  output [2:0]Q;
  output [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  output next_burst;
  output [2:0]\pout_reg[2] ;
  output sel;
  output empty_n_reg_2;
  output [2:0]\pout_reg[2]_0 ;
  output full_n_reg_3;
  output \sect_len_buf_reg[6]_0 ;
  output data_vld1__2;
  output [1:0]\FSM_sequential_state_reg[1] ;
  output [0:0]\bus_equal_gen.WLAST_Dummy_reg_0 ;
  output \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  output gmem_AWVALID1__0;
  input ap_rst_n_inv;
  input ap_clk;
  input data_vld_reg_3;
  input s_ready_t_reg;
  input data_vld_reg_4;
  input dout_valid_reg_0;
  input data_vld_reg_5;
  input data_vld_reg_6;
  input empty_n_reg_3;
  input wreq_handling_reg_1;
  input \could_multi_bursts.sect_handling_reg_3 ;
  input \bus_equal_gen.WVALID_Dummy_reg_1 ;
  input \bus_equal_gen.WLAST_Dummy_reg_1 ;
  input gmem_WVALID;
  input p_10_in;
  input \could_multi_bursts.AWVALID_Dummy_reg_2 ;
  input \bus_equal_gen.len_cnt_reg[7]_0 ;
  input gmem_AWVALID;
  input m_axi_gmem_BVALID;
  input p_8_in;
  input [60:0]\data_p2_reg[60] ;
  input [1:0]empty_n_reg_4;
  input [63:0]\q_tmp_reg[63] ;
  input [0:0]\q_tmp_reg[0] ;
  input [0:0]\data_p2_reg[60]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]\FSM_sequential_state_reg[1] ;
  wire [2:0]Q;
  wire align_len0;
  wire [31:3]align_len0__0;
  wire \align_len0_inferred__1/i__carry_n_6 ;
  wire \align_len0_inferred__1/i__carry_n_7 ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:3]awaddr_tmp0;
  wire [5:0]awlen_tmp;
  wire [5:0]beat_len_buf;
  wire buff_wdata_n_18;
  wire buff_wdata_n_2;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_3;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_4;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_5;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_6;
  wire buff_wdata_n_60;
  wire buff_wdata_n_61;
  wire buff_wdata_n_62;
  wire buff_wdata_n_63;
  wire buff_wdata_n_64;
  wire buff_wdata_n_65;
  wire buff_wdata_n_66;
  wire buff_wdata_n_67;
  wire buff_wdata_n_68;
  wire buff_wdata_n_69;
  wire buff_wdata_n_7;
  wire buff_wdata_n_70;
  wire buff_wdata_n_71;
  wire buff_wdata_n_72;
  wire buff_wdata_n_73;
  wire buff_wdata_n_74;
  wire buff_wdata_n_75;
  wire buff_wdata_n_76;
  wire buff_wdata_n_77;
  wire buff_wdata_n_78;
  wire buff_wdata_n_79;
  wire buff_wdata_n_8;
  wire buff_wdata_n_80;
  wire buff_wdata_n_81;
  wire buff_wdata_n_82;
  wire buff_wdata_n_83;
  wire buff_wdata_n_84;
  wire buff_wdata_n_85;
  wire buff_wdata_n_86;
  wire buff_wdata_n_87;
  wire buff_wdata_n_88;
  wire buff_wdata_n_89;
  wire buff_wdata_n_9;
  wire buff_wdata_n_90;
  wire buff_wdata_n_91;
  wire buff_wdata_n_92;
  wire buff_wdata_n_93;
  wire [0:0]\bus_equal_gen.WLAST_Dummy_reg_0 ;
  wire \bus_equal_gen.WLAST_Dummy_reg_1 ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire \bus_equal_gen.WVALID_Dummy_reg_1 ;
  wire \bus_equal_gen.fifo_burst_n_11 ;
  wire \bus_equal_gen.fifo_burst_n_4 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_0 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg ;
  wire \bus_equal_gen.len_cnt_reg[7]_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_2 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_10_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_6_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_7_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_8_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_9_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_7 ;
  wire [66:0]\could_multi_bursts.awlen_buf_reg[5]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  wire \could_multi_bursts.sect_handling_reg_3 ;
  wire [60:0]\data_p2_reg[60] ;
  wire [0:0]\data_p2_reg[60]_0 ;
  wire data_vld1__2;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire data_vld_reg_2;
  wire data_vld_reg_3;
  wire data_vld_reg_4;
  wire data_vld_reg_5;
  wire data_vld_reg_6;
  wire dout_valid_reg;
  wire dout_valid_reg_0;
  wire empty_n_reg;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire [1:0]empty_n_reg_4;
  wire [63:3]end_addr;
  wire \end_addr_buf[10]_i_2_n_0 ;
  wire \end_addr_buf[10]_i_3_n_0 ;
  wire \end_addr_buf[10]_i_4_n_0 ;
  wire \end_addr_buf[10]_i_5_n_0 ;
  wire \end_addr_buf[10]_i_6_n_0 ;
  wire \end_addr_buf[10]_i_7_n_0 ;
  wire \end_addr_buf[10]_i_8_n_0 ;
  wire \end_addr_buf[10]_i_9_n_0 ;
  wire \end_addr_buf[18]_i_2_n_0 ;
  wire \end_addr_buf[18]_i_3_n_0 ;
  wire \end_addr_buf[18]_i_4_n_0 ;
  wire \end_addr_buf[18]_i_5_n_0 ;
  wire \end_addr_buf[18]_i_6_n_0 ;
  wire \end_addr_buf[18]_i_7_n_0 ;
  wire \end_addr_buf[18]_i_8_n_0 ;
  wire \end_addr_buf[18]_i_9_n_0 ;
  wire \end_addr_buf[26]_i_2_n_0 ;
  wire \end_addr_buf[26]_i_3_n_0 ;
  wire \end_addr_buf[26]_i_4_n_0 ;
  wire \end_addr_buf[26]_i_5_n_0 ;
  wire \end_addr_buf[26]_i_6_n_0 ;
  wire \end_addr_buf[26]_i_7_n_0 ;
  wire \end_addr_buf[26]_i_8_n_0 ;
  wire \end_addr_buf[26]_i_9_n_0 ;
  wire \end_addr_buf[34]_i_2_n_0 ;
  wire \end_addr_buf[34]_i_3_n_0 ;
  wire \end_addr_buf[34]_i_4_n_0 ;
  wire \end_addr_buf[34]_i_5_n_0 ;
  wire \end_addr_buf[34]_i_6_n_0 ;
  wire \end_addr_buf_reg[10]_i_1_n_0 ;
  wire \end_addr_buf_reg[10]_i_1_n_1 ;
  wire \end_addr_buf_reg[10]_i_1_n_2 ;
  wire \end_addr_buf_reg[10]_i_1_n_3 ;
  wire \end_addr_buf_reg[10]_i_1_n_4 ;
  wire \end_addr_buf_reg[10]_i_1_n_5 ;
  wire \end_addr_buf_reg[10]_i_1_n_6 ;
  wire \end_addr_buf_reg[10]_i_1_n_7 ;
  wire \end_addr_buf_reg[18]_i_1_n_0 ;
  wire \end_addr_buf_reg[18]_i_1_n_1 ;
  wire \end_addr_buf_reg[18]_i_1_n_2 ;
  wire \end_addr_buf_reg[18]_i_1_n_3 ;
  wire \end_addr_buf_reg[18]_i_1_n_4 ;
  wire \end_addr_buf_reg[18]_i_1_n_5 ;
  wire \end_addr_buf_reg[18]_i_1_n_6 ;
  wire \end_addr_buf_reg[18]_i_1_n_7 ;
  wire \end_addr_buf_reg[26]_i_1_n_0 ;
  wire \end_addr_buf_reg[26]_i_1_n_1 ;
  wire \end_addr_buf_reg[26]_i_1_n_2 ;
  wire \end_addr_buf_reg[26]_i_1_n_3 ;
  wire \end_addr_buf_reg[26]_i_1_n_4 ;
  wire \end_addr_buf_reg[26]_i_1_n_5 ;
  wire \end_addr_buf_reg[26]_i_1_n_6 ;
  wire \end_addr_buf_reg[26]_i_1_n_7 ;
  wire \end_addr_buf_reg[34]_i_1_n_0 ;
  wire \end_addr_buf_reg[34]_i_1_n_1 ;
  wire \end_addr_buf_reg[34]_i_1_n_2 ;
  wire \end_addr_buf_reg[34]_i_1_n_3 ;
  wire \end_addr_buf_reg[34]_i_1_n_4 ;
  wire \end_addr_buf_reg[34]_i_1_n_5 ;
  wire \end_addr_buf_reg[34]_i_1_n_6 ;
  wire \end_addr_buf_reg[34]_i_1_n_7 ;
  wire \end_addr_buf_reg[42]_i_1_n_0 ;
  wire \end_addr_buf_reg[42]_i_1_n_1 ;
  wire \end_addr_buf_reg[42]_i_1_n_2 ;
  wire \end_addr_buf_reg[42]_i_1_n_3 ;
  wire \end_addr_buf_reg[42]_i_1_n_4 ;
  wire \end_addr_buf_reg[42]_i_1_n_5 ;
  wire \end_addr_buf_reg[42]_i_1_n_6 ;
  wire \end_addr_buf_reg[42]_i_1_n_7 ;
  wire \end_addr_buf_reg[50]_i_1_n_0 ;
  wire \end_addr_buf_reg[50]_i_1_n_1 ;
  wire \end_addr_buf_reg[50]_i_1_n_2 ;
  wire \end_addr_buf_reg[50]_i_1_n_3 ;
  wire \end_addr_buf_reg[50]_i_1_n_4 ;
  wire \end_addr_buf_reg[50]_i_1_n_5 ;
  wire \end_addr_buf_reg[50]_i_1_n_6 ;
  wire \end_addr_buf_reg[50]_i_1_n_7 ;
  wire \end_addr_buf_reg[58]_i_1_n_0 ;
  wire \end_addr_buf_reg[58]_i_1_n_1 ;
  wire \end_addr_buf_reg[58]_i_1_n_2 ;
  wire \end_addr_buf_reg[58]_i_1_n_3 ;
  wire \end_addr_buf_reg[58]_i_1_n_4 ;
  wire \end_addr_buf_reg[58]_i_1_n_5 ;
  wire \end_addr_buf_reg[58]_i_1_n_6 ;
  wire \end_addr_buf_reg[58]_i_1_n_7 ;
  wire \end_addr_buf_reg[63]_i_1_n_4 ;
  wire \end_addr_buf_reg[63]_i_1_n_5 ;
  wire \end_addr_buf_reg[63]_i_1_n_6 ;
  wire \end_addr_buf_reg[63]_i_1_n_7 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_3;
  wire fifo_resp_n_7;
  wire fifo_resp_n_8;
  wire [64:64]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_124;
  wire fifo_wreq_n_125;
  wire fifo_wreq_n_126;
  wire fifo_wreq_n_127;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_9;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_i_5_n_0;
  wire first_sect_carry__0_i_6_n_0;
  wire first_sect_carry__0_i_7_n_0;
  wire first_sect_carry__0_i_8_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_n_7;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_i_5_n_0;
  wire first_sect_carry_i_6_n_0;
  wire first_sect_carry_i_7_n_0;
  wire first_sect_carry_i_8_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire gmem_AWREADY;
  wire gmem_AWVALID;
  wire gmem_AWVALID1__0;
  wire gmem_BVALID;
  wire gmem_WVALID;
  wire [72:0]in;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_i_5_n_0;
  wire last_sect_carry__0_i_6_n_0;
  wire last_sect_carry__0_i_7_n_0;
  wire last_sect_carry__0_i_8_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__1_n_7;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_i_5_n_0;
  wire last_sect_carry_i_6_n_0;
  wire last_sect_carry_i_7_n_0;
  wire last_sect_carry_i_8_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire [7:0]mOutPtr_reg;
  wire m_axi_gmem_BVALID;
  wire next_burst;
  wire next_resp0;
  wire next_resp_reg_0;
  wire next_wreq;
  wire [7:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire p_0_out_carry__0_n_15;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_10_in;
  wire p_12_in;
  wire [63:3]p_1_out;
  wire p_30_in;
  wire p_8_in;
  wire [2:0]\pout_reg[2] ;
  wire [2:0]\pout_reg[2]_0 ;
  wire push;
  wire [0:0]\q_tmp_reg[0] ;
  wire [63:0]\q_tmp_reg[63] ;
  wire [60:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire s_ready_t_reg;
  wire [63:3]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__5_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_2_n_0 ;
  wire \sect_len_buf_reg[6]_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire sel;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [7:0]tmp_strb;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire zero_len_event0;
  wire [7:2]\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [7:5]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[9]_i_2_O_UNCONNECTED ;
  wire [7:4]\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_first_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_last_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED [7:2],\align_len0_inferred__1/i__carry_n_6 ,\align_len0_inferred__1/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fifo_wreq_data,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [7:3],align_len0__0[31],align_len0__0[3],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_6));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_6));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[31] ),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_buffer buff_wdata
       (.D({p_0_out_carry__0_n_15,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .DI(buff_wdata_n_21),
        .Q(mOutPtr_reg),
        .S({buff_wdata_n_2,buff_wdata_n_3,buff_wdata_n_4,buff_wdata_n_5,buff_wdata_n_6,buff_wdata_n_7,buff_wdata_n_8,buff_wdata_n_9}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_equal_gen.len_cnt_reg[7] (buff_wdata_n_20),
        .\dout_buf_reg[71]_0 ({tmp_strb,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59,buff_wdata_n_60,buff_wdata_n_61,buff_wdata_n_62,buff_wdata_n_63,buff_wdata_n_64,buff_wdata_n_65,buff_wdata_n_66,buff_wdata_n_67,buff_wdata_n_68,buff_wdata_n_69,buff_wdata_n_70,buff_wdata_n_71,buff_wdata_n_72,buff_wdata_n_73,buff_wdata_n_74,buff_wdata_n_75,buff_wdata_n_76,buff_wdata_n_77,buff_wdata_n_78,buff_wdata_n_79,buff_wdata_n_80,buff_wdata_n_81,buff_wdata_n_82,buff_wdata_n_83,buff_wdata_n_84,buff_wdata_n_85,buff_wdata_n_86,buff_wdata_n_87,buff_wdata_n_88,buff_wdata_n_89,buff_wdata_n_90,buff_wdata_n_91,buff_wdata_n_92,buff_wdata_n_93}),
        .\dout_buf_reg[71]_1 (empty_n_reg),
        .\dout_buf_reg[71]_2 (\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .\dout_buf_reg[71]_3 (\bus_equal_gen.len_cnt_reg[7]_0 ),
        .dout_valid_reg_0(dout_valid_reg),
        .dout_valid_reg_1(dout_valid_reg_0),
        .empty_n_i_2(\bus_equal_gen.len_cnt_reg [7:6]),
        .empty_n_reg_0(empty_n_reg_2),
        .full_n_reg_0(p_12_in),
        .gmem_WVALID(gmem_WVALID),
        .\mOutPtr_reg[9]_0 (buff_wdata_n_18),
        .\q_tmp_reg[0]_0 (\q_tmp_reg[0] ),
        .\q_tmp_reg[63]_0 (\q_tmp_reg[63] ));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.WLAST_Dummy_reg_1 ),
        .Q(in[72]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.WVALID_Dummy_reg_1 ),
        .Q(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_93),
        .Q(in[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_83),
        .Q(in[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_82),
        .Q(in[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_81),
        .Q(in[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_80),
        .Q(in[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_79),
        .Q(in[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_78),
        .Q(in[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_77),
        .Q(in[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_76),
        .Q(in[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_75),
        .Q(in[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_74),
        .Q(in[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_92),
        .Q(in[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_73),
        .Q(in[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_72),
        .Q(in[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_71),
        .Q(in[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_70),
        .Q(in[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_69),
        .Q(in[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_68),
        .Q(in[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_67),
        .Q(in[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_66),
        .Q(in[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_65),
        .Q(in[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_64),
        .Q(in[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_91),
        .Q(in[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_63),
        .Q(in[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_62),
        .Q(in[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_61),
        .Q(in[32]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_60),
        .Q(in[33]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_59),
        .Q(in[34]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_58),
        .Q(in[35]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_57),
        .Q(in[36]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_56),
        .Q(in[37]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_55),
        .Q(in[38]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_54),
        .Q(in[39]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_90),
        .Q(in[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_53),
        .Q(in[40]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_52),
        .Q(in[41]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_51),
        .Q(in[42]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_50),
        .Q(in[43]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_49),
        .Q(in[44]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_48),
        .Q(in[45]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_47),
        .Q(in[46]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_46),
        .Q(in[47]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_45),
        .Q(in[48]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_44),
        .Q(in[49]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_89),
        .Q(in[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(in[50]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(in[51]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(in[52]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(in[53]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(in[54]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(in[55]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(in[56]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(in[57]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(in[58]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(in[59]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_88),
        .Q(in[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(in[60]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(in[61]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(in[62]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(in[63]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_87),
        .Q(in[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_86),
        .Q(in[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_85),
        .Q(in[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_84),
        .Q(in[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.E(p_30_in),
        .Q(\pout_reg[2] ),
        .SR(\bus_equal_gen.fifo_burst_n_4 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_equal_gen.len_cnt_reg[0] (buff_wdata_n_20),
        .\bus_equal_gen.len_cnt_reg[0]_0 (\bus_equal_gen.len_cnt_reg [5:0]),
        .\bus_equal_gen.len_cnt_reg[7] (dout_valid_reg),
        .\bus_equal_gen.len_cnt_reg[7]_0 (\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .\bus_equal_gen.len_cnt_reg[7]_1 (\bus_equal_gen.len_cnt_reg[7]_0 ),
        .\could_multi_bursts.awlen_buf_reg[0] ({\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.awlen_buf_reg[0]_0 ({\could_multi_bursts.loop_cnt_reg_n_0_[2] ,\could_multi_bursts.loop_cnt_reg_n_0_[1] ,\could_multi_bursts.loop_cnt_reg_n_0_[0] }),
        .data_vld_reg_0(data_vld_reg),
        .data_vld_reg_1(data_vld_reg_3),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(E),
        .fifo_burst_ready(fifo_burst_ready),
        .full_n_reg_0(\bus_equal_gen.fifo_burst_n_11 ),
        .in(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(sel),
        .next_burst(next_burst),
        .\q_reg[5]_0 (\could_multi_bursts.AWVALID_Dummy_reg_2 ),
        .\q_reg[5]_1 (\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .\q_reg[5]_2 (full_n_reg_0),
        .\q_reg[5]_3 (\could_multi_bursts.sect_handling_reg_1 ),
        .\sect_len_buf_reg[5] (awlen_tmp),
        .\sect_len_buf_reg[6] (\sect_len_buf_reg[6]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [3]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .I4(\bus_equal_gen.len_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [3]),
        .I4(\bus_equal_gen.len_cnt_reg [4]),
        .I5(\bus_equal_gen.len_cnt_reg [5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .I1(\bus_equal_gen.len_cnt_reg [6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .I2(\bus_equal_gen.len_cnt_reg [7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [3]),
        .I4(\bus_equal_gen.len_cnt_reg [4]),
        .I5(\bus_equal_gen.len_cnt_reg [5]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_0 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in[0]),
        .Q(\bus_equal_gen.len_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in[1]),
        .Q(\bus_equal_gen.len_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in[2]),
        .Q(\bus_equal_gen.len_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in[3]),
        .Q(\bus_equal_gen.len_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in[4]),
        .Q(\bus_equal_gen.len_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in[5]),
        .Q(\bus_equal_gen.len_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in[6]),
        .Q(\bus_equal_gen.len_cnt_reg [6]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in[7]),
        .Q(\bus_equal_gen.len_cnt_reg [7]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(in[64]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(in[65]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(in[66]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(in[67]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[4]),
        .Q(in[68]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[5]),
        .Q(in[69]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[6]),
        .Q(in[70]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[7]),
        .Q(in[71]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_3),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[10]),
        .O(p_1_out[10]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[11]),
        .O(p_1_out[11]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[12]),
        .O(p_1_out[12]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[13]),
        .O(p_1_out[13]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[14]),
        .O(p_1_out[14]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[15]),
        .O(p_1_out[15]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[16]),
        .O(p_1_out[16]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[17]),
        .O(p_1_out[17]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[18]),
        .O(p_1_out[18]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[19]),
        .O(p_1_out[19]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[20]),
        .O(p_1_out[20]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[21]),
        .O(p_1_out[21]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[22]),
        .O(p_1_out[22]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[23]),
        .O(p_1_out[23]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[24]),
        .O(p_1_out[24]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[25]),
        .O(p_1_out[25]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[26]),
        .O(p_1_out[26]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[27]),
        .O(p_1_out[27]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[28]),
        .O(p_1_out[28]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[29]),
        .O(p_1_out[29]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[30]),
        .O(p_1_out[30]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[31]),
        .O(p_1_out[31]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[32]),
        .O(p_1_out[32]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[33]),
        .O(p_1_out[33]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[34]),
        .O(p_1_out[34]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[35]),
        .O(p_1_out[35]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[36]),
        .O(p_1_out[36]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[37]),
        .O(p_1_out[37]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[38]),
        .O(p_1_out[38]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[39]),
        .O(p_1_out[39]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[3]),
        .O(p_1_out[3]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[40]),
        .O(p_1_out[40]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[41]),
        .O(p_1_out[41]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[42]),
        .O(p_1_out[42]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[43]),
        .O(p_1_out[43]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[44]),
        .O(p_1_out[44]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[45]),
        .O(p_1_out[45]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[46]),
        .O(p_1_out[46]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[47]),
        .O(p_1_out[47]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[48]),
        .O(p_1_out[48]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[49]),
        .O(p_1_out[49]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[4]),
        .O(p_1_out[4]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[50]),
        .O(p_1_out[50]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[51]),
        .O(p_1_out[51]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[52]),
        .O(p_1_out[52]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[53]),
        .O(p_1_out[53]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[54]),
        .O(p_1_out[54]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[55]),
        .O(p_1_out[55]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[56]),
        .O(p_1_out[56]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[57]),
        .O(p_1_out[57]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[58]),
        .O(p_1_out[58]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[59]),
        .O(p_1_out[59]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[5]),
        .O(p_1_out[5]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[60]),
        .O(p_1_out[60]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[61]),
        .O(p_1_out[61]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[62]),
        .O(p_1_out[62]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[63]),
        .O(p_1_out[63]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[6]),
        .O(p_1_out[6]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[7]),
        .O(p_1_out[7]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[8]),
        .O(p_1_out[8]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(awaddr_tmp0[9]),
        .O(p_1_out[9]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \could_multi_bursts.awaddr_buf[9]_i_10 
       (.I0(\could_multi_bursts.awlen_buf_reg[5]_0 [63]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [61]),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [62]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [64]),
        .I4(\could_multi_bursts.awlen_buf_reg[5]_0 [65]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \could_multi_bursts.awaddr_buf[9]_i_3 
       (.I0(\could_multi_bursts.awlen_buf_reg[5]_0 [6]),
        .I1(\could_multi_bursts.awaddr_buf[9]_i_10_n_0 ),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [66]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \could_multi_bursts.awaddr_buf[9]_i_4 
       (.I0(\could_multi_bursts.awlen_buf_reg[5]_0 [5]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [66]),
        .I2(\could_multi_bursts.awaddr_buf[9]_i_10_n_0 ),
        .O(\could_multi_bursts.awaddr_buf[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \could_multi_bursts.awaddr_buf[9]_i_5 
       (.I0(\could_multi_bursts.awlen_buf_reg[5]_0 [4]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [65]),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [64]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [62]),
        .I4(\could_multi_bursts.awlen_buf_reg[5]_0 [61]),
        .I5(\could_multi_bursts.awlen_buf_reg[5]_0 [63]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[9]_i_6 
       (.I0(\could_multi_bursts.awlen_buf_reg[5]_0 [3]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [64]),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [63]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [61]),
        .I4(\could_multi_bursts.awlen_buf_reg[5]_0 [62]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[9]_i_7 
       (.I0(\could_multi_bursts.awlen_buf_reg[5]_0 [2]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [63]),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [62]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [61]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[9]_i_8 
       (.I0(\could_multi_bursts.awlen_buf_reg[5]_0 [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [62]),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [61]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[9]_i_9 
       (.I0(\could_multi_bursts.awlen_buf_reg[5]_0 [0]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [61]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_9_n_0 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[10]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[11]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[12]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[13]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[14]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[15]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[16]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[17]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\could_multi_bursts.awlen_buf_reg[5]_0 [8:7]}),
        .O(awaddr_tmp0[17:10]),
        .S(\could_multi_bursts.awlen_buf_reg[5]_0 [14:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[18]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[19]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[20]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[21]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[22]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[23]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[24]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[25]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[25:18]),
        .S(\could_multi_bursts.awlen_buf_reg[5]_0 [22:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[26]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[27]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[28]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[29]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[30]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[31]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[32]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[33]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[33]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[33:26]),
        .S(\could_multi_bursts.awlen_buf_reg[5]_0 [30:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[34]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[35]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[36]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[37]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[38]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[39]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[40]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[41]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[41]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[41:34]),
        .S(\could_multi_bursts.awlen_buf_reg[5]_0 [38:31]));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[42]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[43]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[44]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[45]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[46]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[47]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[48]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[49]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[49]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[49:42]),
        .S(\could_multi_bursts.awlen_buf_reg[5]_0 [46:39]));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[4]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[50]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[51]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[52]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[53]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[54]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[55]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[56]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[57]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[57]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[57:50]),
        .S(\could_multi_bursts.awlen_buf_reg[5]_0 [54:47]));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[58]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[59]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[5]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[60]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[61]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[62]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[63]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [60]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED [7:5],\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED [7:6],awaddr_tmp0[63:58]}),
        .S({1'b0,1'b0,\could_multi_bursts.awlen_buf_reg[5]_0 [60:55]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[6]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[7]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[8]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(p_1_out[9]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[9]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_7 }),
        .DI({\could_multi_bursts.awlen_buf_reg[5]_0 [6:0],1'b0}),
        .O({awaddr_tmp0[9:3],\NLW_could_multi_bursts.awaddr_buf_reg[9]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[9]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[9]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[9]_i_5_n_0 ,\could_multi_bursts.awaddr_buf[9]_i_6_n_0 ,\could_multi_bursts.awaddr_buf[9]_i_7_n_0 ,\could_multi_bursts.awaddr_buf[9]_i_8_n_0 ,\could_multi_bursts.awaddr_buf[9]_i_9_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(awlen_tmp[4]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(awlen_tmp[5]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(CO),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .O(\could_multi_bursts.loop_cnt[2]_i_3_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(fifo_resp_n_7));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(fifo_resp_n_7));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_2 ),
        .D(\could_multi_bursts.loop_cnt[2]_i_3_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(fifo_resp_n_7));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_reg_3 ),
        .Q(\could_multi_bursts.sect_handling_reg_1 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[10]_i_2 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[10]_i_3 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[10]_i_4 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[10]_i_5 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[10]_i_6 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[10]_i_7 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[10]_i_8 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[10]_i_9 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(\end_addr_buf[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[18]_i_2 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[18]_i_3 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[18]_i_4 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[18]_i_5 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[18]_i_6 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[18]_i_7 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[18]_i_8 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[18]_i_9 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[26]_i_2 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[26]_i_3 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[26]_i_4 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[26]_i_5 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[26]_i_6 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[26]_i_7 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[26]_i_8 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[26]_i_9 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[26]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[34]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[34]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[34]_i_4 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[34]_i_5 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[34]_i_6 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[34]_i_6_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[10]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[10]_i_1_n_0 ,\end_addr_buf_reg[10]_i_1_n_1 ,\end_addr_buf_reg[10]_i_1_n_2 ,\end_addr_buf_reg[10]_i_1_n_3 ,\end_addr_buf_reg[10]_i_1_n_4 ,\end_addr_buf_reg[10]_i_1_n_5 ,\end_addr_buf_reg[10]_i_1_n_6 ,\end_addr_buf_reg[10]_i_1_n_7 }),
        .DI({\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] }),
        .O(end_addr[10:3]),
        .S({\end_addr_buf[10]_i_2_n_0 ,\end_addr_buf[10]_i_3_n_0 ,\end_addr_buf[10]_i_4_n_0 ,\end_addr_buf[10]_i_5_n_0 ,\end_addr_buf[10]_i_6_n_0 ,\end_addr_buf[10]_i_7_n_0 ,\end_addr_buf[10]_i_8_n_0 ,\end_addr_buf[10]_i_9_n_0 }));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[18]_i_1 
       (.CI(\end_addr_buf_reg[10]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[18]_i_1_n_0 ,\end_addr_buf_reg[18]_i_1_n_1 ,\end_addr_buf_reg[18]_i_1_n_2 ,\end_addr_buf_reg[18]_i_1_n_3 ,\end_addr_buf_reg[18]_i_1_n_4 ,\end_addr_buf_reg[18]_i_1_n_5 ,\end_addr_buf_reg[18]_i_1_n_6 ,\end_addr_buf_reg[18]_i_1_n_7 }),
        .DI({\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] }),
        .O(end_addr[18:11]),
        .S({\end_addr_buf[18]_i_2_n_0 ,\end_addr_buf[18]_i_3_n_0 ,\end_addr_buf[18]_i_4_n_0 ,\end_addr_buf[18]_i_5_n_0 ,\end_addr_buf[18]_i_6_n_0 ,\end_addr_buf[18]_i_7_n_0 ,\end_addr_buf[18]_i_8_n_0 ,\end_addr_buf[18]_i_9_n_0 }));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[26]_i_1 
       (.CI(\end_addr_buf_reg[18]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[26]_i_1_n_0 ,\end_addr_buf_reg[26]_i_1_n_1 ,\end_addr_buf_reg[26]_i_1_n_2 ,\end_addr_buf_reg[26]_i_1_n_3 ,\end_addr_buf_reg[26]_i_1_n_4 ,\end_addr_buf_reg[26]_i_1_n_5 ,\end_addr_buf_reg[26]_i_1_n_6 ,\end_addr_buf_reg[26]_i_1_n_7 }),
        .DI({\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] }),
        .O(end_addr[26:19]),
        .S({\end_addr_buf[26]_i_2_n_0 ,\end_addr_buf[26]_i_3_n_0 ,\end_addr_buf[26]_i_4_n_0 ,\end_addr_buf[26]_i_5_n_0 ,\end_addr_buf[26]_i_6_n_0 ,\end_addr_buf[26]_i_7_n_0 ,\end_addr_buf[26]_i_8_n_0 ,\end_addr_buf[26]_i_9_n_0 }));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[34]_i_1 
       (.CI(\end_addr_buf_reg[26]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[34]_i_1_n_0 ,\end_addr_buf_reg[34]_i_1_n_1 ,\end_addr_buf_reg[34]_i_1_n_2 ,\end_addr_buf_reg[34]_i_1_n_3 ,\end_addr_buf_reg[34]_i_1_n_4 ,\end_addr_buf_reg[34]_i_1_n_5 ,\end_addr_buf_reg[34]_i_1_n_6 ,\end_addr_buf_reg[34]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] }),
        .O(end_addr[34:27]),
        .S({\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\end_addr_buf[34]_i_2_n_0 ,\end_addr_buf[34]_i_3_n_0 ,\end_addr_buf[34]_i_4_n_0 ,\end_addr_buf[34]_i_5_n_0 ,\end_addr_buf[34]_i_6_n_0 }));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[42]_i_1 
       (.CI(\end_addr_buf_reg[34]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[42]_i_1_n_0 ,\end_addr_buf_reg[42]_i_1_n_1 ,\end_addr_buf_reg[42]_i_1_n_2 ,\end_addr_buf_reg[42]_i_1_n_3 ,\end_addr_buf_reg[42]_i_1_n_4 ,\end_addr_buf_reg[42]_i_1_n_5 ,\end_addr_buf_reg[42]_i_1_n_6 ,\end_addr_buf_reg[42]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[42:35]),
        .S({\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] }));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[50]_i_1 
       (.CI(\end_addr_buf_reg[42]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[50]_i_1_n_0 ,\end_addr_buf_reg[50]_i_1_n_1 ,\end_addr_buf_reg[50]_i_1_n_2 ,\end_addr_buf_reg[50]_i_1_n_3 ,\end_addr_buf_reg[50]_i_1_n_4 ,\end_addr_buf_reg[50]_i_1_n_5 ,\end_addr_buf_reg[50]_i_1_n_6 ,\end_addr_buf_reg[50]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[50:43]),
        .S({\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] }));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[58]_i_1 
       (.CI(\end_addr_buf_reg[50]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[58]_i_1_n_0 ,\end_addr_buf_reg[58]_i_1_n_1 ,\end_addr_buf_reg[58]_i_1_n_2 ,\end_addr_buf_reg[58]_i_1_n_3 ,\end_addr_buf_reg[58]_i_1_n_4 ,\end_addr_buf_reg[58]_i_1_n_5 ,\end_addr_buf_reg[58]_i_1_n_6 ,\end_addr_buf_reg[58]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[58:51]),
        .S({\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] }));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[63]_i_1 
       (.CI(\end_addr_buf_reg[58]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED [7:4],\end_addr_buf_reg[63]_i_1_n_4 ,\end_addr_buf_reg[63]_i_1_n_5 ,\end_addr_buf_reg[63]_i_1_n_6 ,\end_addr_buf_reg[63]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED [7:5],end_addr[63:59]}),
        .S({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.CO(CO),
        .E(align_len0),
        .SR(fifo_resp_n_7),
        .\align_len_reg[31] (wreq_handling_reg_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(fifo_resp_n_3),
        .ap_rst_n_inv_reg_0(fifo_resp_n_8),
        .\could_multi_bursts.AWVALID_Dummy_reg (\could_multi_bursts.AWVALID_Dummy_reg_2 ),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_2 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_0 ),
        .data_vld1__2(data_vld1__2),
        .data_vld_reg_0(data_vld_reg_1),
        .data_vld_reg_1(data_vld_reg_5),
        .empty_n_reg_0(empty_n_reg_1),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(full_n_reg_2),
        .in(invalid_len_event_reg2),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg_1),
        .\pout_reg[0]_0 (next_resp_reg_0),
        .\pout_reg[1]_0 (\bus_equal_gen.fifo_burst_n_11 ),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\sect_addr_buf_reg[11] (first_sect),
        .\sect_len_buf_reg[8] (\sect_len_buf_reg[6]_0 ),
        .\sect_len_buf_reg[8]_0 (\could_multi_bursts.sect_handling_reg_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_vld_reg_0(data_vld_reg_2),
        .data_vld_reg_1(data_vld_reg_6),
        .empty_n_reg_0(empty_n_reg_3),
        .empty_n_reg_1(empty_n_reg_4),
        .full_n_reg_0(full_n_reg_1),
        .full_n_reg_1(full_n_reg_2),
        .gmem_AWVALID1__0(gmem_AWVALID1__0),
        .gmem_BVALID(gmem_BVALID),
        .p_10_in(p_10_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(CO),
        .D({fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123,fifo_wreq_n_124,fifo_wreq_n_125,fifo_wreq_n_126}),
        .E(empty_n_reg_0),
        .Q(p_0_in0_in[51:48]),
        .S({fifo_wreq_n_4,fifo_wreq_n_5}),
        .SR(fifo_wreq_n_6),
        .\align_len_reg[3] (\could_multi_bursts.sect_handling_reg_0 ),
        .\align_len_reg[3]_0 (wreq_handling_reg_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.last_sect_buf_reg ({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .data_vld_reg_0(data_vld_reg_0),
        .data_vld_reg_1(data_vld_reg_4),
        .empty_n_reg_0(fifo_wreq_n_74),
        .empty_n_reg_1(fifo_wreq_n_127),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_0),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_3),
        .next_wreq(next_wreq),
        .\pout_reg[1]_0 (rs2f_wreq_valid),
        .\pout_reg[2]_0 (\pout_reg[2]_0 ),
        .push(push),
        .\q_reg[60]_0 (rs2f_wreq_data),
        .\q_reg[64]_0 ({fifo_wreq_data,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68}),
        .\q_reg[64]_1 (zero_len_event0),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[51] ({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_0),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0,first_sect_carry_i_5_n_0,first_sect_carry_i_6_n_0,first_sect_carry_i_7_n_0,first_sect_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0,first_sect_carry__0_i_5_n_0,first_sect_carry__0_i_6_n_0,first_sect_carry__0_i_7_n_0,first_sect_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[45] ),
        .I1(p_0_in_0[45]),
        .I2(p_0_in_0[46]),
        .I3(\sect_cnt_reg_n_0_[46] ),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in_0[47]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[42] ),
        .I1(p_0_in_0[42]),
        .I2(p_0_in_0[43]),
        .I3(\sect_cnt_reg_n_0_[43] ),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in_0[44]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[39] ),
        .I1(p_0_in_0[39]),
        .I2(p_0_in_0[40]),
        .I3(\sect_cnt_reg_n_0_[40] ),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in_0[41]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[36] ),
        .I1(p_0_in_0[36]),
        .I2(p_0_in_0[37]),
        .I3(\sect_cnt_reg_n_0_[37] ),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in_0[38]),
        .O(first_sect_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_5
       (.I0(\sect_cnt_reg_n_0_[33] ),
        .I1(p_0_in_0[33]),
        .I2(p_0_in_0[34]),
        .I3(\sect_cnt_reg_n_0_[34] ),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in_0[35]),
        .O(first_sect_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_6
       (.I0(\sect_cnt_reg_n_0_[30] ),
        .I1(p_0_in_0[30]),
        .I2(p_0_in_0[31]),
        .I3(\sect_cnt_reg_n_0_[31] ),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in_0[32]),
        .O(first_sect_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_7
       (.I0(\sect_cnt_reg_n_0_[27] ),
        .I1(p_0_in_0[27]),
        .I2(p_0_in_0[28]),
        .I3(\sect_cnt_reg_n_0_[28] ),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in_0[29]),
        .O(first_sect_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_8
       (.I0(\sect_cnt_reg_n_0_[24] ),
        .I1(p_0_in_0[24]),
        .I2(p_0_in_0[25]),
        .I3(\sect_cnt_reg_n_0_[25] ),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in_0[26]),
        .O(first_sect_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry__1_CO_UNCONNECTED[7:2],first_sect,first_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__1_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[48] ),
        .I1(p_0_in_0[48]),
        .I2(p_0_in_0[49]),
        .I3(\sect_cnt_reg_n_0_[49] ),
        .I4(\sect_cnt_reg_n_0_[50] ),
        .I5(p_0_in_0[50]),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[21] ),
        .I1(p_0_in_0[21]),
        .I2(p_0_in_0[22]),
        .I3(\sect_cnt_reg_n_0_[22] ),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in_0[23]),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[18] ),
        .I1(p_0_in_0[18]),
        .I2(p_0_in_0[19]),
        .I3(\sect_cnt_reg_n_0_[19] ),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in_0[20]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in_0[15]),
        .I2(p_0_in_0[16]),
        .I3(\sect_cnt_reg_n_0_[16] ),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in_0[12]),
        .I2(p_0_in_0[13]),
        .I3(\sect_cnt_reg_n_0_[13] ),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in_0[9]),
        .I2(p_0_in_0[10]),
        .I3(\sect_cnt_reg_n_0_[10] ),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(p_0_in_0[6]),
        .I2(p_0_in_0[7]),
        .I3(\sect_cnt_reg_n_0_[7] ),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in_0[3]),
        .I2(p_0_in_0[4]),
        .I3(\sect_cnt_reg_n_0_[4] ),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_8
       (.I0(\sect_cnt_reg_n_0_[0] ),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(\sect_cnt_reg_n_0_[1] ),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_8_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_127),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    \last_cnt[6]_i_1 
       (.I0(in[72]),
        .I1(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I2(\bus_equal_gen.len_cnt_reg[7]_0 ),
        .I3(p_8_in),
        .O(\bus_equal_gen.WLAST_Dummy_reg_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0,last_sect_carry_i_5_n_0,last_sect_carry_i_6_n_0,last_sect_carry_i_7_n_0,last_sect_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CI_TOP(1'b0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0,last_sect_carry__0_i_5_n_0,last_sect_carry__0_i_6_n_0,last_sect_carry__0_i_7_n_0,last_sect_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[45] ),
        .I1(p_0_in0_in[45]),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .I3(p_0_in0_in[46]),
        .I4(p_0_in0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[42] ),
        .I1(p_0_in0_in[42]),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .I3(p_0_in0_in[43]),
        .I4(p_0_in0_in[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[39] ),
        .I1(p_0_in0_in[39]),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .I3(p_0_in0_in[40]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[36] ),
        .I1(p_0_in0_in[36]),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in0_in[37]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(last_sect_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_5
       (.I0(\sect_cnt_reg_n_0_[33] ),
        .I1(p_0_in0_in[33]),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .I3(p_0_in0_in[34]),
        .I4(p_0_in0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(last_sect_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_6
       (.I0(\sect_cnt_reg_n_0_[30] ),
        .I1(p_0_in0_in[30]),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .I3(p_0_in0_in[31]),
        .I4(p_0_in0_in[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(last_sect_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_7
       (.I0(\sect_cnt_reg_n_0_[27] ),
        .I1(p_0_in0_in[27]),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .I3(p_0_in0_in[28]),
        .I4(p_0_in0_in[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(last_sect_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_8
       (.I0(\sect_cnt_reg_n_0_[24] ),
        .I1(p_0_in0_in[24]),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .I3(p_0_in0_in[25]),
        .I4(p_0_in0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(last_sect_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry__1_CO_UNCONNECTED[7:2],CO,last_sect_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fifo_wreq_n_4,fifo_wreq_n_5}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[21] ),
        .I1(p_0_in0_in[21]),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .I3(p_0_in0_in[22]),
        .I4(p_0_in0_in[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[18] ),
        .I1(p_0_in0_in[18]),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .I3(p_0_in0_in[19]),
        .I4(p_0_in0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in0_in[15]),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in0_in[16]),
        .I4(p_0_in0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in0_in[12]),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(p_0_in0_in[13]),
        .I4(p_0_in0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(last_sect_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(last_sect_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(last_sect_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_8
       (.I0(\sect_cnt_reg_n_0_[0] ),
        .I1(p_0_in0_in[0]),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(last_sect_carry_i_8_n_0));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp_reg_0),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(mOutPtr_reg[0]),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({mOutPtr_reg[7:1],buff_wdata_n_21}),
        .O({p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({buff_wdata_n_2,buff_wdata_n_3,buff_wdata_n_4,buff_wdata_n_5,buff_wdata_n_6,buff_wdata_n_7,buff_wdata_n_8,buff_wdata_n_9}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_p_0_out_carry__0_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[7:1],p_0_out_carry__0_n_15}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff_wdata_n_18}));
  LUT2 #(
    .INIT(4'h7)) 
    \pout[2]_i_2__0 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_2 ),
        .O(\could_multi_bursts.AWVALID_Dummy_reg_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice rs_wreq
       (.\FSM_sequential_state_reg[1]_0 (full_n_reg),
        .Q(\FSM_sequential_state_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[60]_0 (rs2f_wreq_data),
        .\data_p2_reg[60]_0 (\data_p2_reg[60] ),
        .\data_p2_reg[60]_1 (\data_p2_reg[60]_0 ),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_AWVALID(gmem_AWVALID),
        .push(push),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0]_0 (rs2f_wreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_resp_n_8));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(\sect_cnt_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] ,\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] ,\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] ,\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] ,\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_6,sect_cnt0_carry__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_126),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_116),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_115),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_114),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_113),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_112),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_111),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_110),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_109),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_108),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_107),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_125),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_106),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_105),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_104),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_103),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_102),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_101),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_100),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_99),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_98),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_97),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_124),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_96),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_95),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_94),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_93),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_92),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_91),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_90),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_89),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_88),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_87),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_123),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_86),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_85),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_84),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_83),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_82),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_81),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_80),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_79),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_78),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_77),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_122),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_76),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_75),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_121),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_120),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_119),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_118),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_74),
        .D(fifo_wreq_n_117),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .I2(\end_addr_buf_reg_n_0_[3] ),
        .I3(CO),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[4] ),
        .I1(\end_addr_buf_reg_n_0_[4] ),
        .I2(beat_len_buf[5]),
        .I3(CO),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[5] ),
        .I1(\end_addr_buf_reg_n_0_[5] ),
        .I2(beat_len_buf[5]),
        .I3(CO),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[6] ),
        .I1(\end_addr_buf_reg_n_0_[6] ),
        .I2(beat_len_buf[5]),
        .I3(CO),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[7] ),
        .I1(\end_addr_buf_reg_n_0_[7] ),
        .I2(beat_len_buf[5]),
        .I3(CO),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[8] ),
        .I1(\end_addr_buf_reg_n_0_[8] ),
        .I2(beat_len_buf[5]),
        .I3(CO),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[9] ),
        .I1(\end_addr_buf_reg_n_0_[9] ),
        .I2(beat_len_buf[5]),
        .I3(CO),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[10] ),
        .I1(\end_addr_buf_reg_n_0_[10] ),
        .I2(beat_len_buf[5]),
        .I3(CO),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_2 
       (.I0(\start_addr_buf_reg_n_0_[11] ),
        .I1(\end_addr_buf_reg_n_0_[11] ),
        .I2(beat_len_buf[5]),
        .I3(CO),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.sect_handling_reg_0 ),
        .D(\sect_len_buf[8]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in_0[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in_0[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in_0[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in_0[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in_0[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in_0[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in_0[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in_0[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in_0[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in_0[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in_0[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in_0[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in_0[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in_0[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in_0[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in_0[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in_0[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in_0[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in_0[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in_0[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in_0[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in_0[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in_0[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in_0[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in_0[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in_0[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in_0[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in_0[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in_0[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in_0[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in_0[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in_0[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_45),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_44),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_43),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_42),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_32),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_68),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_31),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_30),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_29),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_28),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_27),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_26),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_25),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_24),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_23),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_22),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_67),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_21),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_20),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_19),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_18),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_17),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_16),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_15),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_14),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_13),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_12),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_66),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_11),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_10),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_9),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_8),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_65),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_64),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_63),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_handling_reg_1),
        .Q(wreq_handling_reg_0),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    s_axis_TVALID_int_regslice,
    D,
    ap_rst_n_inv,
    ap_clk,
    s_axis_TREADY_int_regslice,
    s_axis_TVALID,
    \tmp_data_V_3_reg_337_reg[63] ,
    s_axis_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output s_axis_TVALID_int_regslice;
  output [63:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axis_TREADY_int_regslice;
  input s_axis_TVALID;
  input [63:0]\tmp_data_V_3_reg_337_reg[63] ;
  input [63:0]s_axis_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[10] ;
  wire \B_V_data_1_payload_A_reg_n_0_[11] ;
  wire \B_V_data_1_payload_A_reg_n_0_[12] ;
  wire \B_V_data_1_payload_A_reg_n_0_[13] ;
  wire \B_V_data_1_payload_A_reg_n_0_[14] ;
  wire \B_V_data_1_payload_A_reg_n_0_[15] ;
  wire \B_V_data_1_payload_A_reg_n_0_[16] ;
  wire \B_V_data_1_payload_A_reg_n_0_[17] ;
  wire \B_V_data_1_payload_A_reg_n_0_[18] ;
  wire \B_V_data_1_payload_A_reg_n_0_[19] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[20] ;
  wire \B_V_data_1_payload_A_reg_n_0_[21] ;
  wire \B_V_data_1_payload_A_reg_n_0_[22] ;
  wire \B_V_data_1_payload_A_reg_n_0_[23] ;
  wire \B_V_data_1_payload_A_reg_n_0_[24] ;
  wire \B_V_data_1_payload_A_reg_n_0_[25] ;
  wire \B_V_data_1_payload_A_reg_n_0_[26] ;
  wire \B_V_data_1_payload_A_reg_n_0_[27] ;
  wire \B_V_data_1_payload_A_reg_n_0_[28] ;
  wire \B_V_data_1_payload_A_reg_n_0_[29] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[30] ;
  wire \B_V_data_1_payload_A_reg_n_0_[31] ;
  wire \B_V_data_1_payload_A_reg_n_0_[32] ;
  wire \B_V_data_1_payload_A_reg_n_0_[33] ;
  wire \B_V_data_1_payload_A_reg_n_0_[34] ;
  wire \B_V_data_1_payload_A_reg_n_0_[35] ;
  wire \B_V_data_1_payload_A_reg_n_0_[36] ;
  wire \B_V_data_1_payload_A_reg_n_0_[37] ;
  wire \B_V_data_1_payload_A_reg_n_0_[38] ;
  wire \B_V_data_1_payload_A_reg_n_0_[39] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[40] ;
  wire \B_V_data_1_payload_A_reg_n_0_[41] ;
  wire \B_V_data_1_payload_A_reg_n_0_[42] ;
  wire \B_V_data_1_payload_A_reg_n_0_[43] ;
  wire \B_V_data_1_payload_A_reg_n_0_[44] ;
  wire \B_V_data_1_payload_A_reg_n_0_[45] ;
  wire \B_V_data_1_payload_A_reg_n_0_[46] ;
  wire \B_V_data_1_payload_A_reg_n_0_[47] ;
  wire \B_V_data_1_payload_A_reg_n_0_[48] ;
  wire \B_V_data_1_payload_A_reg_n_0_[49] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[50] ;
  wire \B_V_data_1_payload_A_reg_n_0_[51] ;
  wire \B_V_data_1_payload_A_reg_n_0_[52] ;
  wire \B_V_data_1_payload_A_reg_n_0_[53] ;
  wire \B_V_data_1_payload_A_reg_n_0_[54] ;
  wire \B_V_data_1_payload_A_reg_n_0_[55] ;
  wire \B_V_data_1_payload_A_reg_n_0_[56] ;
  wire \B_V_data_1_payload_A_reg_n_0_[57] ;
  wire \B_V_data_1_payload_A_reg_n_0_[58] ;
  wire \B_V_data_1_payload_A_reg_n_0_[59] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[60] ;
  wire \B_V_data_1_payload_A_reg_n_0_[61] ;
  wire \B_V_data_1_payload_A_reg_n_0_[62] ;
  wire \B_V_data_1_payload_A_reg_n_0_[63] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_A_reg_n_0_[8] ;
  wire \B_V_data_1_payload_A_reg_n_0_[9] ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[10] ;
  wire \B_V_data_1_payload_B_reg_n_0_[11] ;
  wire \B_V_data_1_payload_B_reg_n_0_[12] ;
  wire \B_V_data_1_payload_B_reg_n_0_[13] ;
  wire \B_V_data_1_payload_B_reg_n_0_[14] ;
  wire \B_V_data_1_payload_B_reg_n_0_[15] ;
  wire \B_V_data_1_payload_B_reg_n_0_[16] ;
  wire \B_V_data_1_payload_B_reg_n_0_[17] ;
  wire \B_V_data_1_payload_B_reg_n_0_[18] ;
  wire \B_V_data_1_payload_B_reg_n_0_[19] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[20] ;
  wire \B_V_data_1_payload_B_reg_n_0_[21] ;
  wire \B_V_data_1_payload_B_reg_n_0_[22] ;
  wire \B_V_data_1_payload_B_reg_n_0_[23] ;
  wire \B_V_data_1_payload_B_reg_n_0_[24] ;
  wire \B_V_data_1_payload_B_reg_n_0_[25] ;
  wire \B_V_data_1_payload_B_reg_n_0_[26] ;
  wire \B_V_data_1_payload_B_reg_n_0_[27] ;
  wire \B_V_data_1_payload_B_reg_n_0_[28] ;
  wire \B_V_data_1_payload_B_reg_n_0_[29] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[30] ;
  wire \B_V_data_1_payload_B_reg_n_0_[31] ;
  wire \B_V_data_1_payload_B_reg_n_0_[32] ;
  wire \B_V_data_1_payload_B_reg_n_0_[33] ;
  wire \B_V_data_1_payload_B_reg_n_0_[34] ;
  wire \B_V_data_1_payload_B_reg_n_0_[35] ;
  wire \B_V_data_1_payload_B_reg_n_0_[36] ;
  wire \B_V_data_1_payload_B_reg_n_0_[37] ;
  wire \B_V_data_1_payload_B_reg_n_0_[38] ;
  wire \B_V_data_1_payload_B_reg_n_0_[39] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[40] ;
  wire \B_V_data_1_payload_B_reg_n_0_[41] ;
  wire \B_V_data_1_payload_B_reg_n_0_[42] ;
  wire \B_V_data_1_payload_B_reg_n_0_[43] ;
  wire \B_V_data_1_payload_B_reg_n_0_[44] ;
  wire \B_V_data_1_payload_B_reg_n_0_[45] ;
  wire \B_V_data_1_payload_B_reg_n_0_[46] ;
  wire \B_V_data_1_payload_B_reg_n_0_[47] ;
  wire \B_V_data_1_payload_B_reg_n_0_[48] ;
  wire \B_V_data_1_payload_B_reg_n_0_[49] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[50] ;
  wire \B_V_data_1_payload_B_reg_n_0_[51] ;
  wire \B_V_data_1_payload_B_reg_n_0_[52] ;
  wire \B_V_data_1_payload_B_reg_n_0_[53] ;
  wire \B_V_data_1_payload_B_reg_n_0_[54] ;
  wire \B_V_data_1_payload_B_reg_n_0_[55] ;
  wire \B_V_data_1_payload_B_reg_n_0_[56] ;
  wire \B_V_data_1_payload_B_reg_n_0_[57] ;
  wire \B_V_data_1_payload_B_reg_n_0_[58] ;
  wire \B_V_data_1_payload_B_reg_n_0_[59] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[60] ;
  wire \B_V_data_1_payload_B_reg_n_0_[61] ;
  wire \B_V_data_1_payload_B_reg_n_0_[62] ;
  wire \B_V_data_1_payload_B_reg_n_0_[63] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[8] ;
  wire \B_V_data_1_payload_B_reg_n_0_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [63:0]D;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:0]s_axis_TDATA;
  wire s_axis_TREADY_int_regslice;
  wire s_axis_TVALID;
  wire s_axis_TVALID_int_regslice;
  wire [63:0]\tmp_data_V_3_reg_337_reg[63] ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1 
       (.I0(s_axis_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[32]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[33]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[34]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[35]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[36]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[37]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[38]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[39]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[40]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[41]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[42]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[43]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[44]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[45]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[46]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[47]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[48]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[49]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[50]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[51]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[52]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[53]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[54]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[55]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[56]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[57]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[58]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[59]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[60]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[61]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[62]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[63]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(s_axis_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[32]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[33]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[34]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[35]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[36]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[37]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[38]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[39]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[40]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[41]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[42]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[43]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[44]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[45]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[46]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[47]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[48]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[49]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[50]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[51]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[52]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[53]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[54]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[55]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[56]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[57]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[58]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[59]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[60]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[61]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[62]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[63]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(s_axis_TREADY_int_regslice),
        .I1(s_axis_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(s_axis_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h54540444)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(s_axis_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(s_axis_TREADY_int_regslice),
        .I4(s_axis_TVALID),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(s_axis_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(s_axis_TREADY_int_regslice),
        .I3(s_axis_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(s_axis_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[0]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [0]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[10]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [10]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[11]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [11]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[12]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [12]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[13]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [13]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[14]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [14]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[15]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [15]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[16]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [16]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[17]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [17]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[18]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [18]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[19]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [19]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[1]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [1]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[20]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [20]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[21]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [21]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[22]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [22]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[23]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [23]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[24]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [24]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[25]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [25]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[26]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [26]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[27]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [27]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[28]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [28]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[29]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [29]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[2]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [2]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[30]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [30]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[31]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [31]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[32]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [32]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[32] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[32] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[32]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[33]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [33]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[33] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[33] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[33]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[34]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [34]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[34] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[34] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[34]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[35]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [35]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[35] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[35] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[35]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[36]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [36]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[36] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[36] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[36]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[37]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [37]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[37] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[37] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[37]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[38]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [38]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[38] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[38] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[38]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[39]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [39]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[39] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[39] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[39]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[3]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [3]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[40]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [40]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[40] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[40] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[40]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[41]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [41]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[41] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[41] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[41]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[42]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [42]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[42] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[42] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[42]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[43]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [43]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[43] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[43] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[43]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[44]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [44]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[44] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[44] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[44]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[45]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [45]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[45] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[45] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[45]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[46]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [46]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[46] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[46] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[46]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[47]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [47]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[47] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[47] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[47]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[48]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [48]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[48] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[48] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[48]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[49]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [49]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[49] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[49] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[49]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[4]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [4]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[50]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [50]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[50] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[50] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[50]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[51]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [51]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[51] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[51] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[51]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[52]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [52]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[52] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[52] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[52]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[53]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [53]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[53] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[53] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[53]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[54]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [54]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[54] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[54] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[54]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[55]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [55]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[55] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[55] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[55]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[56]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [56]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[56] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[56] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[56]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[57]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [57]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[57] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[57] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[57]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[58]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [58]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[58] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[58] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[58]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[59]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [59]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[59] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[59] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[59]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[5]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [5]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[60]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [60]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[60] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[60] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[60]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[61]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [61]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[61] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[61] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[61]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[62]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [62]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[62] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[62] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[62]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[63]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [63]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[63] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[63] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[63]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[6]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [6]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[7]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [7]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[8]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [8]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \tmp_data_V_3_reg_337[9]_i_1 
       (.I0(\tmp_data_V_3_reg_337_reg[63] [9]),
        .I1(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I3(B_V_data_1_sel),
        .I4(s_axis_TVALID_int_regslice),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_trace_s2mm
   (full_n_reg,
    \FSM_onehot_rstate_reg[1] ,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2] ,
    \FSM_onehot_wstate_reg[1] ,
    s_axi_control_RVALID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWADDR,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WDATA,
    full_n_reg_0,
    s_axis_TREADY,
    s_axi_control_RDATA,
    interrupt,
    ap_clk,
    m_axi_gmem_RVALID,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    s_axis_TDATA,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axis_TVALID,
    s_axi_control_RREADY,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    ap_rst_n);
  output full_n_reg;
  output \FSM_onehot_rstate_reg[1] ;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WLAST;
  output m_axi_gmem_WVALID;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2] ;
  output \FSM_onehot_wstate_reg[1] ;
  output s_axi_control_RVALID;
  output [5:0]m_axi_gmem_AWLEN;
  output [60:0]m_axi_gmem_AWADDR;
  output [7:0]m_axi_gmem_WSTRB;
  output [63:0]m_axi_gmem_WDATA;
  output full_n_reg_0;
  output s_axis_TREADY;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input ap_clk;
  input m_axi_gmem_RVALID;
  input s_axi_control_ARVALID;
  input [6:0]s_axi_control_ARADDR;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input [63:0]s_axis_TDATA;
  input [6:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input s_axis_TVALID;
  input s_axi_control_RREADY;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input ap_rst_n;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire \FSM_onehot_rstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[2] ;
  wire WLAST_Dummy;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_rst_reg_1;
  wire ap_rst_reg_2;
  wire ap_rst_reg_2_i_1_n_0;
  wire ap_start;
  wire \bus_equal_gen.WLAST_Dummy_i_1_n_0 ;
  wire \bus_equal_gen.WVALID_Dummy_i_1_n_0 ;
  wire \bus_equal_gen.rdata_valid_t_i_1_n_0 ;
  wire \bus_read/beat_valid ;
  wire \bus_read/rdata_ack_t ;
  wire [1:0]\bus_read/rs_rdata/state__0 ;
  wire \bus_write/buff_wdata/push ;
  wire \bus_write/burst_valid ;
  wire \bus_write/bus_equal_gen.fifo_burst/pop0 ;
  wire \bus_write/bus_equal_gen.fifo_burst/push ;
  wire \bus_write/could_multi_bursts.last_loop__4 ;
  wire \bus_write/could_multi_bursts.next_loop ;
  wire \bus_write/data_valid ;
  wire \bus_write/fifo_resp_ready ;
  wire \bus_write/fifo_resp_to_user/p_10_in ;
  wire \bus_write/fifo_resp_to_user/push ;
  wire \bus_write/fifo_wreq/pop0 ;
  wire \bus_write/last_sect ;
  wire \bus_write/need_wrsp ;
  wire \bus_write/next_burst ;
  wire \bus_write/next_resp ;
  wire \bus_write/p_26_in ;
  wire \bus_write/rs2f_wreq_ack ;
  wire \bus_write/rs_wreq/load_p2 ;
  wire [1:0]\bus_write/rs_wreq/state__0 ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire [63:0]count;
  wire [63:0]count_read_reg_241;
  wire data_vld1__1;
  wire data_vld1__2;
  wire data_vld_i_1__0__0_n_0;
  wire data_vld_i_1__0_n_0;
  wire data_vld_i_1__1_n_0;
  wire data_vld_i_1__2_n_0;
  wire data_vld_i_1__3_n_0;
  wire dout_valid_i_1__0_n_0;
  wire dout_valid_i_1_n_0;
  wire [63:0]empty_22_fu_94_reg;
  wire [63:0]empty_25_reg_148;
  wire empty_25_reg_148_0;
  wire [63:0]empty_fu_94;
  wire empty_fu_940;
  wire empty_n_i_1__2_n_0;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_AWREADY;
  wire gmem_AWVALID;
  wire gmem_AWVALID1__0;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire gmem_WVALID;
  wire gmem_m_axi_U_n_10;
  wire gmem_m_axi_U_n_113;
  wire gmem_m_axi_U_n_114;
  wire gmem_m_axi_U_n_115;
  wire gmem_m_axi_U_n_117;
  wire gmem_m_axi_U_n_118;
  wire gmem_m_axi_U_n_119;
  wire gmem_m_axi_U_n_120;
  wire gmem_m_axi_U_n_121;
  wire gmem_m_axi_U_n_126;
  wire gmem_m_axi_U_n_18;
  wire gmem_m_axi_U_n_2;
  wire gmem_m_axi_U_n_20;
  wire gmem_m_axi_U_n_21;
  wire gmem_m_axi_U_n_29;
  wire gmem_m_axi_U_n_33;
  wire gmem_m_axi_U_n_34;
  wire gmem_m_axi_U_n_35;
  wire gmem_m_axi_U_n_4;
  wire gmem_m_axi_U_n_6;
  wire gmem_m_axi_U_n_7;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_start_reg;
  wire [60:0]grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_m_axi_gmem_AWADDR;
  wire [63:0]grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_m_axi_gmem_WDATA;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_n_141;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_n_142;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_n_66;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset;
  wire icmp_ln1057_fu_216_p2;
  wire interrupt;
  wire [60:0]m_axi_gmem_AWADDR;
  wire [5:0]m_axi_gmem_AWLEN;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [63:2]out_r;
  wire [63:2]out_read_reg_224;
  wire [63:0]p_loc_fu_102;
  wire p_loc_fu_1020;
  wire p_vld_reg_333_pp0_iter6_reg;
  wire reset_o_ap_vld;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [63:0]s_axis_TDATA;
  wire s_axis_TREADY;
  wire s_axis_TREADY_int_regslice;
  wire s_axis_TVALID;
  wire s_axis_TVALID_int_regslice;
  wire s_ready_t_i_1__0__0_n_0;
  wire s_ready_t_i_1__0_n_0;
  wire targetBlock_reg_252;
  wire [63:0]tmp_data_V_1_fu_86;
  wire [63:0]tmp_data_V_1_loc_fu_98;
  wire [63:0]tmp_data_V_3_fu_229_p3;
  wire [63:0]tmp_data_V_fu_90;
  wire wreq_handling_i_1_n_0;
  wire \wreq_throttle/req_fifo/pop0 ;
  wire [63:1]written;
  wire written_ap_vld;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_n_inv_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_1),
        .Q(ap_rst_n_inv),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2),
        .Q(ap_rst_reg_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_rst_reg_2_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_reg_2_i_1_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2_i_1_n_0),
        .Q(ap_rst_reg_2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(\bus_write/next_burst ),
        .I1(WVALID_Dummy),
        .I2(WREADY_Dummy),
        .I3(WLAST_Dummy),
        .O(\bus_equal_gen.WLAST_Dummy_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(WREADY_Dummy),
        .I1(WVALID_Dummy),
        .I2(\bus_write/data_valid ),
        .I3(\bus_write/burst_valid ),
        .O(\bus_equal_gen.WVALID_Dummy_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(\bus_read/beat_valid ),
        .I1(\bus_read/rdata_ack_t ),
        .I2(gmem_m_axi_U_n_29),
        .O(\bus_equal_gen.rdata_valid_t_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_control_s_axi control_s_axi_U
       (.CO(icmp_ln1057_fu_216_p2),
        .D(ap_NS_fsm[1:0]),
        .E(empty_fu_940),
        .\FSM_onehot_rstate_reg[1]_0 (\FSM_onehot_rstate_reg[1] ),
        .\FSM_onehot_wstate_reg[1]_0 (\FSM_onehot_wstate_reg[1] ),
        .\FSM_onehot_wstate_reg[2]_0 (\FSM_onehot_wstate_reg[2] ),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .SR(reset_o_ap_vld),
        .\ap_CS_fsm_reg[3] (empty_25_reg_148_0),
        .ap_clk(ap_clk),
        .ap_condition_pp0_exit_iter0_state2(ap_condition_pp0_exit_iter0_state2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .empty_22_fu_94_reg(empty_22_fu_94_reg[0]),
        .grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .\int_count_reg[63]_0 (count),
        .\int_out_r_reg[63]_0 (out_r),
        .\int_written_reg[0]_0 (written_ap_vld),
        .\int_written_reg[63]_0 (written),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .targetBlock_reg_252(targetBlock_reg_252));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(gmem_m_axi_U_n_21),
        .I1(\bus_write/could_multi_bursts.last_loop__4 ),
        .I2(\bus_write/could_multi_bursts.next_loop ),
        .I3(gmem_m_axi_U_n_20),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \count_read_reg_241_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[0]),
        .Q(count_read_reg_241[0]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[10]),
        .Q(count_read_reg_241[10]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[11]),
        .Q(count_read_reg_241[11]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[12]),
        .Q(count_read_reg_241[12]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[13]),
        .Q(count_read_reg_241[13]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[14]),
        .Q(count_read_reg_241[14]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[15]),
        .Q(count_read_reg_241[15]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[16]),
        .Q(count_read_reg_241[16]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[17]),
        .Q(count_read_reg_241[17]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[18]),
        .Q(count_read_reg_241[18]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[19]),
        .Q(count_read_reg_241[19]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[1]),
        .Q(count_read_reg_241[1]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[20]),
        .Q(count_read_reg_241[20]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[21]),
        .Q(count_read_reg_241[21]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[22]),
        .Q(count_read_reg_241[22]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[23]),
        .Q(count_read_reg_241[23]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[24]),
        .Q(count_read_reg_241[24]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[25]),
        .Q(count_read_reg_241[25]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[26]),
        .Q(count_read_reg_241[26]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[27]),
        .Q(count_read_reg_241[27]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[28]),
        .Q(count_read_reg_241[28]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[29]),
        .Q(count_read_reg_241[29]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[2]),
        .Q(count_read_reg_241[2]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[30]),
        .Q(count_read_reg_241[30]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[31]),
        .Q(count_read_reg_241[31]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[32]),
        .Q(count_read_reg_241[32]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[33]),
        .Q(count_read_reg_241[33]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[34]),
        .Q(count_read_reg_241[34]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[35]),
        .Q(count_read_reg_241[35]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[36]),
        .Q(count_read_reg_241[36]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[37]),
        .Q(count_read_reg_241[37]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[38]),
        .Q(count_read_reg_241[38]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[39]),
        .Q(count_read_reg_241[39]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[3]),
        .Q(count_read_reg_241[3]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[40]),
        .Q(count_read_reg_241[40]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[41]),
        .Q(count_read_reg_241[41]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[42]),
        .Q(count_read_reg_241[42]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[43]),
        .Q(count_read_reg_241[43]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[44]),
        .Q(count_read_reg_241[44]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[45]),
        .Q(count_read_reg_241[45]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[46]),
        .Q(count_read_reg_241[46]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[47]),
        .Q(count_read_reg_241[47]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[48]),
        .Q(count_read_reg_241[48]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[49]),
        .Q(count_read_reg_241[49]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[4]),
        .Q(count_read_reg_241[4]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[50]),
        .Q(count_read_reg_241[50]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[51]),
        .Q(count_read_reg_241[51]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[52]),
        .Q(count_read_reg_241[52]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[53]),
        .Q(count_read_reg_241[53]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[54]),
        .Q(count_read_reg_241[54]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[55]),
        .Q(count_read_reg_241[55]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[56]),
        .Q(count_read_reg_241[56]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[57]),
        .Q(count_read_reg_241[57]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[58]),
        .Q(count_read_reg_241[58]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[59]),
        .Q(count_read_reg_241[59]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[5]),
        .Q(count_read_reg_241[5]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[60]),
        .Q(count_read_reg_241[60]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[61]),
        .Q(count_read_reg_241[61]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[62]),
        .Q(count_read_reg_241[62]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[63]),
        .Q(count_read_reg_241[63]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[6]),
        .Q(count_read_reg_241[6]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[7]),
        .Q(count_read_reg_241[7]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[8]),
        .Q(count_read_reg_241[8]),
        .R(1'b0));
  FDRE \count_read_reg_241_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(count[9]),
        .Q(count_read_reg_241[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    data_vld_i_1__0
       (.I0(gmem_m_axi_U_n_115),
        .I1(gmem_m_axi_U_n_113),
        .I2(gmem_m_axi_U_n_114),
        .I3(\bus_write/bus_equal_gen.fifo_burst/pop0 ),
        .I4(gmem_m_axi_U_n_2),
        .I5(\bus_write/bus_equal_gen.fifo_burst/push ),
        .O(data_vld_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFEFF0000FFFFFFFF)) 
    data_vld_i_1__0__0
       (.I0(gmem_m_axi_U_n_120),
        .I1(gmem_m_axi_U_n_118),
        .I2(gmem_m_axi_U_n_119),
        .I3(\bus_write/fifo_wreq/pop0 ),
        .I4(gmem_m_axi_U_n_4),
        .I5(gmem_m_axi_U_n_121),
        .O(data_vld_i_1__0__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF20F020F020F0)) 
    data_vld_i_1__1
       (.I0(\bus_write/need_wrsp ),
        .I1(\bus_write/next_resp ),
        .I2(gmem_m_axi_U_n_6),
        .I3(data_vld1__2),
        .I4(\bus_write/fifo_resp_ready ),
        .I5(\bus_write/could_multi_bursts.next_loop ),
        .O(data_vld_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__2
       (.I0(gmem_m_axi_U_n_35),
        .I1(gmem_m_axi_U_n_33),
        .I2(gmem_m_axi_U_n_34),
        .I3(\bus_write/fifo_resp_to_user/p_10_in ),
        .I4(\bus_write/fifo_resp_to_user/push ),
        .I5(gmem_m_axi_U_n_18),
        .O(data_vld_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hFF4C4C4C)) 
    data_vld_i_1__3
       (.I0(\wreq_throttle/req_fifo/pop0 ),
        .I1(gmem_m_axi_U_n_10),
        .I2(data_vld1__1),
        .I3(AWREADY_Dummy),
        .I4(AWVALID_Dummy),
        .O(data_vld_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_valid_i_1
       (.I0(gmem_m_axi_U_n_117),
        .I1(WREADY_Dummy),
        .I2(WVALID_Dummy),
        .I3(\bus_write/data_valid ),
        .I4(\bus_write/burst_valid ),
        .O(dout_valid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    dout_valid_i_1__0
       (.I0(gmem_m_axi_U_n_126),
        .I1(\bus_read/beat_valid ),
        .I2(gmem_m_axi_U_n_29),
        .I3(\bus_read/rdata_ack_t ),
        .O(dout_valid_i_1__0_n_0));
  FDRE \empty_25_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[0]),
        .Q(empty_25_reg_148[0]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[10]),
        .Q(empty_25_reg_148[10]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[11]),
        .Q(empty_25_reg_148[11]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[12]),
        .Q(empty_25_reg_148[12]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[13]),
        .Q(empty_25_reg_148[13]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[14]),
        .Q(empty_25_reg_148[14]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[15]),
        .Q(empty_25_reg_148[15]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[16]),
        .Q(empty_25_reg_148[16]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[17]),
        .Q(empty_25_reg_148[17]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[18]),
        .Q(empty_25_reg_148[18]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[19]),
        .Q(empty_25_reg_148[19]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[1]),
        .Q(empty_25_reg_148[1]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[20]),
        .Q(empty_25_reg_148[20]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[21]),
        .Q(empty_25_reg_148[21]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[22]),
        .Q(empty_25_reg_148[22]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[23]),
        .Q(empty_25_reg_148[23]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[24]),
        .Q(empty_25_reg_148[24]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[25]),
        .Q(empty_25_reg_148[25]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[26]),
        .Q(empty_25_reg_148[26]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[27]),
        .Q(empty_25_reg_148[27]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[28]),
        .Q(empty_25_reg_148[28]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[29]),
        .Q(empty_25_reg_148[29]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[2]),
        .Q(empty_25_reg_148[2]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[30]),
        .Q(empty_25_reg_148[30]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[31]),
        .Q(empty_25_reg_148[31]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[32]),
        .Q(empty_25_reg_148[32]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[33]),
        .Q(empty_25_reg_148[33]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[34]),
        .Q(empty_25_reg_148[34]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[35]),
        .Q(empty_25_reg_148[35]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[36]),
        .Q(empty_25_reg_148[36]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[37]),
        .Q(empty_25_reg_148[37]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[38]),
        .Q(empty_25_reg_148[38]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[39]),
        .Q(empty_25_reg_148[39]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[3]),
        .Q(empty_25_reg_148[3]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[40]),
        .Q(empty_25_reg_148[40]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[41]),
        .Q(empty_25_reg_148[41]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[42]),
        .Q(empty_25_reg_148[42]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[43]),
        .Q(empty_25_reg_148[43]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[44]),
        .Q(empty_25_reg_148[44]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[45]),
        .Q(empty_25_reg_148[45]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[46]),
        .Q(empty_25_reg_148[46]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[47]),
        .Q(empty_25_reg_148[47]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[48]),
        .Q(empty_25_reg_148[48]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[49]),
        .Q(empty_25_reg_148[49]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[4]),
        .Q(empty_25_reg_148[4]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[50]),
        .Q(empty_25_reg_148[50]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[51]),
        .Q(empty_25_reg_148[51]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[52]),
        .Q(empty_25_reg_148[52]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[53]),
        .Q(empty_25_reg_148[53]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[54]),
        .Q(empty_25_reg_148[54]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[55]),
        .Q(empty_25_reg_148[55]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[56]),
        .Q(empty_25_reg_148[56]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[57]),
        .Q(empty_25_reg_148[57]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[58]),
        .Q(empty_25_reg_148[58]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[59]),
        .Q(empty_25_reg_148[59]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[5]),
        .Q(empty_25_reg_148[5]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[60]),
        .Q(empty_25_reg_148[60]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[61]),
        .Q(empty_25_reg_148[61]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[62]),
        .Q(empty_25_reg_148[62]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[63]),
        .Q(empty_25_reg_148[63]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[6]),
        .Q(empty_25_reg_148[6]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[7]),
        .Q(empty_25_reg_148[7]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[8]),
        .Q(empty_25_reg_148[8]),
        .R(empty_25_reg_148_0));
  FDRE \empty_25_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_loc_fu_102[9]),
        .Q(empty_25_reg_148[9]),
        .R(empty_25_reg_148_0));
  FDRE \empty_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[0]),
        .Q(empty_fu_94[0]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[10]),
        .Q(empty_fu_94[10]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[11] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[11]),
        .Q(empty_fu_94[11]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[12] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[12]),
        .Q(empty_fu_94[12]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[13] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[13]),
        .Q(empty_fu_94[13]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[14] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[14]),
        .Q(empty_fu_94[14]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[15] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[15]),
        .Q(empty_fu_94[15]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[16] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[16]),
        .Q(empty_fu_94[16]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[17] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[17]),
        .Q(empty_fu_94[17]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[18] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[18]),
        .Q(empty_fu_94[18]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[19] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[19]),
        .Q(empty_fu_94[19]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[1]),
        .Q(empty_fu_94[1]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[20] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[20]),
        .Q(empty_fu_94[20]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[21] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[21]),
        .Q(empty_fu_94[21]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[22] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[22]),
        .Q(empty_fu_94[22]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[23] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[23]),
        .Q(empty_fu_94[23]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[24] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[24]),
        .Q(empty_fu_94[24]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[25] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[25]),
        .Q(empty_fu_94[25]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[26] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[26]),
        .Q(empty_fu_94[26]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[27] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[27]),
        .Q(empty_fu_94[27]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[28] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[28]),
        .Q(empty_fu_94[28]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[29] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[29]),
        .Q(empty_fu_94[29]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[2]),
        .Q(empty_fu_94[2]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[30] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[30]),
        .Q(empty_fu_94[30]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[31] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[31]),
        .Q(empty_fu_94[31]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[32] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[32]),
        .Q(empty_fu_94[32]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[33] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[33]),
        .Q(empty_fu_94[33]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[34] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[34]),
        .Q(empty_fu_94[34]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[35] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[35]),
        .Q(empty_fu_94[35]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[36] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[36]),
        .Q(empty_fu_94[36]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[37] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[37]),
        .Q(empty_fu_94[37]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[38] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[38]),
        .Q(empty_fu_94[38]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[39] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[39]),
        .Q(empty_fu_94[39]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[3]),
        .Q(empty_fu_94[3]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[40] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[40]),
        .Q(empty_fu_94[40]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[41] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[41]),
        .Q(empty_fu_94[41]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[42] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[42]),
        .Q(empty_fu_94[42]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[43] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[43]),
        .Q(empty_fu_94[43]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[44] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[44]),
        .Q(empty_fu_94[44]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[45] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[45]),
        .Q(empty_fu_94[45]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[46] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[46]),
        .Q(empty_fu_94[46]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[47] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[47]),
        .Q(empty_fu_94[47]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[48] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[48]),
        .Q(empty_fu_94[48]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[49] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[49]),
        .Q(empty_fu_94[49]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[4]),
        .Q(empty_fu_94[4]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[50] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[50]),
        .Q(empty_fu_94[50]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[51] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[51]),
        .Q(empty_fu_94[51]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[52] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[52]),
        .Q(empty_fu_94[52]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[53] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[53]),
        .Q(empty_fu_94[53]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[54] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[54]),
        .Q(empty_fu_94[54]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[55] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[55]),
        .Q(empty_fu_94[55]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[56] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[56]),
        .Q(empty_fu_94[56]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[57] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[57]),
        .Q(empty_fu_94[57]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[58] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[58]),
        .Q(empty_fu_94[58]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[59] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[59]),
        .Q(empty_fu_94[59]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[5]),
        .Q(empty_fu_94[5]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[60] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[60]),
        .Q(empty_fu_94[60]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[61] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[61]),
        .Q(empty_fu_94[61]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[62] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[62]),
        .Q(empty_fu_94[62]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[63] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[63]),
        .Q(empty_fu_94[63]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[6]),
        .Q(empty_fu_94[6]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[7]),
        .Q(empty_fu_94[7]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[8]),
        .Q(empty_fu_94[8]),
        .R(reset_o_ap_vld));
  FDRE \empty_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(empty_25_reg_148[9]),
        .Q(empty_fu_94[9]),
        .R(reset_o_ap_vld));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    empty_n_i_1__2
       (.I0(gmem_m_axi_U_n_18),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_n_66),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(gmem_AWVALID1__0),
        .I4(p_vld_reg_333_pp0_iter6_reg),
        .I5(gmem_BVALID),
        .O(empty_n_i_1__2_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi gmem_m_axi_U
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .CO(\bus_write/last_sect ),
        .E(\bus_write/buff_wdata/push ),
        .\FSM_sequential_state_reg[1] (\bus_write/rs_wreq/state__0 ),
        .\FSM_sequential_state_reg[1]_0 (\bus_read/rs_rdata/state__0 ),
        .Q({gmem_m_axi_U_n_33,gmem_m_axi_U_n_34,gmem_m_axi_U_n_35}),
        .WLAST_Dummy(WLAST_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(\bus_read/beat_valid ),
        .burst_valid(\bus_write/burst_valid ),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.WLAST_Dummy_i_1_n_0 ),
        .\bus_equal_gen.WVALID_Dummy_reg (\bus_equal_gen.WVALID_Dummy_i_1_n_0 ),
        .\bus_equal_gen.rdata_valid_t_reg (gmem_m_axi_U_n_29),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_i_1_n_0 ),
        .\could_multi_bursts.last_loop__4 (\bus_write/could_multi_bursts.last_loop__4 ),
        .\could_multi_bursts.next_loop (\bus_write/could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (gmem_m_axi_U_n_21),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_i_1_n_0 ),
        .\data_p1_reg[69] ({m_axi_gmem_AWLEN,m_axi_gmem_AWADDR}),
        .\data_p2_reg[60] (grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_m_axi_gmem_AWADDR),
        .\data_p2_reg[60]_0 (\bus_write/rs_wreq/load_p2 ),
        .data_valid(\bus_write/data_valid ),
        .data_vld1__1(data_vld1__1),
        .data_vld1__2(data_vld1__2),
        .data_vld_reg(gmem_m_axi_U_n_2),
        .data_vld_reg_0(gmem_m_axi_U_n_4),
        .data_vld_reg_1(gmem_m_axi_U_n_6),
        .data_vld_reg_2(gmem_m_axi_U_n_10),
        .data_vld_reg_3(gmem_m_axi_U_n_18),
        .data_vld_reg_4(data_vld_i_1__0_n_0),
        .data_vld_reg_5(data_vld_i_1__0__0_n_0),
        .data_vld_reg_6(data_vld_i_1__1_n_0),
        .data_vld_reg_7(data_vld_i_1__2_n_0),
        .data_vld_reg_8(data_vld_i_1__3_n_0),
        .dout_valid_reg(dout_valid_i_1_n_0),
        .dout_valid_reg_0(dout_valid_i_1__0_n_0),
        .empty_n_reg(gmem_m_axi_U_n_117),
        .empty_n_reg_0(gmem_m_axi_U_n_126),
        .empty_n_reg_1(empty_n_i_1__2_n_0),
        .empty_n_reg_2({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .fifo_resp_ready(\bus_write/fifo_resp_ready ),
        .fifo_wreq_valid_buf_reg(gmem_m_axi_U_n_7),
        .full_n_reg(full_n_reg_0),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(gmem_m_axi_U_n_121),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_AWVALID1__0(gmem_AWVALID1__0),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .gmem_WVALID(gmem_WVALID),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .need_wrsp(\bus_write/need_wrsp ),
        .next_burst(\bus_write/next_burst ),
        .next_resp(\bus_write/next_resp ),
        .p_10_in(\bus_write/fifo_resp_to_user/p_10_in ),
        .p_26_in(\bus_write/p_26_in ),
        .pop0(\bus_write/bus_equal_gen.fifo_burst/pop0 ),
        .pop0_0(\bus_write/fifo_wreq/pop0 ),
        .pop0_1(\wreq_throttle/req_fifo/pop0 ),
        .\pout_reg[2] ({gmem_m_axi_U_n_113,gmem_m_axi_U_n_114,gmem_m_axi_U_n_115}),
        .\pout_reg[2]_0 ({gmem_m_axi_U_n_118,gmem_m_axi_U_n_119,gmem_m_axi_U_n_120}),
        .push(\bus_write/fifo_resp_to_user/push ),
        .push_2(\bus_write/bus_equal_gen.fifo_burst/push ),
        .\q_reg[72] ({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .\q_tmp_reg[63] (grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_m_axi_gmem_WDATA),
        .rdata_ack_t(\bus_read/rdata_ack_t ),
        .rs2f_wreq_ack(\bus_write/rs2f_wreq_ack ),
        .s_ready_t_reg(s_ready_t_i_1__0_n_0),
        .s_ready_t_reg_0(s_ready_t_i_1__0__0_n_0),
        .wreq_handling_reg(gmem_m_axi_U_n_20),
        .wreq_handling_reg_0(wreq_handling_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_trace_s2mm_Pipeline_VITIS_LOOP_39_2 grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159
       (.CO(icmp_ln1057_fu_216_p2),
        .D(tmp_data_V_3_fu_229_p3),
        .E(\bus_write/buff_wdata/push ),
        .Q(out_read_reg_224),
        .\UnifiedRetVal_reg_177_reg[0]_0 (grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_n_141),
        .\ap_CS_fsm_reg[0]_0 (written),
        .\ap_CS_fsm_reg[1]_0 (grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_n_142),
        .\ap_CS_fsm_reg[2]_0 (written_ap_vld),
        .\ap_CS_fsm_reg[2]_1 (p_loc_fu_1020),
        .\ap_CS_fsm_reg[2]_2 (ap_NS_fsm[3:2]),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_condition_pp0_exit_iter0_state2(ap_condition_pp0_exit_iter0_state2),
        .ap_enable_reg_pp0_iter7_reg_0(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_n_66),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .empty_22_fu_94_reg(empty_22_fu_94_reg),
        .\empty_22_fu_94_reg[63]_0 (empty_fu_94),
        .full_n_reg(gmem_m_axi_U_n_18),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_AWVALID1__0(gmem_AWVALID1__0),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .gmem_WVALID(gmem_WVALID),
        .grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_start_reg(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_start_reg),
        .grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .icmp_ln1057_fu_216_p2_carry__2_0(count_read_reg_241),
        .\int_written_reg[0] ({ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .p_10_in(\bus_write/fifo_resp_to_user/p_10_in ),
        .p_vld_reg_333_pp0_iter6_reg(p_vld_reg_333_pp0_iter6_reg),
        .s_axis_TREADY_int_regslice(s_axis_TREADY_int_regslice),
        .s_axis_TVALID_int_regslice(s_axis_TVALID_int_regslice),
        .s_ready_t_reg(\bus_write/rs_wreq/load_p2 ),
        .targetBlock_reg_252(targetBlock_reg_252),
        .\tmp_data_V_1_fu_86_reg[63]_0 (tmp_data_V_1_fu_86),
        .\tmp_data_V_1_fu_86_reg[63]_1 (tmp_data_V_fu_90),
        .\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 (grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_m_axi_gmem_WDATA),
        .\trunc_ln_reg_342_reg[60]_0 (grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_m_axi_gmem_AWADDR));
  FDRE #(
    .INIT(1'b0)) 
    grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_n_142),
        .Q(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \out_read_reg_224_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[10]),
        .Q(out_read_reg_224[10]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[11]),
        .Q(out_read_reg_224[11]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[12]),
        .Q(out_read_reg_224[12]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[13]),
        .Q(out_read_reg_224[13]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[14]),
        .Q(out_read_reg_224[14]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[15]),
        .Q(out_read_reg_224[15]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[16]),
        .Q(out_read_reg_224[16]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[17]),
        .Q(out_read_reg_224[17]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[18]),
        .Q(out_read_reg_224[18]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[19]),
        .Q(out_read_reg_224[19]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[20]),
        .Q(out_read_reg_224[20]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[21]),
        .Q(out_read_reg_224[21]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[22]),
        .Q(out_read_reg_224[22]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[23]),
        .Q(out_read_reg_224[23]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[24]),
        .Q(out_read_reg_224[24]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[25]),
        .Q(out_read_reg_224[25]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[26]),
        .Q(out_read_reg_224[26]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[27]),
        .Q(out_read_reg_224[27]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[28]),
        .Q(out_read_reg_224[28]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[29]),
        .Q(out_read_reg_224[29]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[2]),
        .Q(out_read_reg_224[2]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[30]),
        .Q(out_read_reg_224[30]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[31]),
        .Q(out_read_reg_224[31]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[32]),
        .Q(out_read_reg_224[32]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[33]),
        .Q(out_read_reg_224[33]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[34]),
        .Q(out_read_reg_224[34]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[35]),
        .Q(out_read_reg_224[35]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[36]),
        .Q(out_read_reg_224[36]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[37]),
        .Q(out_read_reg_224[37]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[38]),
        .Q(out_read_reg_224[38]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[39]),
        .Q(out_read_reg_224[39]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[3]),
        .Q(out_read_reg_224[3]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[40]),
        .Q(out_read_reg_224[40]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[41]),
        .Q(out_read_reg_224[41]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[42]),
        .Q(out_read_reg_224[42]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[43]),
        .Q(out_read_reg_224[43]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[44]),
        .Q(out_read_reg_224[44]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[45]),
        .Q(out_read_reg_224[45]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[46]),
        .Q(out_read_reg_224[46]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[47]),
        .Q(out_read_reg_224[47]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[48]),
        .Q(out_read_reg_224[48]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[49]),
        .Q(out_read_reg_224[49]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[4]),
        .Q(out_read_reg_224[4]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[50]),
        .Q(out_read_reg_224[50]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[51]),
        .Q(out_read_reg_224[51]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[52]),
        .Q(out_read_reg_224[52]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[53]),
        .Q(out_read_reg_224[53]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[54]),
        .Q(out_read_reg_224[54]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[55]),
        .Q(out_read_reg_224[55]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[56]),
        .Q(out_read_reg_224[56]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[57]),
        .Q(out_read_reg_224[57]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[58]),
        .Q(out_read_reg_224[58]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[59]),
        .Q(out_read_reg_224[59]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[5]),
        .Q(out_read_reg_224[5]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[60]),
        .Q(out_read_reg_224[60]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[61]),
        .Q(out_read_reg_224[61]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[62]),
        .Q(out_read_reg_224[62]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[63]),
        .Q(out_read_reg_224[63]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[6]),
        .Q(out_read_reg_224[6]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[7]),
        .Q(out_read_reg_224[7]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[8]),
        .Q(out_read_reg_224[8]),
        .R(1'b0));
  FDRE \out_read_reg_224_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out_r[9]),
        .Q(out_read_reg_224[9]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[0]),
        .Q(p_loc_fu_102[0]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[10]),
        .Q(p_loc_fu_102[10]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[11]),
        .Q(p_loc_fu_102[11]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[12] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[12]),
        .Q(p_loc_fu_102[12]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[13] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[13]),
        .Q(p_loc_fu_102[13]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[14] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[14]),
        .Q(p_loc_fu_102[14]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[15] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[15]),
        .Q(p_loc_fu_102[15]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[16] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[16]),
        .Q(p_loc_fu_102[16]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[17] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[17]),
        .Q(p_loc_fu_102[17]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[18] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[18]),
        .Q(p_loc_fu_102[18]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[19] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[19]),
        .Q(p_loc_fu_102[19]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[1]),
        .Q(p_loc_fu_102[1]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[20] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[20]),
        .Q(p_loc_fu_102[20]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[21] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[21]),
        .Q(p_loc_fu_102[21]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[22] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[22]),
        .Q(p_loc_fu_102[22]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[23] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[23]),
        .Q(p_loc_fu_102[23]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[24] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[24]),
        .Q(p_loc_fu_102[24]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[25] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[25]),
        .Q(p_loc_fu_102[25]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[26] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[26]),
        .Q(p_loc_fu_102[26]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[27] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[27]),
        .Q(p_loc_fu_102[27]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[28] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[28]),
        .Q(p_loc_fu_102[28]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[29] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[29]),
        .Q(p_loc_fu_102[29]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[2]),
        .Q(p_loc_fu_102[2]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[30] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[30]),
        .Q(p_loc_fu_102[30]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[31] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[31]),
        .Q(p_loc_fu_102[31]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[32] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[32]),
        .Q(p_loc_fu_102[32]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[33] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[33]),
        .Q(p_loc_fu_102[33]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[34] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[34]),
        .Q(p_loc_fu_102[34]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[35] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[35]),
        .Q(p_loc_fu_102[35]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[36] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[36]),
        .Q(p_loc_fu_102[36]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[37] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[37]),
        .Q(p_loc_fu_102[37]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[38] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[38]),
        .Q(p_loc_fu_102[38]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[39] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[39]),
        .Q(p_loc_fu_102[39]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[3]),
        .Q(p_loc_fu_102[3]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[40] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[40]),
        .Q(p_loc_fu_102[40]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[41] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[41]),
        .Q(p_loc_fu_102[41]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[42] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[42]),
        .Q(p_loc_fu_102[42]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[43] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[43]),
        .Q(p_loc_fu_102[43]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[44] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[44]),
        .Q(p_loc_fu_102[44]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[45] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[45]),
        .Q(p_loc_fu_102[45]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[46] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[46]),
        .Q(p_loc_fu_102[46]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[47] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[47]),
        .Q(p_loc_fu_102[47]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[48] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[48]),
        .Q(p_loc_fu_102[48]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[49] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[49]),
        .Q(p_loc_fu_102[49]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[4]),
        .Q(p_loc_fu_102[4]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[50] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[50]),
        .Q(p_loc_fu_102[50]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[51] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[51]),
        .Q(p_loc_fu_102[51]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[52] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[52]),
        .Q(p_loc_fu_102[52]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[53] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[53]),
        .Q(p_loc_fu_102[53]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[54] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[54]),
        .Q(p_loc_fu_102[54]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[55] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[55]),
        .Q(p_loc_fu_102[55]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[56] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[56]),
        .Q(p_loc_fu_102[56]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[57] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[57]),
        .Q(p_loc_fu_102[57]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[58] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[58]),
        .Q(p_loc_fu_102[58]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[59] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[59]),
        .Q(p_loc_fu_102[59]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[5]),
        .Q(p_loc_fu_102[5]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[60] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[60]),
        .Q(p_loc_fu_102[60]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[61] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[61]),
        .Q(p_loc_fu_102[61]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[62] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[62]),
        .Q(p_loc_fu_102[62]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[63] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[63]),
        .Q(p_loc_fu_102[63]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[6]),
        .Q(p_loc_fu_102[6]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[7]),
        .Q(p_loc_fu_102[7]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[8]),
        .Q(p_loc_fu_102[8]),
        .R(1'b0));
  FDRE \p_loc_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(empty_22_fu_94_reg[9]),
        .Q(p_loc_fu_102[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_regslice_both regslice_both_s_axis_V_data_V_U
       (.\B_V_data_1_state_reg[1]_0 (s_axis_TREADY),
        .D(tmp_data_V_3_fu_229_p3),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .s_axis_TDATA(s_axis_TDATA),
        .s_axis_TREADY_int_regslice(s_axis_TREADY_int_regslice),
        .s_axis_TVALID(s_axis_TVALID),
        .s_axis_TVALID_int_regslice(s_axis_TVALID_int_regslice),
        .\tmp_data_V_3_reg_337_reg[63] (tmp_data_V_1_fu_86));
  LUT5 #(
    .INIT(32'hF5D1F5F1)) 
    s_ready_t_i_1__0
       (.I0(\bus_write/rs_wreq/state__0 [1]),
        .I1(\bus_write/rs_wreq/state__0 [0]),
        .I2(gmem_AWREADY),
        .I3(\bus_write/rs2f_wreq_ack ),
        .I4(gmem_AWVALID),
        .O(s_ready_t_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hF705)) 
    s_ready_t_i_1__0__0
       (.I0(\bus_read/rs_rdata/state__0 [1]),
        .I1(gmem_m_axi_U_n_29),
        .I2(\bus_read/rs_rdata/state__0 [0]),
        .I3(\bus_read/rdata_ack_t ),
        .O(s_ready_t_i_1__0__0_n_0));
  FDRE \targetBlock_reg_252_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_n_141),
        .Q(targetBlock_reg_252),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[0]),
        .Q(tmp_data_V_1_loc_fu_98[0]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[10]),
        .Q(tmp_data_V_1_loc_fu_98[10]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[11]),
        .Q(tmp_data_V_1_loc_fu_98[11]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[12]),
        .Q(tmp_data_V_1_loc_fu_98[12]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[13]),
        .Q(tmp_data_V_1_loc_fu_98[13]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[14]),
        .Q(tmp_data_V_1_loc_fu_98[14]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[15]),
        .Q(tmp_data_V_1_loc_fu_98[15]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[16]),
        .Q(tmp_data_V_1_loc_fu_98[16]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[17]),
        .Q(tmp_data_V_1_loc_fu_98[17]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[18]),
        .Q(tmp_data_V_1_loc_fu_98[18]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[19]),
        .Q(tmp_data_V_1_loc_fu_98[19]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[1]),
        .Q(tmp_data_V_1_loc_fu_98[1]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[20]),
        .Q(tmp_data_V_1_loc_fu_98[20]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[21]),
        .Q(tmp_data_V_1_loc_fu_98[21]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[22]),
        .Q(tmp_data_V_1_loc_fu_98[22]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[23]),
        .Q(tmp_data_V_1_loc_fu_98[23]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[24] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[24]),
        .Q(tmp_data_V_1_loc_fu_98[24]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[25] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[25]),
        .Q(tmp_data_V_1_loc_fu_98[25]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[26] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[26]),
        .Q(tmp_data_V_1_loc_fu_98[26]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[27] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[27]),
        .Q(tmp_data_V_1_loc_fu_98[27]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[28] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[28]),
        .Q(tmp_data_V_1_loc_fu_98[28]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[29] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[29]),
        .Q(tmp_data_V_1_loc_fu_98[29]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[2]),
        .Q(tmp_data_V_1_loc_fu_98[2]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[30] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[30]),
        .Q(tmp_data_V_1_loc_fu_98[30]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[31] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[31]),
        .Q(tmp_data_V_1_loc_fu_98[31]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[32] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[32]),
        .Q(tmp_data_V_1_loc_fu_98[32]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[33] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[33]),
        .Q(tmp_data_V_1_loc_fu_98[33]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[34] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[34]),
        .Q(tmp_data_V_1_loc_fu_98[34]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[35] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[35]),
        .Q(tmp_data_V_1_loc_fu_98[35]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[36] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[36]),
        .Q(tmp_data_V_1_loc_fu_98[36]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[37] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[37]),
        .Q(tmp_data_V_1_loc_fu_98[37]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[38] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[38]),
        .Q(tmp_data_V_1_loc_fu_98[38]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[39] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[39]),
        .Q(tmp_data_V_1_loc_fu_98[39]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[3]),
        .Q(tmp_data_V_1_loc_fu_98[3]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[40] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[40]),
        .Q(tmp_data_V_1_loc_fu_98[40]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[41] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[41]),
        .Q(tmp_data_V_1_loc_fu_98[41]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[42] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[42]),
        .Q(tmp_data_V_1_loc_fu_98[42]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[43] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[43]),
        .Q(tmp_data_V_1_loc_fu_98[43]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[44] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[44]),
        .Q(tmp_data_V_1_loc_fu_98[44]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[45] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[45]),
        .Q(tmp_data_V_1_loc_fu_98[45]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[46] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[46]),
        .Q(tmp_data_V_1_loc_fu_98[46]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[47] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[47]),
        .Q(tmp_data_V_1_loc_fu_98[47]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[48] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[48]),
        .Q(tmp_data_V_1_loc_fu_98[48]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[49] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[49]),
        .Q(tmp_data_V_1_loc_fu_98[49]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[4]),
        .Q(tmp_data_V_1_loc_fu_98[4]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[50] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[50]),
        .Q(tmp_data_V_1_loc_fu_98[50]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[51] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[51]),
        .Q(tmp_data_V_1_loc_fu_98[51]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[52] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[52]),
        .Q(tmp_data_V_1_loc_fu_98[52]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[53] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[53]),
        .Q(tmp_data_V_1_loc_fu_98[53]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[54] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[54]),
        .Q(tmp_data_V_1_loc_fu_98[54]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[55] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[55]),
        .Q(tmp_data_V_1_loc_fu_98[55]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[56] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[56]),
        .Q(tmp_data_V_1_loc_fu_98[56]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[57] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[57]),
        .Q(tmp_data_V_1_loc_fu_98[57]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[58] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[58]),
        .Q(tmp_data_V_1_loc_fu_98[58]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[59] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[59]),
        .Q(tmp_data_V_1_loc_fu_98[59]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[5]),
        .Q(tmp_data_V_1_loc_fu_98[5]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[60] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[60]),
        .Q(tmp_data_V_1_loc_fu_98[60]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[61] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[61]),
        .Q(tmp_data_V_1_loc_fu_98[61]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[62] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[62]),
        .Q(tmp_data_V_1_loc_fu_98[62]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[63] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[63]),
        .Q(tmp_data_V_1_loc_fu_98[63]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[6]),
        .Q(tmp_data_V_1_loc_fu_98[6]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[7]),
        .Q(tmp_data_V_1_loc_fu_98[7]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[8]),
        .Q(tmp_data_V_1_loc_fu_98[8]),
        .R(1'b0));
  FDRE \tmp_data_V_1_loc_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(p_loc_fu_1020),
        .D(tmp_data_V_1_fu_86[9]),
        .Q(tmp_data_V_1_loc_fu_98[9]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[0]),
        .Q(tmp_data_V_fu_90[0]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[10] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[10]),
        .Q(tmp_data_V_fu_90[10]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[11] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[11]),
        .Q(tmp_data_V_fu_90[11]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[12] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[12]),
        .Q(tmp_data_V_fu_90[12]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[13] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[13]),
        .Q(tmp_data_V_fu_90[13]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[14] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[14]),
        .Q(tmp_data_V_fu_90[14]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[15] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[15]),
        .Q(tmp_data_V_fu_90[15]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[16] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[16]),
        .Q(tmp_data_V_fu_90[16]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[17] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[17]),
        .Q(tmp_data_V_fu_90[17]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[18] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[18]),
        .Q(tmp_data_V_fu_90[18]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[19] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[19]),
        .Q(tmp_data_V_fu_90[19]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[1]),
        .Q(tmp_data_V_fu_90[1]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[20] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[20]),
        .Q(tmp_data_V_fu_90[20]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[21] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[21]),
        .Q(tmp_data_V_fu_90[21]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[22] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[22]),
        .Q(tmp_data_V_fu_90[22]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[23] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[23]),
        .Q(tmp_data_V_fu_90[23]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[24] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[24]),
        .Q(tmp_data_V_fu_90[24]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[25] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[25]),
        .Q(tmp_data_V_fu_90[25]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[26] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[26]),
        .Q(tmp_data_V_fu_90[26]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[27] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[27]),
        .Q(tmp_data_V_fu_90[27]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[28] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[28]),
        .Q(tmp_data_V_fu_90[28]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[29] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[29]),
        .Q(tmp_data_V_fu_90[29]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[2]),
        .Q(tmp_data_V_fu_90[2]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[30] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[30]),
        .Q(tmp_data_V_fu_90[30]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[31] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[31]),
        .Q(tmp_data_V_fu_90[31]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[32] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[32]),
        .Q(tmp_data_V_fu_90[32]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[33] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[33]),
        .Q(tmp_data_V_fu_90[33]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[34] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[34]),
        .Q(tmp_data_V_fu_90[34]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[35] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[35]),
        .Q(tmp_data_V_fu_90[35]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[36] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[36]),
        .Q(tmp_data_V_fu_90[36]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[37] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[37]),
        .Q(tmp_data_V_fu_90[37]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[38] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[38]),
        .Q(tmp_data_V_fu_90[38]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[39] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[39]),
        .Q(tmp_data_V_fu_90[39]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[3]),
        .Q(tmp_data_V_fu_90[3]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[40] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[40]),
        .Q(tmp_data_V_fu_90[40]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[41] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[41]),
        .Q(tmp_data_V_fu_90[41]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[42] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[42]),
        .Q(tmp_data_V_fu_90[42]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[43] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[43]),
        .Q(tmp_data_V_fu_90[43]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[44] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[44]),
        .Q(tmp_data_V_fu_90[44]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[45] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[45]),
        .Q(tmp_data_V_fu_90[45]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[46] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[46]),
        .Q(tmp_data_V_fu_90[46]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[47] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[47]),
        .Q(tmp_data_V_fu_90[47]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[48] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[48]),
        .Q(tmp_data_V_fu_90[48]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[49] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[49]),
        .Q(tmp_data_V_fu_90[49]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[4]),
        .Q(tmp_data_V_fu_90[4]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[50] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[50]),
        .Q(tmp_data_V_fu_90[50]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[51] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[51]),
        .Q(tmp_data_V_fu_90[51]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[52] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[52]),
        .Q(tmp_data_V_fu_90[52]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[53] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[53]),
        .Q(tmp_data_V_fu_90[53]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[54] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[54]),
        .Q(tmp_data_V_fu_90[54]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[55] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[55]),
        .Q(tmp_data_V_fu_90[55]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[56] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[56]),
        .Q(tmp_data_V_fu_90[56]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[57] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[57]),
        .Q(tmp_data_V_fu_90[57]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[58] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[58]),
        .Q(tmp_data_V_fu_90[58]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[59] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[59]),
        .Q(tmp_data_V_fu_90[59]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[5]),
        .Q(tmp_data_V_fu_90[5]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[60] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[60]),
        .Q(tmp_data_V_fu_90[60]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[61] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[61]),
        .Q(tmp_data_V_fu_90[61]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[62] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[62]),
        .Q(tmp_data_V_fu_90[62]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[63] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[63]),
        .Q(tmp_data_V_fu_90[63]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[6]),
        .Q(tmp_data_V_fu_90[6]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[7]),
        .Q(tmp_data_V_fu_90[7]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[8]),
        .Q(tmp_data_V_fu_90[8]),
        .R(1'b0));
  FDRE \tmp_data_V_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(empty_fu_940),
        .D(tmp_data_V_1_loc_fu_98[9]),
        .Q(tmp_data_V_fu_90[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(gmem_m_axi_U_n_20),
        .I1(\bus_write/p_26_in ),
        .I2(\bus_write/last_sect ),
        .I3(gmem_m_axi_U_n_7),
        .O(wreq_handling_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_trace_s2mm_Pipeline_VITIS_LOOP_39_2
   (p_vld_reg_333_pp0_iter6_reg,
    empty_22_fu_94_reg,
    CO,
    ap_enable_reg_pp0_iter7_reg_0,
    s_ready_t_reg,
    gmem_AWVALID,
    E,
    gmem_WVALID,
    p_10_in,
    ap_block_pp0_stage0_11001__0,
    s_axis_TREADY_int_regslice,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \UnifiedRetVal_reg_177_reg[0]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    \trunc_ln_reg_342_reg[60]_0 ,
    \tmp_data_V_1_fu_86_reg[63]_0 ,
    \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 ,
    ap_clk,
    ap_rst_n_inv,
    s_axis_TVALID_int_regslice,
    Q,
    \empty_22_fu_94_reg[63]_0 ,
    gmem_AWREADY,
    gmem_WREADY,
    gmem_BVALID,
    gmem_AWVALID1__0,
    full_n_reg,
    grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset,
    \tmp_data_V_1_fu_86_reg[63]_1 ,
    D,
    ap_condition_pp0_exit_iter0_state2,
    grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_start_reg,
    \int_written_reg[0] ,
    ap_start,
    targetBlock_reg_252,
    icmp_ln1057_fu_216_p2_carry__2_0);
  output p_vld_reg_333_pp0_iter6_reg;
  output [63:0]empty_22_fu_94_reg;
  output [0:0]CO;
  output ap_enable_reg_pp0_iter7_reg_0;
  output [0:0]s_ready_t_reg;
  output gmem_AWVALID;
  output [0:0]E;
  output gmem_WVALID;
  output p_10_in;
  output ap_block_pp0_stage0_11001__0;
  output s_axis_TREADY_int_regslice;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [62:0]\ap_CS_fsm_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[2]_1 ;
  output [1:0]\ap_CS_fsm_reg[2]_2 ;
  output \UnifiedRetVal_reg_177_reg[0]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [60:0]\trunc_ln_reg_342_reg[60]_0 ;
  output [63:0]\tmp_data_V_1_fu_86_reg[63]_0 ;
  output [63:0]\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input s_axis_TVALID_int_regslice;
  input [61:0]Q;
  input [63:0]\empty_22_fu_94_reg[63]_0 ;
  input gmem_AWREADY;
  input gmem_WREADY;
  input gmem_BVALID;
  input gmem_AWVALID1__0;
  input full_n_reg;
  input grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset;
  input [63:0]\tmp_data_V_1_fu_86_reg[63]_1 ;
  input [63:0]D;
  input ap_condition_pp0_exit_iter0_state2;
  input grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_start_reg;
  input [3:0]\int_written_reg[0] ;
  input ap_start;
  input targetBlock_reg_252;
  input [63:0]icmp_ln1057_fu_216_p2_carry__2_0;

  wire \B_V_data_1_state[1]_i_3_n_0 ;
  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]E;
  wire [61:0]Q;
  wire UnifiedRetVal_reg_177;
  wire \UnifiedRetVal_reg_177[0]_i_1_n_0 ;
  wire \UnifiedRetVal_reg_177_reg[0]_0 ;
  wire add_ln47_fu_243_p2_carry__0_i_1_n_0;
  wire add_ln47_fu_243_p2_carry__0_i_2_n_0;
  wire add_ln47_fu_243_p2_carry__0_i_3_n_0;
  wire add_ln47_fu_243_p2_carry__0_i_4_n_0;
  wire add_ln47_fu_243_p2_carry__0_i_5_n_0;
  wire add_ln47_fu_243_p2_carry__0_i_6_n_0;
  wire add_ln47_fu_243_p2_carry__0_i_7_n_0;
  wire add_ln47_fu_243_p2_carry__0_i_8_n_0;
  wire add_ln47_fu_243_p2_carry__0_n_0;
  wire add_ln47_fu_243_p2_carry__0_n_1;
  wire add_ln47_fu_243_p2_carry__0_n_2;
  wire add_ln47_fu_243_p2_carry__0_n_3;
  wire add_ln47_fu_243_p2_carry__0_n_4;
  wire add_ln47_fu_243_p2_carry__0_n_5;
  wire add_ln47_fu_243_p2_carry__0_n_6;
  wire add_ln47_fu_243_p2_carry__0_n_7;
  wire add_ln47_fu_243_p2_carry__1_i_1_n_0;
  wire add_ln47_fu_243_p2_carry__1_i_2_n_0;
  wire add_ln47_fu_243_p2_carry__1_i_3_n_0;
  wire add_ln47_fu_243_p2_carry__1_i_4_n_0;
  wire add_ln47_fu_243_p2_carry__1_i_5_n_0;
  wire add_ln47_fu_243_p2_carry__1_i_6_n_0;
  wire add_ln47_fu_243_p2_carry__1_i_7_n_0;
  wire add_ln47_fu_243_p2_carry__1_i_8_n_0;
  wire add_ln47_fu_243_p2_carry__1_n_0;
  wire add_ln47_fu_243_p2_carry__1_n_1;
  wire add_ln47_fu_243_p2_carry__1_n_2;
  wire add_ln47_fu_243_p2_carry__1_n_3;
  wire add_ln47_fu_243_p2_carry__1_n_4;
  wire add_ln47_fu_243_p2_carry__1_n_5;
  wire add_ln47_fu_243_p2_carry__1_n_6;
  wire add_ln47_fu_243_p2_carry__1_n_7;
  wire add_ln47_fu_243_p2_carry__2_i_1_n_0;
  wire add_ln47_fu_243_p2_carry__2_i_2_n_0;
  wire add_ln47_fu_243_p2_carry__2_i_3_n_0;
  wire add_ln47_fu_243_p2_carry__2_i_4_n_0;
  wire add_ln47_fu_243_p2_carry__2_i_5_n_0;
  wire add_ln47_fu_243_p2_carry__2_i_6_n_0;
  wire add_ln47_fu_243_p2_carry__2_i_7_n_0;
  wire add_ln47_fu_243_p2_carry__2_i_8_n_0;
  wire add_ln47_fu_243_p2_carry__2_n_0;
  wire add_ln47_fu_243_p2_carry__2_n_1;
  wire add_ln47_fu_243_p2_carry__2_n_2;
  wire add_ln47_fu_243_p2_carry__2_n_3;
  wire add_ln47_fu_243_p2_carry__2_n_4;
  wire add_ln47_fu_243_p2_carry__2_n_5;
  wire add_ln47_fu_243_p2_carry__2_n_6;
  wire add_ln47_fu_243_p2_carry__2_n_7;
  wire add_ln47_fu_243_p2_carry__3_i_1_n_0;
  wire add_ln47_fu_243_p2_carry__3_i_2_n_0;
  wire add_ln47_fu_243_p2_carry__3_i_3_n_0;
  wire add_ln47_fu_243_p2_carry__3_i_4_n_0;
  wire add_ln47_fu_243_p2_carry__3_i_5_n_0;
  wire add_ln47_fu_243_p2_carry__3_i_6_n_0;
  wire add_ln47_fu_243_p2_carry__3_i_7_n_0;
  wire add_ln47_fu_243_p2_carry__3_i_8_n_0;
  wire add_ln47_fu_243_p2_carry__3_n_0;
  wire add_ln47_fu_243_p2_carry__3_n_1;
  wire add_ln47_fu_243_p2_carry__3_n_2;
  wire add_ln47_fu_243_p2_carry__3_n_3;
  wire add_ln47_fu_243_p2_carry__3_n_4;
  wire add_ln47_fu_243_p2_carry__3_n_5;
  wire add_ln47_fu_243_p2_carry__3_n_6;
  wire add_ln47_fu_243_p2_carry__3_n_7;
  wire add_ln47_fu_243_p2_carry__4_i_1_n_0;
  wire add_ln47_fu_243_p2_carry__4_i_2_n_0;
  wire add_ln47_fu_243_p2_carry__4_i_3_n_0;
  wire add_ln47_fu_243_p2_carry__4_i_4_n_0;
  wire add_ln47_fu_243_p2_carry__4_i_5_n_0;
  wire add_ln47_fu_243_p2_carry__4_i_6_n_0;
  wire add_ln47_fu_243_p2_carry__4_i_7_n_0;
  wire add_ln47_fu_243_p2_carry__4_i_8_n_0;
  wire add_ln47_fu_243_p2_carry__4_n_0;
  wire add_ln47_fu_243_p2_carry__4_n_1;
  wire add_ln47_fu_243_p2_carry__4_n_2;
  wire add_ln47_fu_243_p2_carry__4_n_3;
  wire add_ln47_fu_243_p2_carry__4_n_4;
  wire add_ln47_fu_243_p2_carry__4_n_5;
  wire add_ln47_fu_243_p2_carry__4_n_6;
  wire add_ln47_fu_243_p2_carry__4_n_7;
  wire add_ln47_fu_243_p2_carry__5_i_1_n_0;
  wire add_ln47_fu_243_p2_carry__5_i_2_n_0;
  wire add_ln47_fu_243_p2_carry__5_i_3_n_0;
  wire add_ln47_fu_243_p2_carry__5_i_4_n_0;
  wire add_ln47_fu_243_p2_carry__5_i_5_n_0;
  wire add_ln47_fu_243_p2_carry__5_i_6_n_0;
  wire add_ln47_fu_243_p2_carry__5_i_7_n_0;
  wire add_ln47_fu_243_p2_carry__5_i_8_n_0;
  wire add_ln47_fu_243_p2_carry__5_n_0;
  wire add_ln47_fu_243_p2_carry__5_n_1;
  wire add_ln47_fu_243_p2_carry__5_n_2;
  wire add_ln47_fu_243_p2_carry__5_n_3;
  wire add_ln47_fu_243_p2_carry__5_n_4;
  wire add_ln47_fu_243_p2_carry__5_n_5;
  wire add_ln47_fu_243_p2_carry__5_n_6;
  wire add_ln47_fu_243_p2_carry__5_n_7;
  wire add_ln47_fu_243_p2_carry__6_i_1_n_0;
  wire add_ln47_fu_243_p2_carry__6_i_2_n_0;
  wire add_ln47_fu_243_p2_carry__6_i_3_n_0;
  wire add_ln47_fu_243_p2_carry__6_i_4_n_0;
  wire add_ln47_fu_243_p2_carry__6_i_5_n_0;
  wire add_ln47_fu_243_p2_carry__6_i_6_n_0;
  wire add_ln47_fu_243_p2_carry__6_n_3;
  wire add_ln47_fu_243_p2_carry__6_n_4;
  wire add_ln47_fu_243_p2_carry__6_n_5;
  wire add_ln47_fu_243_p2_carry__6_n_6;
  wire add_ln47_fu_243_p2_carry__6_n_7;
  wire add_ln47_fu_243_p2_carry_i_1_n_0;
  wire add_ln47_fu_243_p2_carry_i_2_n_0;
  wire add_ln47_fu_243_p2_carry_i_3_n_0;
  wire add_ln47_fu_243_p2_carry_i_4_n_0;
  wire add_ln47_fu_243_p2_carry_i_5_n_0;
  wire add_ln47_fu_243_p2_carry_i_6_n_0;
  wire add_ln47_fu_243_p2_carry_i_7_n_0;
  wire add_ln47_fu_243_p2_carry_n_0;
  wire add_ln47_fu_243_p2_carry_n_1;
  wire add_ln47_fu_243_p2_carry_n_2;
  wire add_ln47_fu_243_p2_carry_n_3;
  wire add_ln47_fu_243_p2_carry_n_4;
  wire add_ln47_fu_243_p2_carry_n_5;
  wire add_ln47_fu_243_p2_carry_n_6;
  wire add_ln47_fu_243_p2_carry_n_7;
  wire [63:1]add_ln870_fu_258_p2;
  wire add_ln870_fu_258_p2_carry__0_n_0;
  wire add_ln870_fu_258_p2_carry__0_n_1;
  wire add_ln870_fu_258_p2_carry__0_n_2;
  wire add_ln870_fu_258_p2_carry__0_n_3;
  wire add_ln870_fu_258_p2_carry__0_n_4;
  wire add_ln870_fu_258_p2_carry__0_n_5;
  wire add_ln870_fu_258_p2_carry__0_n_6;
  wire add_ln870_fu_258_p2_carry__0_n_7;
  wire add_ln870_fu_258_p2_carry__1_n_0;
  wire add_ln870_fu_258_p2_carry__1_n_1;
  wire add_ln870_fu_258_p2_carry__1_n_2;
  wire add_ln870_fu_258_p2_carry__1_n_3;
  wire add_ln870_fu_258_p2_carry__1_n_4;
  wire add_ln870_fu_258_p2_carry__1_n_5;
  wire add_ln870_fu_258_p2_carry__1_n_6;
  wire add_ln870_fu_258_p2_carry__1_n_7;
  wire add_ln870_fu_258_p2_carry__2_n_0;
  wire add_ln870_fu_258_p2_carry__2_n_1;
  wire add_ln870_fu_258_p2_carry__2_n_2;
  wire add_ln870_fu_258_p2_carry__2_n_3;
  wire add_ln870_fu_258_p2_carry__2_n_4;
  wire add_ln870_fu_258_p2_carry__2_n_5;
  wire add_ln870_fu_258_p2_carry__2_n_6;
  wire add_ln870_fu_258_p2_carry__2_n_7;
  wire add_ln870_fu_258_p2_carry__3_n_0;
  wire add_ln870_fu_258_p2_carry__3_n_1;
  wire add_ln870_fu_258_p2_carry__3_n_2;
  wire add_ln870_fu_258_p2_carry__3_n_3;
  wire add_ln870_fu_258_p2_carry__3_n_4;
  wire add_ln870_fu_258_p2_carry__3_n_5;
  wire add_ln870_fu_258_p2_carry__3_n_6;
  wire add_ln870_fu_258_p2_carry__3_n_7;
  wire add_ln870_fu_258_p2_carry__4_n_0;
  wire add_ln870_fu_258_p2_carry__4_n_1;
  wire add_ln870_fu_258_p2_carry__4_n_2;
  wire add_ln870_fu_258_p2_carry__4_n_3;
  wire add_ln870_fu_258_p2_carry__4_n_4;
  wire add_ln870_fu_258_p2_carry__4_n_5;
  wire add_ln870_fu_258_p2_carry__4_n_6;
  wire add_ln870_fu_258_p2_carry__4_n_7;
  wire add_ln870_fu_258_p2_carry__5_n_0;
  wire add_ln870_fu_258_p2_carry__5_n_1;
  wire add_ln870_fu_258_p2_carry__5_n_2;
  wire add_ln870_fu_258_p2_carry__5_n_3;
  wire add_ln870_fu_258_p2_carry__5_n_4;
  wire add_ln870_fu_258_p2_carry__5_n_5;
  wire add_ln870_fu_258_p2_carry__5_n_6;
  wire add_ln870_fu_258_p2_carry__5_n_7;
  wire add_ln870_fu_258_p2_carry__6_n_2;
  wire add_ln870_fu_258_p2_carry__6_n_3;
  wire add_ln870_fu_258_p2_carry__6_n_4;
  wire add_ln870_fu_258_p2_carry__6_n_5;
  wire add_ln870_fu_258_p2_carry__6_n_6;
  wire add_ln870_fu_258_p2_carry__6_n_7;
  wire add_ln870_fu_258_p2_carry_n_0;
  wire add_ln870_fu_258_p2_carry_n_1;
  wire add_ln870_fu_258_p2_carry_n_2;
  wire add_ln870_fu_258_p2_carry_n_3;
  wire add_ln870_fu_258_p2_carry_n_4;
  wire add_ln870_fu_258_p2_carry_n_5;
  wire add_ln870_fu_258_p2_carry_n_6;
  wire add_ln870_fu_258_p2_carry_n_7;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [62:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire [1:0]\ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm121_out__2;
  wire ap_NS_fsm412_out__1;
  wire ap_NS_fsm4__1;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7_i_1_n_0;
  wire ap_enable_reg_pp0_iter7_reg_0;
  wire [0:0]ap_exit_tran_regpp0;
  wire \ap_exit_tran_regpp0[0]_i_1_n_0 ;
  wire ap_return_preg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \empty_22_fu_94[0]_i_10_n_0 ;
  wire \empty_22_fu_94[0]_i_11_n_0 ;
  wire \empty_22_fu_94[0]_i_1_n_0 ;
  wire \empty_22_fu_94[0]_i_3_n_0 ;
  wire \empty_22_fu_94[0]_i_4_n_0 ;
  wire \empty_22_fu_94[0]_i_5_n_0 ;
  wire \empty_22_fu_94[0]_i_6_n_0 ;
  wire \empty_22_fu_94[0]_i_7_n_0 ;
  wire \empty_22_fu_94[0]_i_8_n_0 ;
  wire \empty_22_fu_94[0]_i_9_n_0 ;
  wire \empty_22_fu_94[16]_i_2_n_0 ;
  wire \empty_22_fu_94[16]_i_3_n_0 ;
  wire \empty_22_fu_94[16]_i_4_n_0 ;
  wire \empty_22_fu_94[16]_i_5_n_0 ;
  wire \empty_22_fu_94[16]_i_6_n_0 ;
  wire \empty_22_fu_94[16]_i_7_n_0 ;
  wire \empty_22_fu_94[16]_i_8_n_0 ;
  wire \empty_22_fu_94[16]_i_9_n_0 ;
  wire \empty_22_fu_94[24]_i_2_n_0 ;
  wire \empty_22_fu_94[24]_i_3_n_0 ;
  wire \empty_22_fu_94[24]_i_4_n_0 ;
  wire \empty_22_fu_94[24]_i_5_n_0 ;
  wire \empty_22_fu_94[24]_i_6_n_0 ;
  wire \empty_22_fu_94[24]_i_7_n_0 ;
  wire \empty_22_fu_94[24]_i_8_n_0 ;
  wire \empty_22_fu_94[24]_i_9_n_0 ;
  wire \empty_22_fu_94[32]_i_2_n_0 ;
  wire \empty_22_fu_94[32]_i_3_n_0 ;
  wire \empty_22_fu_94[32]_i_4_n_0 ;
  wire \empty_22_fu_94[32]_i_5_n_0 ;
  wire \empty_22_fu_94[32]_i_6_n_0 ;
  wire \empty_22_fu_94[32]_i_7_n_0 ;
  wire \empty_22_fu_94[32]_i_8_n_0 ;
  wire \empty_22_fu_94[32]_i_9_n_0 ;
  wire \empty_22_fu_94[40]_i_2_n_0 ;
  wire \empty_22_fu_94[40]_i_3_n_0 ;
  wire \empty_22_fu_94[40]_i_4_n_0 ;
  wire \empty_22_fu_94[40]_i_5_n_0 ;
  wire \empty_22_fu_94[40]_i_6_n_0 ;
  wire \empty_22_fu_94[40]_i_7_n_0 ;
  wire \empty_22_fu_94[40]_i_8_n_0 ;
  wire \empty_22_fu_94[40]_i_9_n_0 ;
  wire \empty_22_fu_94[48]_i_2_n_0 ;
  wire \empty_22_fu_94[48]_i_3_n_0 ;
  wire \empty_22_fu_94[48]_i_4_n_0 ;
  wire \empty_22_fu_94[48]_i_5_n_0 ;
  wire \empty_22_fu_94[48]_i_6_n_0 ;
  wire \empty_22_fu_94[48]_i_7_n_0 ;
  wire \empty_22_fu_94[48]_i_8_n_0 ;
  wire \empty_22_fu_94[48]_i_9_n_0 ;
  wire \empty_22_fu_94[56]_i_2_n_0 ;
  wire \empty_22_fu_94[56]_i_3_n_0 ;
  wire \empty_22_fu_94[56]_i_4_n_0 ;
  wire \empty_22_fu_94[56]_i_5_n_0 ;
  wire \empty_22_fu_94[56]_i_6_n_0 ;
  wire \empty_22_fu_94[56]_i_7_n_0 ;
  wire \empty_22_fu_94[56]_i_8_n_0 ;
  wire \empty_22_fu_94[56]_i_9_n_0 ;
  wire \empty_22_fu_94[8]_i_2_n_0 ;
  wire \empty_22_fu_94[8]_i_3_n_0 ;
  wire \empty_22_fu_94[8]_i_4_n_0 ;
  wire \empty_22_fu_94[8]_i_5_n_0 ;
  wire \empty_22_fu_94[8]_i_6_n_0 ;
  wire \empty_22_fu_94[8]_i_7_n_0 ;
  wire \empty_22_fu_94[8]_i_8_n_0 ;
  wire \empty_22_fu_94[8]_i_9_n_0 ;
  wire [63:0]empty_22_fu_94_reg;
  wire \empty_22_fu_94_reg[0]_i_2_n_0 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_1 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_10 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_11 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_12 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_13 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_14 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_15 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_2 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_3 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_4 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_5 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_6 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_7 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_8 ;
  wire \empty_22_fu_94_reg[0]_i_2_n_9 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_0 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_1 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_10 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_11 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_12 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_13 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_14 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_15 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_2 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_3 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_4 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_5 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_6 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_7 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_8 ;
  wire \empty_22_fu_94_reg[16]_i_1_n_9 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_0 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_1 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_10 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_11 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_12 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_13 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_14 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_15 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_2 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_3 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_4 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_5 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_6 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_7 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_8 ;
  wire \empty_22_fu_94_reg[24]_i_1_n_9 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_0 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_1 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_10 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_11 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_12 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_13 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_14 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_15 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_2 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_3 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_4 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_5 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_6 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_7 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_8 ;
  wire \empty_22_fu_94_reg[32]_i_1_n_9 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_0 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_1 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_10 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_11 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_12 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_13 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_14 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_15 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_2 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_3 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_4 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_5 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_6 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_7 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_8 ;
  wire \empty_22_fu_94_reg[40]_i_1_n_9 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_0 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_1 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_10 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_11 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_12 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_13 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_14 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_15 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_2 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_3 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_4 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_5 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_6 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_7 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_8 ;
  wire \empty_22_fu_94_reg[48]_i_1_n_9 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_1 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_10 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_11 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_12 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_13 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_14 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_15 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_2 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_3 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_4 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_5 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_6 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_7 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_8 ;
  wire \empty_22_fu_94_reg[56]_i_1_n_9 ;
  wire [63:0]\empty_22_fu_94_reg[63]_0 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_0 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_1 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_10 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_11 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_12 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_13 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_14 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_15 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_2 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_3 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_4 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_5 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_6 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_7 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_8 ;
  wire \empty_22_fu_94_reg[8]_i_1_n_9 ;
  wire full_n_reg;
  wire gmem_AWREADY;
  wire gmem_AWVALID;
  wire gmem_AWVALID1__0;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire gmem_WVALID;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_ready;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_return;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_start_reg;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset;
  wire grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld;
  wire \i_V_fu_90[0]_i_4_n_0 ;
  wire [63:0]i_V_fu_90_reg;
  wire \i_V_fu_90_reg[0]_i_3_n_0 ;
  wire \i_V_fu_90_reg[0]_i_3_n_1 ;
  wire \i_V_fu_90_reg[0]_i_3_n_10 ;
  wire \i_V_fu_90_reg[0]_i_3_n_11 ;
  wire \i_V_fu_90_reg[0]_i_3_n_12 ;
  wire \i_V_fu_90_reg[0]_i_3_n_13 ;
  wire \i_V_fu_90_reg[0]_i_3_n_14 ;
  wire \i_V_fu_90_reg[0]_i_3_n_15 ;
  wire \i_V_fu_90_reg[0]_i_3_n_2 ;
  wire \i_V_fu_90_reg[0]_i_3_n_3 ;
  wire \i_V_fu_90_reg[0]_i_3_n_4 ;
  wire \i_V_fu_90_reg[0]_i_3_n_5 ;
  wire \i_V_fu_90_reg[0]_i_3_n_6 ;
  wire \i_V_fu_90_reg[0]_i_3_n_7 ;
  wire \i_V_fu_90_reg[0]_i_3_n_8 ;
  wire \i_V_fu_90_reg[0]_i_3_n_9 ;
  wire \i_V_fu_90_reg[16]_i_1_n_0 ;
  wire \i_V_fu_90_reg[16]_i_1_n_1 ;
  wire \i_V_fu_90_reg[16]_i_1_n_10 ;
  wire \i_V_fu_90_reg[16]_i_1_n_11 ;
  wire \i_V_fu_90_reg[16]_i_1_n_12 ;
  wire \i_V_fu_90_reg[16]_i_1_n_13 ;
  wire \i_V_fu_90_reg[16]_i_1_n_14 ;
  wire \i_V_fu_90_reg[16]_i_1_n_15 ;
  wire \i_V_fu_90_reg[16]_i_1_n_2 ;
  wire \i_V_fu_90_reg[16]_i_1_n_3 ;
  wire \i_V_fu_90_reg[16]_i_1_n_4 ;
  wire \i_V_fu_90_reg[16]_i_1_n_5 ;
  wire \i_V_fu_90_reg[16]_i_1_n_6 ;
  wire \i_V_fu_90_reg[16]_i_1_n_7 ;
  wire \i_V_fu_90_reg[16]_i_1_n_8 ;
  wire \i_V_fu_90_reg[16]_i_1_n_9 ;
  wire \i_V_fu_90_reg[24]_i_1_n_0 ;
  wire \i_V_fu_90_reg[24]_i_1_n_1 ;
  wire \i_V_fu_90_reg[24]_i_1_n_10 ;
  wire \i_V_fu_90_reg[24]_i_1_n_11 ;
  wire \i_V_fu_90_reg[24]_i_1_n_12 ;
  wire \i_V_fu_90_reg[24]_i_1_n_13 ;
  wire \i_V_fu_90_reg[24]_i_1_n_14 ;
  wire \i_V_fu_90_reg[24]_i_1_n_15 ;
  wire \i_V_fu_90_reg[24]_i_1_n_2 ;
  wire \i_V_fu_90_reg[24]_i_1_n_3 ;
  wire \i_V_fu_90_reg[24]_i_1_n_4 ;
  wire \i_V_fu_90_reg[24]_i_1_n_5 ;
  wire \i_V_fu_90_reg[24]_i_1_n_6 ;
  wire \i_V_fu_90_reg[24]_i_1_n_7 ;
  wire \i_V_fu_90_reg[24]_i_1_n_8 ;
  wire \i_V_fu_90_reg[24]_i_1_n_9 ;
  wire \i_V_fu_90_reg[32]_i_1_n_0 ;
  wire \i_V_fu_90_reg[32]_i_1_n_1 ;
  wire \i_V_fu_90_reg[32]_i_1_n_10 ;
  wire \i_V_fu_90_reg[32]_i_1_n_11 ;
  wire \i_V_fu_90_reg[32]_i_1_n_12 ;
  wire \i_V_fu_90_reg[32]_i_1_n_13 ;
  wire \i_V_fu_90_reg[32]_i_1_n_14 ;
  wire \i_V_fu_90_reg[32]_i_1_n_15 ;
  wire \i_V_fu_90_reg[32]_i_1_n_2 ;
  wire \i_V_fu_90_reg[32]_i_1_n_3 ;
  wire \i_V_fu_90_reg[32]_i_1_n_4 ;
  wire \i_V_fu_90_reg[32]_i_1_n_5 ;
  wire \i_V_fu_90_reg[32]_i_1_n_6 ;
  wire \i_V_fu_90_reg[32]_i_1_n_7 ;
  wire \i_V_fu_90_reg[32]_i_1_n_8 ;
  wire \i_V_fu_90_reg[32]_i_1_n_9 ;
  wire \i_V_fu_90_reg[40]_i_1_n_0 ;
  wire \i_V_fu_90_reg[40]_i_1_n_1 ;
  wire \i_V_fu_90_reg[40]_i_1_n_10 ;
  wire \i_V_fu_90_reg[40]_i_1_n_11 ;
  wire \i_V_fu_90_reg[40]_i_1_n_12 ;
  wire \i_V_fu_90_reg[40]_i_1_n_13 ;
  wire \i_V_fu_90_reg[40]_i_1_n_14 ;
  wire \i_V_fu_90_reg[40]_i_1_n_15 ;
  wire \i_V_fu_90_reg[40]_i_1_n_2 ;
  wire \i_V_fu_90_reg[40]_i_1_n_3 ;
  wire \i_V_fu_90_reg[40]_i_1_n_4 ;
  wire \i_V_fu_90_reg[40]_i_1_n_5 ;
  wire \i_V_fu_90_reg[40]_i_1_n_6 ;
  wire \i_V_fu_90_reg[40]_i_1_n_7 ;
  wire \i_V_fu_90_reg[40]_i_1_n_8 ;
  wire \i_V_fu_90_reg[40]_i_1_n_9 ;
  wire \i_V_fu_90_reg[48]_i_1_n_0 ;
  wire \i_V_fu_90_reg[48]_i_1_n_1 ;
  wire \i_V_fu_90_reg[48]_i_1_n_10 ;
  wire \i_V_fu_90_reg[48]_i_1_n_11 ;
  wire \i_V_fu_90_reg[48]_i_1_n_12 ;
  wire \i_V_fu_90_reg[48]_i_1_n_13 ;
  wire \i_V_fu_90_reg[48]_i_1_n_14 ;
  wire \i_V_fu_90_reg[48]_i_1_n_15 ;
  wire \i_V_fu_90_reg[48]_i_1_n_2 ;
  wire \i_V_fu_90_reg[48]_i_1_n_3 ;
  wire \i_V_fu_90_reg[48]_i_1_n_4 ;
  wire \i_V_fu_90_reg[48]_i_1_n_5 ;
  wire \i_V_fu_90_reg[48]_i_1_n_6 ;
  wire \i_V_fu_90_reg[48]_i_1_n_7 ;
  wire \i_V_fu_90_reg[48]_i_1_n_8 ;
  wire \i_V_fu_90_reg[48]_i_1_n_9 ;
  wire \i_V_fu_90_reg[56]_i_1_n_1 ;
  wire \i_V_fu_90_reg[56]_i_1_n_10 ;
  wire \i_V_fu_90_reg[56]_i_1_n_11 ;
  wire \i_V_fu_90_reg[56]_i_1_n_12 ;
  wire \i_V_fu_90_reg[56]_i_1_n_13 ;
  wire \i_V_fu_90_reg[56]_i_1_n_14 ;
  wire \i_V_fu_90_reg[56]_i_1_n_15 ;
  wire \i_V_fu_90_reg[56]_i_1_n_2 ;
  wire \i_V_fu_90_reg[56]_i_1_n_3 ;
  wire \i_V_fu_90_reg[56]_i_1_n_4 ;
  wire \i_V_fu_90_reg[56]_i_1_n_5 ;
  wire \i_V_fu_90_reg[56]_i_1_n_6 ;
  wire \i_V_fu_90_reg[56]_i_1_n_7 ;
  wire \i_V_fu_90_reg[56]_i_1_n_8 ;
  wire \i_V_fu_90_reg[56]_i_1_n_9 ;
  wire \i_V_fu_90_reg[8]_i_1_n_0 ;
  wire \i_V_fu_90_reg[8]_i_1_n_1 ;
  wire \i_V_fu_90_reg[8]_i_1_n_10 ;
  wire \i_V_fu_90_reg[8]_i_1_n_11 ;
  wire \i_V_fu_90_reg[8]_i_1_n_12 ;
  wire \i_V_fu_90_reg[8]_i_1_n_13 ;
  wire \i_V_fu_90_reg[8]_i_1_n_14 ;
  wire \i_V_fu_90_reg[8]_i_1_n_15 ;
  wire \i_V_fu_90_reg[8]_i_1_n_2 ;
  wire \i_V_fu_90_reg[8]_i_1_n_3 ;
  wire \i_V_fu_90_reg[8]_i_1_n_4 ;
  wire \i_V_fu_90_reg[8]_i_1_n_5 ;
  wire \i_V_fu_90_reg[8]_i_1_n_6 ;
  wire \i_V_fu_90_reg[8]_i_1_n_7 ;
  wire \i_V_fu_90_reg[8]_i_1_n_8 ;
  wire \i_V_fu_90_reg[8]_i_1_n_9 ;
  wire icmp_ln1057_fu_216_p2_carry__0_i_10_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_11_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_12_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_13_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_14_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_15_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_16_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_1_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_2_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_3_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_4_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_5_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_6_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_7_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_8_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_i_9_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_n_0;
  wire icmp_ln1057_fu_216_p2_carry__0_n_1;
  wire icmp_ln1057_fu_216_p2_carry__0_n_2;
  wire icmp_ln1057_fu_216_p2_carry__0_n_3;
  wire icmp_ln1057_fu_216_p2_carry__0_n_4;
  wire icmp_ln1057_fu_216_p2_carry__0_n_5;
  wire icmp_ln1057_fu_216_p2_carry__0_n_6;
  wire icmp_ln1057_fu_216_p2_carry__0_n_7;
  wire icmp_ln1057_fu_216_p2_carry__1_i_10_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_11_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_12_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_13_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_14_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_15_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_16_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_1_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_2_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_3_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_4_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_5_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_6_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_7_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_8_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_i_9_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_n_0;
  wire icmp_ln1057_fu_216_p2_carry__1_n_1;
  wire icmp_ln1057_fu_216_p2_carry__1_n_2;
  wire icmp_ln1057_fu_216_p2_carry__1_n_3;
  wire icmp_ln1057_fu_216_p2_carry__1_n_4;
  wire icmp_ln1057_fu_216_p2_carry__1_n_5;
  wire icmp_ln1057_fu_216_p2_carry__1_n_6;
  wire icmp_ln1057_fu_216_p2_carry__1_n_7;
  wire [63:0]icmp_ln1057_fu_216_p2_carry__2_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_10_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_11_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_12_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_13_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_14_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_15_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_16_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_1_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_2_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_3_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_4_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_5_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_6_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_7_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_8_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_i_9_n_0;
  wire icmp_ln1057_fu_216_p2_carry__2_n_1;
  wire icmp_ln1057_fu_216_p2_carry__2_n_2;
  wire icmp_ln1057_fu_216_p2_carry__2_n_3;
  wire icmp_ln1057_fu_216_p2_carry__2_n_4;
  wire icmp_ln1057_fu_216_p2_carry__2_n_5;
  wire icmp_ln1057_fu_216_p2_carry__2_n_6;
  wire icmp_ln1057_fu_216_p2_carry__2_n_7;
  wire icmp_ln1057_fu_216_p2_carry_i_10_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_11_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_12_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_13_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_14_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_15_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_16_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_1_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_2_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_3_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_4_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_5_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_6_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_7_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_8_n_0;
  wire icmp_ln1057_fu_216_p2_carry_i_9_n_0;
  wire icmp_ln1057_fu_216_p2_carry_n_0;
  wire icmp_ln1057_fu_216_p2_carry_n_1;
  wire icmp_ln1057_fu_216_p2_carry_n_2;
  wire icmp_ln1057_fu_216_p2_carry_n_3;
  wire icmp_ln1057_fu_216_p2_carry_n_4;
  wire icmp_ln1057_fu_216_p2_carry_n_5;
  wire icmp_ln1057_fu_216_p2_carry_n_6;
  wire icmp_ln1057_fu_216_p2_carry_n_7;
  wire [3:0]\int_written_reg[0] ;
  wire mem_reg_bram_0_i_20_n_0;
  wire [60:0]p_0_in;
  wire p_10_in;
  wire [63:0]p_1_in;
  wire p_vld_reg_333;
  wire p_vld_reg_3330;
  wire p_vld_reg_333_pp0_iter1_reg;
  wire p_vld_reg_333_pp0_iter1_reg0;
  wire \p_vld_reg_333_pp0_iter5_reg_reg[0]_srl4_n_0 ;
  wire p_vld_reg_333_pp0_iter6_reg;
  wire s_axis_TREADY_int_regslice;
  wire s_axis_TVALID_int_regslice;
  wire [0:0]s_ready_t_reg;
  wire targetBlock_reg_252;
  wire \tmp_data_V_1_fu_86[63]_i_1_n_0 ;
  wire [63:0]\tmp_data_V_1_fu_86_reg[63]_0 ;
  wire [63:0]\tmp_data_V_1_fu_86_reg[63]_1 ;
  wire [63:0]tmp_data_V_3_reg_337;
  wire [63:0]\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 ;
  wire trunc_ln_reg_3420;
  wire [60:0]\trunc_ln_reg_342_reg[60]_0 ;
  wire [0:0]NLW_add_ln47_fu_243_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_add_ln47_fu_243_p2_carry__6_CO_UNCONNECTED;
  wire [7:6]NLW_add_ln47_fu_243_p2_carry__6_O_UNCONNECTED;
  wire [7:6]NLW_add_ln870_fu_258_p2_carry__6_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln870_fu_258_p2_carry__6_O_UNCONNECTED;
  wire [7:7]\NLW_empty_22_fu_94_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_i_V_fu_90_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:0]NLW_icmp_ln1057_fu_216_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1057_fu_216_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1057_fu_216_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1057_fu_216_p2_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(CO),
        .I3(\int_written_reg[0] [2]),
        .I4(s_axis_TVALID_int_regslice),
        .I5(\B_V_data_1_state[1]_i_3_n_0 ),
        .O(s_axis_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(\B_V_data_1_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E0000000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\int_written_reg[0] [1]),
        .I1(\int_written_reg[0] [2]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(p_vld_reg_333),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(gmem_AWVALID));
  LUT3 #(
    .INIT(8'h0E)) 
    \UnifiedRetVal_reg_177[0]_i_1 
       (.I0(UnifiedRetVal_reg_177),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state10),
        .O(\UnifiedRetVal_reg_177[0]_i_1_n_0 ));
  FDRE \UnifiedRetVal_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\UnifiedRetVal_reg_177[0]_i_1_n_0 ),
        .Q(UnifiedRetVal_reg_177),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_243_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln47_fu_243_p2_carry_n_0,add_ln47_fu_243_p2_carry_n_1,add_ln47_fu_243_p2_carry_n_2,add_ln47_fu_243_p2_carry_n_3,add_ln47_fu_243_p2_carry_n_4,add_ln47_fu_243_p2_carry_n_5,add_ln47_fu_243_p2_carry_n_6,add_ln47_fu_243_p2_carry_n_7}),
        .DI({i_V_fu_90_reg[6:0],1'b0}),
        .O({p_0_in[6:0],NLW_add_ln47_fu_243_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln47_fu_243_p2_carry_i_1_n_0,add_ln47_fu_243_p2_carry_i_2_n_0,add_ln47_fu_243_p2_carry_i_3_n_0,add_ln47_fu_243_p2_carry_i_4_n_0,add_ln47_fu_243_p2_carry_i_5_n_0,add_ln47_fu_243_p2_carry_i_6_n_0,add_ln47_fu_243_p2_carry_i_7_n_0,Q[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_243_p2_carry__0
       (.CI(add_ln47_fu_243_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln47_fu_243_p2_carry__0_n_0,add_ln47_fu_243_p2_carry__0_n_1,add_ln47_fu_243_p2_carry__0_n_2,add_ln47_fu_243_p2_carry__0_n_3,add_ln47_fu_243_p2_carry__0_n_4,add_ln47_fu_243_p2_carry__0_n_5,add_ln47_fu_243_p2_carry__0_n_6,add_ln47_fu_243_p2_carry__0_n_7}),
        .DI(i_V_fu_90_reg[14:7]),
        .O(p_0_in[14:7]),
        .S({add_ln47_fu_243_p2_carry__0_i_1_n_0,add_ln47_fu_243_p2_carry__0_i_2_n_0,add_ln47_fu_243_p2_carry__0_i_3_n_0,add_ln47_fu_243_p2_carry__0_i_4_n_0,add_ln47_fu_243_p2_carry__0_i_5_n_0,add_ln47_fu_243_p2_carry__0_i_6_n_0,add_ln47_fu_243_p2_carry__0_i_7_n_0,add_ln47_fu_243_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__0_i_1
       (.I0(i_V_fu_90_reg[14]),
        .I1(Q[15]),
        .O(add_ln47_fu_243_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__0_i_2
       (.I0(i_V_fu_90_reg[13]),
        .I1(Q[14]),
        .O(add_ln47_fu_243_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__0_i_3
       (.I0(i_V_fu_90_reg[12]),
        .I1(Q[13]),
        .O(add_ln47_fu_243_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__0_i_4
       (.I0(i_V_fu_90_reg[11]),
        .I1(Q[12]),
        .O(add_ln47_fu_243_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__0_i_5
       (.I0(i_V_fu_90_reg[10]),
        .I1(Q[11]),
        .O(add_ln47_fu_243_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__0_i_6
       (.I0(i_V_fu_90_reg[9]),
        .I1(Q[10]),
        .O(add_ln47_fu_243_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__0_i_7
       (.I0(i_V_fu_90_reg[8]),
        .I1(Q[9]),
        .O(add_ln47_fu_243_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__0_i_8
       (.I0(i_V_fu_90_reg[7]),
        .I1(Q[8]),
        .O(add_ln47_fu_243_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_243_p2_carry__1
       (.CI(add_ln47_fu_243_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln47_fu_243_p2_carry__1_n_0,add_ln47_fu_243_p2_carry__1_n_1,add_ln47_fu_243_p2_carry__1_n_2,add_ln47_fu_243_p2_carry__1_n_3,add_ln47_fu_243_p2_carry__1_n_4,add_ln47_fu_243_p2_carry__1_n_5,add_ln47_fu_243_p2_carry__1_n_6,add_ln47_fu_243_p2_carry__1_n_7}),
        .DI(i_V_fu_90_reg[22:15]),
        .O(p_0_in[22:15]),
        .S({add_ln47_fu_243_p2_carry__1_i_1_n_0,add_ln47_fu_243_p2_carry__1_i_2_n_0,add_ln47_fu_243_p2_carry__1_i_3_n_0,add_ln47_fu_243_p2_carry__1_i_4_n_0,add_ln47_fu_243_p2_carry__1_i_5_n_0,add_ln47_fu_243_p2_carry__1_i_6_n_0,add_ln47_fu_243_p2_carry__1_i_7_n_0,add_ln47_fu_243_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__1_i_1
       (.I0(i_V_fu_90_reg[22]),
        .I1(Q[23]),
        .O(add_ln47_fu_243_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__1_i_2
       (.I0(i_V_fu_90_reg[21]),
        .I1(Q[22]),
        .O(add_ln47_fu_243_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__1_i_3
       (.I0(i_V_fu_90_reg[20]),
        .I1(Q[21]),
        .O(add_ln47_fu_243_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__1_i_4
       (.I0(i_V_fu_90_reg[19]),
        .I1(Q[20]),
        .O(add_ln47_fu_243_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__1_i_5
       (.I0(i_V_fu_90_reg[18]),
        .I1(Q[19]),
        .O(add_ln47_fu_243_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__1_i_6
       (.I0(i_V_fu_90_reg[17]),
        .I1(Q[18]),
        .O(add_ln47_fu_243_p2_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__1_i_7
       (.I0(i_V_fu_90_reg[16]),
        .I1(Q[17]),
        .O(add_ln47_fu_243_p2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__1_i_8
       (.I0(i_V_fu_90_reg[15]),
        .I1(Q[16]),
        .O(add_ln47_fu_243_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_243_p2_carry__2
       (.CI(add_ln47_fu_243_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln47_fu_243_p2_carry__2_n_0,add_ln47_fu_243_p2_carry__2_n_1,add_ln47_fu_243_p2_carry__2_n_2,add_ln47_fu_243_p2_carry__2_n_3,add_ln47_fu_243_p2_carry__2_n_4,add_ln47_fu_243_p2_carry__2_n_5,add_ln47_fu_243_p2_carry__2_n_6,add_ln47_fu_243_p2_carry__2_n_7}),
        .DI(i_V_fu_90_reg[30:23]),
        .O(p_0_in[30:23]),
        .S({add_ln47_fu_243_p2_carry__2_i_1_n_0,add_ln47_fu_243_p2_carry__2_i_2_n_0,add_ln47_fu_243_p2_carry__2_i_3_n_0,add_ln47_fu_243_p2_carry__2_i_4_n_0,add_ln47_fu_243_p2_carry__2_i_5_n_0,add_ln47_fu_243_p2_carry__2_i_6_n_0,add_ln47_fu_243_p2_carry__2_i_7_n_0,add_ln47_fu_243_p2_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__2_i_1
       (.I0(i_V_fu_90_reg[30]),
        .I1(Q[31]),
        .O(add_ln47_fu_243_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__2_i_2
       (.I0(i_V_fu_90_reg[29]),
        .I1(Q[30]),
        .O(add_ln47_fu_243_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__2_i_3
       (.I0(i_V_fu_90_reg[28]),
        .I1(Q[29]),
        .O(add_ln47_fu_243_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__2_i_4
       (.I0(i_V_fu_90_reg[27]),
        .I1(Q[28]),
        .O(add_ln47_fu_243_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__2_i_5
       (.I0(i_V_fu_90_reg[26]),
        .I1(Q[27]),
        .O(add_ln47_fu_243_p2_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__2_i_6
       (.I0(i_V_fu_90_reg[25]),
        .I1(Q[26]),
        .O(add_ln47_fu_243_p2_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__2_i_7
       (.I0(i_V_fu_90_reg[24]),
        .I1(Q[25]),
        .O(add_ln47_fu_243_p2_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__2_i_8
       (.I0(i_V_fu_90_reg[23]),
        .I1(Q[24]),
        .O(add_ln47_fu_243_p2_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_243_p2_carry__3
       (.CI(add_ln47_fu_243_p2_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln47_fu_243_p2_carry__3_n_0,add_ln47_fu_243_p2_carry__3_n_1,add_ln47_fu_243_p2_carry__3_n_2,add_ln47_fu_243_p2_carry__3_n_3,add_ln47_fu_243_p2_carry__3_n_4,add_ln47_fu_243_p2_carry__3_n_5,add_ln47_fu_243_p2_carry__3_n_6,add_ln47_fu_243_p2_carry__3_n_7}),
        .DI(i_V_fu_90_reg[38:31]),
        .O(p_0_in[38:31]),
        .S({add_ln47_fu_243_p2_carry__3_i_1_n_0,add_ln47_fu_243_p2_carry__3_i_2_n_0,add_ln47_fu_243_p2_carry__3_i_3_n_0,add_ln47_fu_243_p2_carry__3_i_4_n_0,add_ln47_fu_243_p2_carry__3_i_5_n_0,add_ln47_fu_243_p2_carry__3_i_6_n_0,add_ln47_fu_243_p2_carry__3_i_7_n_0,add_ln47_fu_243_p2_carry__3_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__3_i_1
       (.I0(i_V_fu_90_reg[38]),
        .I1(Q[39]),
        .O(add_ln47_fu_243_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__3_i_2
       (.I0(i_V_fu_90_reg[37]),
        .I1(Q[38]),
        .O(add_ln47_fu_243_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__3_i_3
       (.I0(i_V_fu_90_reg[36]),
        .I1(Q[37]),
        .O(add_ln47_fu_243_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__3_i_4
       (.I0(i_V_fu_90_reg[35]),
        .I1(Q[36]),
        .O(add_ln47_fu_243_p2_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__3_i_5
       (.I0(i_V_fu_90_reg[34]),
        .I1(Q[35]),
        .O(add_ln47_fu_243_p2_carry__3_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__3_i_6
       (.I0(i_V_fu_90_reg[33]),
        .I1(Q[34]),
        .O(add_ln47_fu_243_p2_carry__3_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__3_i_7
       (.I0(i_V_fu_90_reg[32]),
        .I1(Q[33]),
        .O(add_ln47_fu_243_p2_carry__3_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__3_i_8
       (.I0(i_V_fu_90_reg[31]),
        .I1(Q[32]),
        .O(add_ln47_fu_243_p2_carry__3_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_243_p2_carry__4
       (.CI(add_ln47_fu_243_p2_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln47_fu_243_p2_carry__4_n_0,add_ln47_fu_243_p2_carry__4_n_1,add_ln47_fu_243_p2_carry__4_n_2,add_ln47_fu_243_p2_carry__4_n_3,add_ln47_fu_243_p2_carry__4_n_4,add_ln47_fu_243_p2_carry__4_n_5,add_ln47_fu_243_p2_carry__4_n_6,add_ln47_fu_243_p2_carry__4_n_7}),
        .DI(i_V_fu_90_reg[46:39]),
        .O(p_0_in[46:39]),
        .S({add_ln47_fu_243_p2_carry__4_i_1_n_0,add_ln47_fu_243_p2_carry__4_i_2_n_0,add_ln47_fu_243_p2_carry__4_i_3_n_0,add_ln47_fu_243_p2_carry__4_i_4_n_0,add_ln47_fu_243_p2_carry__4_i_5_n_0,add_ln47_fu_243_p2_carry__4_i_6_n_0,add_ln47_fu_243_p2_carry__4_i_7_n_0,add_ln47_fu_243_p2_carry__4_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__4_i_1
       (.I0(i_V_fu_90_reg[46]),
        .I1(Q[47]),
        .O(add_ln47_fu_243_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__4_i_2
       (.I0(i_V_fu_90_reg[45]),
        .I1(Q[46]),
        .O(add_ln47_fu_243_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__4_i_3
       (.I0(i_V_fu_90_reg[44]),
        .I1(Q[45]),
        .O(add_ln47_fu_243_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__4_i_4
       (.I0(i_V_fu_90_reg[43]),
        .I1(Q[44]),
        .O(add_ln47_fu_243_p2_carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__4_i_5
       (.I0(i_V_fu_90_reg[42]),
        .I1(Q[43]),
        .O(add_ln47_fu_243_p2_carry__4_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__4_i_6
       (.I0(i_V_fu_90_reg[41]),
        .I1(Q[42]),
        .O(add_ln47_fu_243_p2_carry__4_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__4_i_7
       (.I0(i_V_fu_90_reg[40]),
        .I1(Q[41]),
        .O(add_ln47_fu_243_p2_carry__4_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__4_i_8
       (.I0(i_V_fu_90_reg[39]),
        .I1(Q[40]),
        .O(add_ln47_fu_243_p2_carry__4_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_243_p2_carry__5
       (.CI(add_ln47_fu_243_p2_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln47_fu_243_p2_carry__5_n_0,add_ln47_fu_243_p2_carry__5_n_1,add_ln47_fu_243_p2_carry__5_n_2,add_ln47_fu_243_p2_carry__5_n_3,add_ln47_fu_243_p2_carry__5_n_4,add_ln47_fu_243_p2_carry__5_n_5,add_ln47_fu_243_p2_carry__5_n_6,add_ln47_fu_243_p2_carry__5_n_7}),
        .DI(i_V_fu_90_reg[54:47]),
        .O(p_0_in[54:47]),
        .S({add_ln47_fu_243_p2_carry__5_i_1_n_0,add_ln47_fu_243_p2_carry__5_i_2_n_0,add_ln47_fu_243_p2_carry__5_i_3_n_0,add_ln47_fu_243_p2_carry__5_i_4_n_0,add_ln47_fu_243_p2_carry__5_i_5_n_0,add_ln47_fu_243_p2_carry__5_i_6_n_0,add_ln47_fu_243_p2_carry__5_i_7_n_0,add_ln47_fu_243_p2_carry__5_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__5_i_1
       (.I0(i_V_fu_90_reg[54]),
        .I1(Q[55]),
        .O(add_ln47_fu_243_p2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__5_i_2
       (.I0(i_V_fu_90_reg[53]),
        .I1(Q[54]),
        .O(add_ln47_fu_243_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__5_i_3
       (.I0(i_V_fu_90_reg[52]),
        .I1(Q[53]),
        .O(add_ln47_fu_243_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__5_i_4
       (.I0(i_V_fu_90_reg[51]),
        .I1(Q[52]),
        .O(add_ln47_fu_243_p2_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__5_i_5
       (.I0(i_V_fu_90_reg[50]),
        .I1(Q[51]),
        .O(add_ln47_fu_243_p2_carry__5_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__5_i_6
       (.I0(i_V_fu_90_reg[49]),
        .I1(Q[50]),
        .O(add_ln47_fu_243_p2_carry__5_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__5_i_7
       (.I0(i_V_fu_90_reg[48]),
        .I1(Q[49]),
        .O(add_ln47_fu_243_p2_carry__5_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__5_i_8
       (.I0(i_V_fu_90_reg[47]),
        .I1(Q[48]),
        .O(add_ln47_fu_243_p2_carry__5_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln47_fu_243_p2_carry__6
       (.CI(add_ln47_fu_243_p2_carry__5_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln47_fu_243_p2_carry__6_CO_UNCONNECTED[7:5],add_ln47_fu_243_p2_carry__6_n_3,add_ln47_fu_243_p2_carry__6_n_4,add_ln47_fu_243_p2_carry__6_n_5,add_ln47_fu_243_p2_carry__6_n_6,add_ln47_fu_243_p2_carry__6_n_7}),
        .DI({1'b0,1'b0,1'b0,i_V_fu_90_reg[59:55]}),
        .O({NLW_add_ln47_fu_243_p2_carry__6_O_UNCONNECTED[7:6],p_0_in[60:55]}),
        .S({1'b0,1'b0,add_ln47_fu_243_p2_carry__6_i_1_n_0,add_ln47_fu_243_p2_carry__6_i_2_n_0,add_ln47_fu_243_p2_carry__6_i_3_n_0,add_ln47_fu_243_p2_carry__6_i_4_n_0,add_ln47_fu_243_p2_carry__6_i_5_n_0,add_ln47_fu_243_p2_carry__6_i_6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__6_i_1
       (.I0(i_V_fu_90_reg[60]),
        .I1(Q[61]),
        .O(add_ln47_fu_243_p2_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__6_i_2
       (.I0(i_V_fu_90_reg[59]),
        .I1(Q[60]),
        .O(add_ln47_fu_243_p2_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__6_i_3
       (.I0(i_V_fu_90_reg[58]),
        .I1(Q[59]),
        .O(add_ln47_fu_243_p2_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__6_i_4
       (.I0(i_V_fu_90_reg[57]),
        .I1(Q[58]),
        .O(add_ln47_fu_243_p2_carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__6_i_5
       (.I0(i_V_fu_90_reg[56]),
        .I1(Q[57]),
        .O(add_ln47_fu_243_p2_carry__6_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry__6_i_6
       (.I0(i_V_fu_90_reg[55]),
        .I1(Q[56]),
        .O(add_ln47_fu_243_p2_carry__6_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry_i_1
       (.I0(i_V_fu_90_reg[6]),
        .I1(Q[7]),
        .O(add_ln47_fu_243_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry_i_2
       (.I0(i_V_fu_90_reg[5]),
        .I1(Q[6]),
        .O(add_ln47_fu_243_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry_i_3
       (.I0(i_V_fu_90_reg[4]),
        .I1(Q[5]),
        .O(add_ln47_fu_243_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry_i_4
       (.I0(i_V_fu_90_reg[3]),
        .I1(Q[4]),
        .O(add_ln47_fu_243_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry_i_5
       (.I0(i_V_fu_90_reg[2]),
        .I1(Q[3]),
        .O(add_ln47_fu_243_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry_i_6
       (.I0(i_V_fu_90_reg[1]),
        .I1(Q[2]),
        .O(add_ln47_fu_243_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln47_fu_243_p2_carry_i_7
       (.I0(i_V_fu_90_reg[0]),
        .I1(Q[1]),
        .O(add_ln47_fu_243_p2_carry_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln870_fu_258_p2_carry
       (.CI(empty_22_fu_94_reg[0]),
        .CI_TOP(1'b0),
        .CO({add_ln870_fu_258_p2_carry_n_0,add_ln870_fu_258_p2_carry_n_1,add_ln870_fu_258_p2_carry_n_2,add_ln870_fu_258_p2_carry_n_3,add_ln870_fu_258_p2_carry_n_4,add_ln870_fu_258_p2_carry_n_5,add_ln870_fu_258_p2_carry_n_6,add_ln870_fu_258_p2_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln870_fu_258_p2[8:1]),
        .S(empty_22_fu_94_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln870_fu_258_p2_carry__0
       (.CI(add_ln870_fu_258_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln870_fu_258_p2_carry__0_n_0,add_ln870_fu_258_p2_carry__0_n_1,add_ln870_fu_258_p2_carry__0_n_2,add_ln870_fu_258_p2_carry__0_n_3,add_ln870_fu_258_p2_carry__0_n_4,add_ln870_fu_258_p2_carry__0_n_5,add_ln870_fu_258_p2_carry__0_n_6,add_ln870_fu_258_p2_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln870_fu_258_p2[16:9]),
        .S(empty_22_fu_94_reg[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln870_fu_258_p2_carry__1
       (.CI(add_ln870_fu_258_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln870_fu_258_p2_carry__1_n_0,add_ln870_fu_258_p2_carry__1_n_1,add_ln870_fu_258_p2_carry__1_n_2,add_ln870_fu_258_p2_carry__1_n_3,add_ln870_fu_258_p2_carry__1_n_4,add_ln870_fu_258_p2_carry__1_n_5,add_ln870_fu_258_p2_carry__1_n_6,add_ln870_fu_258_p2_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln870_fu_258_p2[24:17]),
        .S(empty_22_fu_94_reg[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln870_fu_258_p2_carry__2
       (.CI(add_ln870_fu_258_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln870_fu_258_p2_carry__2_n_0,add_ln870_fu_258_p2_carry__2_n_1,add_ln870_fu_258_p2_carry__2_n_2,add_ln870_fu_258_p2_carry__2_n_3,add_ln870_fu_258_p2_carry__2_n_4,add_ln870_fu_258_p2_carry__2_n_5,add_ln870_fu_258_p2_carry__2_n_6,add_ln870_fu_258_p2_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln870_fu_258_p2[32:25]),
        .S(empty_22_fu_94_reg[32:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln870_fu_258_p2_carry__3
       (.CI(add_ln870_fu_258_p2_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln870_fu_258_p2_carry__3_n_0,add_ln870_fu_258_p2_carry__3_n_1,add_ln870_fu_258_p2_carry__3_n_2,add_ln870_fu_258_p2_carry__3_n_3,add_ln870_fu_258_p2_carry__3_n_4,add_ln870_fu_258_p2_carry__3_n_5,add_ln870_fu_258_p2_carry__3_n_6,add_ln870_fu_258_p2_carry__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln870_fu_258_p2[40:33]),
        .S(empty_22_fu_94_reg[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln870_fu_258_p2_carry__4
       (.CI(add_ln870_fu_258_p2_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln870_fu_258_p2_carry__4_n_0,add_ln870_fu_258_p2_carry__4_n_1,add_ln870_fu_258_p2_carry__4_n_2,add_ln870_fu_258_p2_carry__4_n_3,add_ln870_fu_258_p2_carry__4_n_4,add_ln870_fu_258_p2_carry__4_n_5,add_ln870_fu_258_p2_carry__4_n_6,add_ln870_fu_258_p2_carry__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln870_fu_258_p2[48:41]),
        .S(empty_22_fu_94_reg[48:41]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln870_fu_258_p2_carry__5
       (.CI(add_ln870_fu_258_p2_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({add_ln870_fu_258_p2_carry__5_n_0,add_ln870_fu_258_p2_carry__5_n_1,add_ln870_fu_258_p2_carry__5_n_2,add_ln870_fu_258_p2_carry__5_n_3,add_ln870_fu_258_p2_carry__5_n_4,add_ln870_fu_258_p2_carry__5_n_5,add_ln870_fu_258_p2_carry__5_n_6,add_ln870_fu_258_p2_carry__5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln870_fu_258_p2[56:49]),
        .S(empty_22_fu_94_reg[56:49]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln870_fu_258_p2_carry__6
       (.CI(add_ln870_fu_258_p2_carry__5_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln870_fu_258_p2_carry__6_CO_UNCONNECTED[7:6],add_ln870_fu_258_p2_carry__6_n_2,add_ln870_fu_258_p2_carry__6_n_3,add_ln870_fu_258_p2_carry__6_n_4,add_ln870_fu_258_p2_carry__6_n_5,add_ln870_fu_258_p2_carry__6_n_6,add_ln870_fu_258_p2_carry__6_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln870_fu_258_p2_carry__6_O_UNCONNECTED[7],add_ln870_fu_258_p2[63:57]}),
        .S({1'b0,empty_22_fu_94_reg[63:57]}));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAA00AA00AA00AA0C)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(\ap_CS_fsm[1]_i_2_n_0 ),
        .I2(ap_CS_fsm_state10),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_ready),
        .I5(ap_CS_fsm_state11),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hBAFF0000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .I2(CO),
        .I3(\B_V_data_1_state[1]_i_3_n_0 ),
        .I4(\ap_CS_fsm[2]_i_3_n_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h008B0000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_NS_fsm4__1),
        .I1(\ap_CS_fsm[2]_i_3_n_0 ),
        .I2(ap_exit_tran_regpp0),
        .I3(ap_NS_fsm412_out__1),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hFFFF0D00)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_start_reg),
        .I2(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_ready),
        .I3(\int_written_reg[0] [2]),
        .I4(\int_written_reg[0] [1]),
        .O(\ap_CS_fsm_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm4__1));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter7_reg_0),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm412_out__1));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .I2(ap_NS_fsm121_out__2),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\int_written_reg[0] [2]),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_ready),
        .I2(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm_reg[2]_2 [1]));
  LUT6 #(
    .INIT(64'h44444444444444F4)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_0 ),
        .I1(ap_exit_tran_regpp0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(CO),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA2A2AAA2)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\ap_CS_fsm[2]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(CO),
        .I4(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_NS_fsm121_out__2));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state11),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0E0E0E0E000E0E0E)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_NS_fsm1),
        .I2(ap_rst_n_inv),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C0C0C0C00000A00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n_inv),
        .I3(CO),
        .I4(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_block_pp0_stage0_11001__0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h000C0A0A)) 
    ap_enable_reg_pp0_iter7_i_1
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_enable_reg_pp0_iter7_reg_0),
        .I2(ap_rst_n_inv),
        .I3(ap_NS_fsm1),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter7_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter7_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hBFFF0404)) 
    \ap_exit_tran_regpp0[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(CO),
        .I3(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .I4(ap_exit_tran_regpp0),
        .O(\ap_exit_tran_regpp0[0]_i_1_n_0 ));
  FDRE \ap_exit_tran_regpp0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_exit_tran_regpp0[0]_i_1_n_0 ),
        .Q(ap_exit_tran_regpp0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[0]_i_1 
       (.I0(UnifiedRetVal_reg_177),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_ready),
        .I2(ap_return_preg),
        .O(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_return));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_return),
        .Q(ap_return_preg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[60]_i_1 
       (.I0(gmem_AWVALID),
        .I1(gmem_AWREADY),
        .O(s_ready_t_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_22_fu_94[0]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .O(\empty_22_fu_94[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[0]_i_10 
       (.I0(\empty_22_fu_94_reg[63]_0 [1]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[1]),
        .O(\empty_22_fu_94[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \empty_22_fu_94[0]_i_11 
       (.I0(empty_22_fu_94_reg[0]),
        .I1(\empty_22_fu_94_reg[63]_0 [0]),
        .I2(ap_NS_fsm1),
        .O(\empty_22_fu_94[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[0]_i_3 
       (.I0(\empty_22_fu_94_reg[63]_0 [0]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[0]),
        .O(\empty_22_fu_94[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[0]_i_4 
       (.I0(\empty_22_fu_94_reg[63]_0 [7]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[7]),
        .O(\empty_22_fu_94[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[0]_i_5 
       (.I0(\empty_22_fu_94_reg[63]_0 [6]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[6]),
        .O(\empty_22_fu_94[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[0]_i_6 
       (.I0(\empty_22_fu_94_reg[63]_0 [5]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[5]),
        .O(\empty_22_fu_94[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[0]_i_7 
       (.I0(\empty_22_fu_94_reg[63]_0 [4]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[4]),
        .O(\empty_22_fu_94[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[0]_i_8 
       (.I0(\empty_22_fu_94_reg[63]_0 [3]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[3]),
        .O(\empty_22_fu_94[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[0]_i_9 
       (.I0(\empty_22_fu_94_reg[63]_0 [2]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[2]),
        .O(\empty_22_fu_94[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[16]_i_2 
       (.I0(\empty_22_fu_94_reg[63]_0 [23]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[23]),
        .O(\empty_22_fu_94[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[16]_i_3 
       (.I0(\empty_22_fu_94_reg[63]_0 [22]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[22]),
        .O(\empty_22_fu_94[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[16]_i_4 
       (.I0(\empty_22_fu_94_reg[63]_0 [21]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[21]),
        .O(\empty_22_fu_94[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[16]_i_5 
       (.I0(\empty_22_fu_94_reg[63]_0 [20]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[20]),
        .O(\empty_22_fu_94[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[16]_i_6 
       (.I0(\empty_22_fu_94_reg[63]_0 [19]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[19]),
        .O(\empty_22_fu_94[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[16]_i_7 
       (.I0(\empty_22_fu_94_reg[63]_0 [18]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[18]),
        .O(\empty_22_fu_94[16]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[16]_i_8 
       (.I0(\empty_22_fu_94_reg[63]_0 [17]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[17]),
        .O(\empty_22_fu_94[16]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[16]_i_9 
       (.I0(\empty_22_fu_94_reg[63]_0 [16]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[16]),
        .O(\empty_22_fu_94[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[24]_i_2 
       (.I0(\empty_22_fu_94_reg[63]_0 [31]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[31]),
        .O(\empty_22_fu_94[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[24]_i_3 
       (.I0(\empty_22_fu_94_reg[63]_0 [30]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[30]),
        .O(\empty_22_fu_94[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[24]_i_4 
       (.I0(\empty_22_fu_94_reg[63]_0 [29]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[29]),
        .O(\empty_22_fu_94[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[24]_i_5 
       (.I0(\empty_22_fu_94_reg[63]_0 [28]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[28]),
        .O(\empty_22_fu_94[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[24]_i_6 
       (.I0(\empty_22_fu_94_reg[63]_0 [27]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[27]),
        .O(\empty_22_fu_94[24]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[24]_i_7 
       (.I0(\empty_22_fu_94_reg[63]_0 [26]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[26]),
        .O(\empty_22_fu_94[24]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[24]_i_8 
       (.I0(\empty_22_fu_94_reg[63]_0 [25]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[25]),
        .O(\empty_22_fu_94[24]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[24]_i_9 
       (.I0(\empty_22_fu_94_reg[63]_0 [24]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[24]),
        .O(\empty_22_fu_94[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[32]_i_2 
       (.I0(\empty_22_fu_94_reg[63]_0 [39]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[39]),
        .O(\empty_22_fu_94[32]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[32]_i_3 
       (.I0(\empty_22_fu_94_reg[63]_0 [38]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[38]),
        .O(\empty_22_fu_94[32]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[32]_i_4 
       (.I0(\empty_22_fu_94_reg[63]_0 [37]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[37]),
        .O(\empty_22_fu_94[32]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[32]_i_5 
       (.I0(\empty_22_fu_94_reg[63]_0 [36]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[36]),
        .O(\empty_22_fu_94[32]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[32]_i_6 
       (.I0(\empty_22_fu_94_reg[63]_0 [35]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[35]),
        .O(\empty_22_fu_94[32]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[32]_i_7 
       (.I0(\empty_22_fu_94_reg[63]_0 [34]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[34]),
        .O(\empty_22_fu_94[32]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[32]_i_8 
       (.I0(\empty_22_fu_94_reg[63]_0 [33]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[33]),
        .O(\empty_22_fu_94[32]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[32]_i_9 
       (.I0(\empty_22_fu_94_reg[63]_0 [32]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[32]),
        .O(\empty_22_fu_94[32]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[40]_i_2 
       (.I0(\empty_22_fu_94_reg[63]_0 [47]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[47]),
        .O(\empty_22_fu_94[40]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[40]_i_3 
       (.I0(\empty_22_fu_94_reg[63]_0 [46]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[46]),
        .O(\empty_22_fu_94[40]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[40]_i_4 
       (.I0(\empty_22_fu_94_reg[63]_0 [45]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[45]),
        .O(\empty_22_fu_94[40]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[40]_i_5 
       (.I0(\empty_22_fu_94_reg[63]_0 [44]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[44]),
        .O(\empty_22_fu_94[40]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[40]_i_6 
       (.I0(\empty_22_fu_94_reg[63]_0 [43]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[43]),
        .O(\empty_22_fu_94[40]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[40]_i_7 
       (.I0(\empty_22_fu_94_reg[63]_0 [42]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[42]),
        .O(\empty_22_fu_94[40]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[40]_i_8 
       (.I0(\empty_22_fu_94_reg[63]_0 [41]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[41]),
        .O(\empty_22_fu_94[40]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[40]_i_9 
       (.I0(\empty_22_fu_94_reg[63]_0 [40]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[40]),
        .O(\empty_22_fu_94[40]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[48]_i_2 
       (.I0(\empty_22_fu_94_reg[63]_0 [55]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[55]),
        .O(\empty_22_fu_94[48]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[48]_i_3 
       (.I0(\empty_22_fu_94_reg[63]_0 [54]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[54]),
        .O(\empty_22_fu_94[48]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[48]_i_4 
       (.I0(\empty_22_fu_94_reg[63]_0 [53]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[53]),
        .O(\empty_22_fu_94[48]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[48]_i_5 
       (.I0(\empty_22_fu_94_reg[63]_0 [52]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[52]),
        .O(\empty_22_fu_94[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[48]_i_6 
       (.I0(\empty_22_fu_94_reg[63]_0 [51]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[51]),
        .O(\empty_22_fu_94[48]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[48]_i_7 
       (.I0(\empty_22_fu_94_reg[63]_0 [50]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[50]),
        .O(\empty_22_fu_94[48]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[48]_i_8 
       (.I0(\empty_22_fu_94_reg[63]_0 [49]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[49]),
        .O(\empty_22_fu_94[48]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[48]_i_9 
       (.I0(\empty_22_fu_94_reg[63]_0 [48]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[48]),
        .O(\empty_22_fu_94[48]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[56]_i_2 
       (.I0(\empty_22_fu_94_reg[63]_0 [63]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[63]),
        .O(\empty_22_fu_94[56]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[56]_i_3 
       (.I0(\empty_22_fu_94_reg[63]_0 [62]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[62]),
        .O(\empty_22_fu_94[56]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[56]_i_4 
       (.I0(\empty_22_fu_94_reg[63]_0 [61]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[61]),
        .O(\empty_22_fu_94[56]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[56]_i_5 
       (.I0(\empty_22_fu_94_reg[63]_0 [60]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[60]),
        .O(\empty_22_fu_94[56]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[56]_i_6 
       (.I0(\empty_22_fu_94_reg[63]_0 [59]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[59]),
        .O(\empty_22_fu_94[56]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[56]_i_7 
       (.I0(\empty_22_fu_94_reg[63]_0 [58]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[58]),
        .O(\empty_22_fu_94[56]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[56]_i_8 
       (.I0(\empty_22_fu_94_reg[63]_0 [57]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[57]),
        .O(\empty_22_fu_94[56]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[56]_i_9 
       (.I0(\empty_22_fu_94_reg[63]_0 [56]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[56]),
        .O(\empty_22_fu_94[56]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[8]_i_2 
       (.I0(\empty_22_fu_94_reg[63]_0 [15]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[15]),
        .O(\empty_22_fu_94[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[8]_i_3 
       (.I0(\empty_22_fu_94_reg[63]_0 [14]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[14]),
        .O(\empty_22_fu_94[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[8]_i_4 
       (.I0(\empty_22_fu_94_reg[63]_0 [13]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[13]),
        .O(\empty_22_fu_94[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[8]_i_5 
       (.I0(\empty_22_fu_94_reg[63]_0 [12]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[12]),
        .O(\empty_22_fu_94[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[8]_i_6 
       (.I0(\empty_22_fu_94_reg[63]_0 [11]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[11]),
        .O(\empty_22_fu_94[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[8]_i_7 
       (.I0(\empty_22_fu_94_reg[63]_0 [10]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[10]),
        .O(\empty_22_fu_94[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[8]_i_8 
       (.I0(\empty_22_fu_94_reg[63]_0 [9]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[9]),
        .O(\empty_22_fu_94[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_22_fu_94[8]_i_9 
       (.I0(\empty_22_fu_94_reg[63]_0 [8]),
        .I1(ap_NS_fsm1),
        .I2(empty_22_fu_94_reg[8]),
        .O(\empty_22_fu_94[8]_i_9_n_0 ));
  FDRE \empty_22_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[0]_i_2_n_15 ),
        .Q(empty_22_fu_94_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_94_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_22_fu_94_reg[0]_i_2_n_0 ,\empty_22_fu_94_reg[0]_i_2_n_1 ,\empty_22_fu_94_reg[0]_i_2_n_2 ,\empty_22_fu_94_reg[0]_i_2_n_3 ,\empty_22_fu_94_reg[0]_i_2_n_4 ,\empty_22_fu_94_reg[0]_i_2_n_5 ,\empty_22_fu_94_reg[0]_i_2_n_6 ,\empty_22_fu_94_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\empty_22_fu_94[0]_i_3_n_0 }),
        .O({\empty_22_fu_94_reg[0]_i_2_n_8 ,\empty_22_fu_94_reg[0]_i_2_n_9 ,\empty_22_fu_94_reg[0]_i_2_n_10 ,\empty_22_fu_94_reg[0]_i_2_n_11 ,\empty_22_fu_94_reg[0]_i_2_n_12 ,\empty_22_fu_94_reg[0]_i_2_n_13 ,\empty_22_fu_94_reg[0]_i_2_n_14 ,\empty_22_fu_94_reg[0]_i_2_n_15 }),
        .S({\empty_22_fu_94[0]_i_4_n_0 ,\empty_22_fu_94[0]_i_5_n_0 ,\empty_22_fu_94[0]_i_6_n_0 ,\empty_22_fu_94[0]_i_7_n_0 ,\empty_22_fu_94[0]_i_8_n_0 ,\empty_22_fu_94[0]_i_9_n_0 ,\empty_22_fu_94[0]_i_10_n_0 ,\empty_22_fu_94[0]_i_11_n_0 }));
  FDRE \empty_22_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[8]_i_1_n_13 ),
        .Q(empty_22_fu_94_reg[10]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[11] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[8]_i_1_n_12 ),
        .Q(empty_22_fu_94_reg[11]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[12] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[8]_i_1_n_11 ),
        .Q(empty_22_fu_94_reg[12]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[13] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[8]_i_1_n_10 ),
        .Q(empty_22_fu_94_reg[13]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[14] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[8]_i_1_n_9 ),
        .Q(empty_22_fu_94_reg[14]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[15] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[8]_i_1_n_8 ),
        .Q(empty_22_fu_94_reg[15]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[16] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[16]_i_1_n_15 ),
        .Q(empty_22_fu_94_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_94_reg[16]_i_1 
       (.CI(\empty_22_fu_94_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\empty_22_fu_94_reg[16]_i_1_n_0 ,\empty_22_fu_94_reg[16]_i_1_n_1 ,\empty_22_fu_94_reg[16]_i_1_n_2 ,\empty_22_fu_94_reg[16]_i_1_n_3 ,\empty_22_fu_94_reg[16]_i_1_n_4 ,\empty_22_fu_94_reg[16]_i_1_n_5 ,\empty_22_fu_94_reg[16]_i_1_n_6 ,\empty_22_fu_94_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_22_fu_94_reg[16]_i_1_n_8 ,\empty_22_fu_94_reg[16]_i_1_n_9 ,\empty_22_fu_94_reg[16]_i_1_n_10 ,\empty_22_fu_94_reg[16]_i_1_n_11 ,\empty_22_fu_94_reg[16]_i_1_n_12 ,\empty_22_fu_94_reg[16]_i_1_n_13 ,\empty_22_fu_94_reg[16]_i_1_n_14 ,\empty_22_fu_94_reg[16]_i_1_n_15 }),
        .S({\empty_22_fu_94[16]_i_2_n_0 ,\empty_22_fu_94[16]_i_3_n_0 ,\empty_22_fu_94[16]_i_4_n_0 ,\empty_22_fu_94[16]_i_5_n_0 ,\empty_22_fu_94[16]_i_6_n_0 ,\empty_22_fu_94[16]_i_7_n_0 ,\empty_22_fu_94[16]_i_8_n_0 ,\empty_22_fu_94[16]_i_9_n_0 }));
  FDRE \empty_22_fu_94_reg[17] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[16]_i_1_n_14 ),
        .Q(empty_22_fu_94_reg[17]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[18] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[16]_i_1_n_13 ),
        .Q(empty_22_fu_94_reg[18]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[19] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[16]_i_1_n_12 ),
        .Q(empty_22_fu_94_reg[19]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[0]_i_2_n_14 ),
        .Q(empty_22_fu_94_reg[1]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[20] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[16]_i_1_n_11 ),
        .Q(empty_22_fu_94_reg[20]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[21] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[16]_i_1_n_10 ),
        .Q(empty_22_fu_94_reg[21]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[22] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[16]_i_1_n_9 ),
        .Q(empty_22_fu_94_reg[22]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[23] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[16]_i_1_n_8 ),
        .Q(empty_22_fu_94_reg[23]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[24] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[24]_i_1_n_15 ),
        .Q(empty_22_fu_94_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_94_reg[24]_i_1 
       (.CI(\empty_22_fu_94_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\empty_22_fu_94_reg[24]_i_1_n_0 ,\empty_22_fu_94_reg[24]_i_1_n_1 ,\empty_22_fu_94_reg[24]_i_1_n_2 ,\empty_22_fu_94_reg[24]_i_1_n_3 ,\empty_22_fu_94_reg[24]_i_1_n_4 ,\empty_22_fu_94_reg[24]_i_1_n_5 ,\empty_22_fu_94_reg[24]_i_1_n_6 ,\empty_22_fu_94_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_22_fu_94_reg[24]_i_1_n_8 ,\empty_22_fu_94_reg[24]_i_1_n_9 ,\empty_22_fu_94_reg[24]_i_1_n_10 ,\empty_22_fu_94_reg[24]_i_1_n_11 ,\empty_22_fu_94_reg[24]_i_1_n_12 ,\empty_22_fu_94_reg[24]_i_1_n_13 ,\empty_22_fu_94_reg[24]_i_1_n_14 ,\empty_22_fu_94_reg[24]_i_1_n_15 }),
        .S({\empty_22_fu_94[24]_i_2_n_0 ,\empty_22_fu_94[24]_i_3_n_0 ,\empty_22_fu_94[24]_i_4_n_0 ,\empty_22_fu_94[24]_i_5_n_0 ,\empty_22_fu_94[24]_i_6_n_0 ,\empty_22_fu_94[24]_i_7_n_0 ,\empty_22_fu_94[24]_i_8_n_0 ,\empty_22_fu_94[24]_i_9_n_0 }));
  FDRE \empty_22_fu_94_reg[25] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[24]_i_1_n_14 ),
        .Q(empty_22_fu_94_reg[25]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[26] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[24]_i_1_n_13 ),
        .Q(empty_22_fu_94_reg[26]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[27] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[24]_i_1_n_12 ),
        .Q(empty_22_fu_94_reg[27]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[28] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[24]_i_1_n_11 ),
        .Q(empty_22_fu_94_reg[28]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[29] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[24]_i_1_n_10 ),
        .Q(empty_22_fu_94_reg[29]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[0]_i_2_n_13 ),
        .Q(empty_22_fu_94_reg[2]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[30] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[24]_i_1_n_9 ),
        .Q(empty_22_fu_94_reg[30]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[31] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[24]_i_1_n_8 ),
        .Q(empty_22_fu_94_reg[31]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[32] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[32]_i_1_n_15 ),
        .Q(empty_22_fu_94_reg[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_94_reg[32]_i_1 
       (.CI(\empty_22_fu_94_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\empty_22_fu_94_reg[32]_i_1_n_0 ,\empty_22_fu_94_reg[32]_i_1_n_1 ,\empty_22_fu_94_reg[32]_i_1_n_2 ,\empty_22_fu_94_reg[32]_i_1_n_3 ,\empty_22_fu_94_reg[32]_i_1_n_4 ,\empty_22_fu_94_reg[32]_i_1_n_5 ,\empty_22_fu_94_reg[32]_i_1_n_6 ,\empty_22_fu_94_reg[32]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_22_fu_94_reg[32]_i_1_n_8 ,\empty_22_fu_94_reg[32]_i_1_n_9 ,\empty_22_fu_94_reg[32]_i_1_n_10 ,\empty_22_fu_94_reg[32]_i_1_n_11 ,\empty_22_fu_94_reg[32]_i_1_n_12 ,\empty_22_fu_94_reg[32]_i_1_n_13 ,\empty_22_fu_94_reg[32]_i_1_n_14 ,\empty_22_fu_94_reg[32]_i_1_n_15 }),
        .S({\empty_22_fu_94[32]_i_2_n_0 ,\empty_22_fu_94[32]_i_3_n_0 ,\empty_22_fu_94[32]_i_4_n_0 ,\empty_22_fu_94[32]_i_5_n_0 ,\empty_22_fu_94[32]_i_6_n_0 ,\empty_22_fu_94[32]_i_7_n_0 ,\empty_22_fu_94[32]_i_8_n_0 ,\empty_22_fu_94[32]_i_9_n_0 }));
  FDRE \empty_22_fu_94_reg[33] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[32]_i_1_n_14 ),
        .Q(empty_22_fu_94_reg[33]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[34] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[32]_i_1_n_13 ),
        .Q(empty_22_fu_94_reg[34]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[35] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[32]_i_1_n_12 ),
        .Q(empty_22_fu_94_reg[35]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[36] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[32]_i_1_n_11 ),
        .Q(empty_22_fu_94_reg[36]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[37] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[32]_i_1_n_10 ),
        .Q(empty_22_fu_94_reg[37]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[38] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[32]_i_1_n_9 ),
        .Q(empty_22_fu_94_reg[38]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[39] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[32]_i_1_n_8 ),
        .Q(empty_22_fu_94_reg[39]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[0]_i_2_n_12 ),
        .Q(empty_22_fu_94_reg[3]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[40] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[40]_i_1_n_15 ),
        .Q(empty_22_fu_94_reg[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_94_reg[40]_i_1 
       (.CI(\empty_22_fu_94_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\empty_22_fu_94_reg[40]_i_1_n_0 ,\empty_22_fu_94_reg[40]_i_1_n_1 ,\empty_22_fu_94_reg[40]_i_1_n_2 ,\empty_22_fu_94_reg[40]_i_1_n_3 ,\empty_22_fu_94_reg[40]_i_1_n_4 ,\empty_22_fu_94_reg[40]_i_1_n_5 ,\empty_22_fu_94_reg[40]_i_1_n_6 ,\empty_22_fu_94_reg[40]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_22_fu_94_reg[40]_i_1_n_8 ,\empty_22_fu_94_reg[40]_i_1_n_9 ,\empty_22_fu_94_reg[40]_i_1_n_10 ,\empty_22_fu_94_reg[40]_i_1_n_11 ,\empty_22_fu_94_reg[40]_i_1_n_12 ,\empty_22_fu_94_reg[40]_i_1_n_13 ,\empty_22_fu_94_reg[40]_i_1_n_14 ,\empty_22_fu_94_reg[40]_i_1_n_15 }),
        .S({\empty_22_fu_94[40]_i_2_n_0 ,\empty_22_fu_94[40]_i_3_n_0 ,\empty_22_fu_94[40]_i_4_n_0 ,\empty_22_fu_94[40]_i_5_n_0 ,\empty_22_fu_94[40]_i_6_n_0 ,\empty_22_fu_94[40]_i_7_n_0 ,\empty_22_fu_94[40]_i_8_n_0 ,\empty_22_fu_94[40]_i_9_n_0 }));
  FDRE \empty_22_fu_94_reg[41] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[40]_i_1_n_14 ),
        .Q(empty_22_fu_94_reg[41]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[42] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[40]_i_1_n_13 ),
        .Q(empty_22_fu_94_reg[42]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[43] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[40]_i_1_n_12 ),
        .Q(empty_22_fu_94_reg[43]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[44] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[40]_i_1_n_11 ),
        .Q(empty_22_fu_94_reg[44]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[45] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[40]_i_1_n_10 ),
        .Q(empty_22_fu_94_reg[45]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[46] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[40]_i_1_n_9 ),
        .Q(empty_22_fu_94_reg[46]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[47] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[40]_i_1_n_8 ),
        .Q(empty_22_fu_94_reg[47]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[48] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[48]_i_1_n_15 ),
        .Q(empty_22_fu_94_reg[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_94_reg[48]_i_1 
       (.CI(\empty_22_fu_94_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\empty_22_fu_94_reg[48]_i_1_n_0 ,\empty_22_fu_94_reg[48]_i_1_n_1 ,\empty_22_fu_94_reg[48]_i_1_n_2 ,\empty_22_fu_94_reg[48]_i_1_n_3 ,\empty_22_fu_94_reg[48]_i_1_n_4 ,\empty_22_fu_94_reg[48]_i_1_n_5 ,\empty_22_fu_94_reg[48]_i_1_n_6 ,\empty_22_fu_94_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_22_fu_94_reg[48]_i_1_n_8 ,\empty_22_fu_94_reg[48]_i_1_n_9 ,\empty_22_fu_94_reg[48]_i_1_n_10 ,\empty_22_fu_94_reg[48]_i_1_n_11 ,\empty_22_fu_94_reg[48]_i_1_n_12 ,\empty_22_fu_94_reg[48]_i_1_n_13 ,\empty_22_fu_94_reg[48]_i_1_n_14 ,\empty_22_fu_94_reg[48]_i_1_n_15 }),
        .S({\empty_22_fu_94[48]_i_2_n_0 ,\empty_22_fu_94[48]_i_3_n_0 ,\empty_22_fu_94[48]_i_4_n_0 ,\empty_22_fu_94[48]_i_5_n_0 ,\empty_22_fu_94[48]_i_6_n_0 ,\empty_22_fu_94[48]_i_7_n_0 ,\empty_22_fu_94[48]_i_8_n_0 ,\empty_22_fu_94[48]_i_9_n_0 }));
  FDRE \empty_22_fu_94_reg[49] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[48]_i_1_n_14 ),
        .Q(empty_22_fu_94_reg[49]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[0]_i_2_n_11 ),
        .Q(empty_22_fu_94_reg[4]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[50] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[48]_i_1_n_13 ),
        .Q(empty_22_fu_94_reg[50]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[51] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[48]_i_1_n_12 ),
        .Q(empty_22_fu_94_reg[51]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[52] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[48]_i_1_n_11 ),
        .Q(empty_22_fu_94_reg[52]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[53] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[48]_i_1_n_10 ),
        .Q(empty_22_fu_94_reg[53]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[54] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[48]_i_1_n_9 ),
        .Q(empty_22_fu_94_reg[54]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[55] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[48]_i_1_n_8 ),
        .Q(empty_22_fu_94_reg[55]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[56] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[56]_i_1_n_15 ),
        .Q(empty_22_fu_94_reg[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_94_reg[56]_i_1 
       (.CI(\empty_22_fu_94_reg[48]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_22_fu_94_reg[56]_i_1_CO_UNCONNECTED [7],\empty_22_fu_94_reg[56]_i_1_n_1 ,\empty_22_fu_94_reg[56]_i_1_n_2 ,\empty_22_fu_94_reg[56]_i_1_n_3 ,\empty_22_fu_94_reg[56]_i_1_n_4 ,\empty_22_fu_94_reg[56]_i_1_n_5 ,\empty_22_fu_94_reg[56]_i_1_n_6 ,\empty_22_fu_94_reg[56]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_22_fu_94_reg[56]_i_1_n_8 ,\empty_22_fu_94_reg[56]_i_1_n_9 ,\empty_22_fu_94_reg[56]_i_1_n_10 ,\empty_22_fu_94_reg[56]_i_1_n_11 ,\empty_22_fu_94_reg[56]_i_1_n_12 ,\empty_22_fu_94_reg[56]_i_1_n_13 ,\empty_22_fu_94_reg[56]_i_1_n_14 ,\empty_22_fu_94_reg[56]_i_1_n_15 }),
        .S({\empty_22_fu_94[56]_i_2_n_0 ,\empty_22_fu_94[56]_i_3_n_0 ,\empty_22_fu_94[56]_i_4_n_0 ,\empty_22_fu_94[56]_i_5_n_0 ,\empty_22_fu_94[56]_i_6_n_0 ,\empty_22_fu_94[56]_i_7_n_0 ,\empty_22_fu_94[56]_i_8_n_0 ,\empty_22_fu_94[56]_i_9_n_0 }));
  FDRE \empty_22_fu_94_reg[57] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[56]_i_1_n_14 ),
        .Q(empty_22_fu_94_reg[57]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[58] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[56]_i_1_n_13 ),
        .Q(empty_22_fu_94_reg[58]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[59] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[56]_i_1_n_12 ),
        .Q(empty_22_fu_94_reg[59]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[0]_i_2_n_10 ),
        .Q(empty_22_fu_94_reg[5]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[60] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[56]_i_1_n_11 ),
        .Q(empty_22_fu_94_reg[60]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[61] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[56]_i_1_n_10 ),
        .Q(empty_22_fu_94_reg[61]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[62] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[56]_i_1_n_9 ),
        .Q(empty_22_fu_94_reg[62]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[63] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[56]_i_1_n_8 ),
        .Q(empty_22_fu_94_reg[63]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[0]_i_2_n_9 ),
        .Q(empty_22_fu_94_reg[6]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[0]_i_2_n_8 ),
        .Q(empty_22_fu_94_reg[7]),
        .R(1'b0));
  FDRE \empty_22_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[8]_i_1_n_15 ),
        .Q(empty_22_fu_94_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_22_fu_94_reg[8]_i_1 
       (.CI(\empty_22_fu_94_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\empty_22_fu_94_reg[8]_i_1_n_0 ,\empty_22_fu_94_reg[8]_i_1_n_1 ,\empty_22_fu_94_reg[8]_i_1_n_2 ,\empty_22_fu_94_reg[8]_i_1_n_3 ,\empty_22_fu_94_reg[8]_i_1_n_4 ,\empty_22_fu_94_reg[8]_i_1_n_5 ,\empty_22_fu_94_reg[8]_i_1_n_6 ,\empty_22_fu_94_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_22_fu_94_reg[8]_i_1_n_8 ,\empty_22_fu_94_reg[8]_i_1_n_9 ,\empty_22_fu_94_reg[8]_i_1_n_10 ,\empty_22_fu_94_reg[8]_i_1_n_11 ,\empty_22_fu_94_reg[8]_i_1_n_12 ,\empty_22_fu_94_reg[8]_i_1_n_13 ,\empty_22_fu_94_reg[8]_i_1_n_14 ,\empty_22_fu_94_reg[8]_i_1_n_15 }),
        .S({\empty_22_fu_94[8]_i_2_n_0 ,\empty_22_fu_94[8]_i_3_n_0 ,\empty_22_fu_94[8]_i_4_n_0 ,\empty_22_fu_94[8]_i_5_n_0 ,\empty_22_fu_94[8]_i_6_n_0 ,\empty_22_fu_94[8]_i_7_n_0 ,\empty_22_fu_94[8]_i_8_n_0 ,\empty_22_fu_94[8]_i_9_n_0 }));
  FDRE \empty_22_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(\empty_22_fu_94[0]_i_1_n_0 ),
        .D(\empty_22_fu_94_reg[8]_i_1_n_14 ),
        .Q(empty_22_fu_94_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55D5555500000000)) 
    full_n_i_2__2
       (.I0(gmem_BVALID),
        .I1(p_vld_reg_333_pp0_iter6_reg),
        .I2(gmem_AWVALID1__0),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_enable_reg_pp0_iter7_reg_0),
        .I5(full_n_reg),
        .O(p_10_in));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_start_reg_i_1
       (.I0(\int_written_reg[0] [1]),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_ready),
        .I2(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_V_fu_90[0]_i_1 
       (.I0(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \i_V_fu_90[0]_i_2 
       (.I0(s_axis_TVALID_int_regslice),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(CO),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(ap_enable_reg_pp0_iter0),
        .O(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_fu_90[0]_i_4 
       (.I0(i_V_fu_90_reg[0]),
        .O(\i_V_fu_90[0]_i_4_n_0 ));
  FDRE \i_V_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[0]_i_3_n_15 ),
        .Q(i_V_fu_90_reg[0]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_90_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_V_fu_90_reg[0]_i_3_n_0 ,\i_V_fu_90_reg[0]_i_3_n_1 ,\i_V_fu_90_reg[0]_i_3_n_2 ,\i_V_fu_90_reg[0]_i_3_n_3 ,\i_V_fu_90_reg[0]_i_3_n_4 ,\i_V_fu_90_reg[0]_i_3_n_5 ,\i_V_fu_90_reg[0]_i_3_n_6 ,\i_V_fu_90_reg[0]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_V_fu_90_reg[0]_i_3_n_8 ,\i_V_fu_90_reg[0]_i_3_n_9 ,\i_V_fu_90_reg[0]_i_3_n_10 ,\i_V_fu_90_reg[0]_i_3_n_11 ,\i_V_fu_90_reg[0]_i_3_n_12 ,\i_V_fu_90_reg[0]_i_3_n_13 ,\i_V_fu_90_reg[0]_i_3_n_14 ,\i_V_fu_90_reg[0]_i_3_n_15 }),
        .S({i_V_fu_90_reg[7:1],\i_V_fu_90[0]_i_4_n_0 }));
  FDRE \i_V_fu_90_reg[10] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[8]_i_1_n_13 ),
        .Q(i_V_fu_90_reg[10]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[11] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[8]_i_1_n_12 ),
        .Q(i_V_fu_90_reg[11]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[12] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[8]_i_1_n_11 ),
        .Q(i_V_fu_90_reg[12]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[13] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[8]_i_1_n_10 ),
        .Q(i_V_fu_90_reg[13]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[14] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[8]_i_1_n_9 ),
        .Q(i_V_fu_90_reg[14]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[15] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[8]_i_1_n_8 ),
        .Q(i_V_fu_90_reg[15]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[16] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[16]_i_1_n_15 ),
        .Q(i_V_fu_90_reg[16]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_90_reg[16]_i_1 
       (.CI(\i_V_fu_90_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_V_fu_90_reg[16]_i_1_n_0 ,\i_V_fu_90_reg[16]_i_1_n_1 ,\i_V_fu_90_reg[16]_i_1_n_2 ,\i_V_fu_90_reg[16]_i_1_n_3 ,\i_V_fu_90_reg[16]_i_1_n_4 ,\i_V_fu_90_reg[16]_i_1_n_5 ,\i_V_fu_90_reg[16]_i_1_n_6 ,\i_V_fu_90_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_fu_90_reg[16]_i_1_n_8 ,\i_V_fu_90_reg[16]_i_1_n_9 ,\i_V_fu_90_reg[16]_i_1_n_10 ,\i_V_fu_90_reg[16]_i_1_n_11 ,\i_V_fu_90_reg[16]_i_1_n_12 ,\i_V_fu_90_reg[16]_i_1_n_13 ,\i_V_fu_90_reg[16]_i_1_n_14 ,\i_V_fu_90_reg[16]_i_1_n_15 }),
        .S(i_V_fu_90_reg[23:16]));
  FDRE \i_V_fu_90_reg[17] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[16]_i_1_n_14 ),
        .Q(i_V_fu_90_reg[17]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[18] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[16]_i_1_n_13 ),
        .Q(i_V_fu_90_reg[18]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[19] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[16]_i_1_n_12 ),
        .Q(i_V_fu_90_reg[19]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[0]_i_3_n_14 ),
        .Q(i_V_fu_90_reg[1]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[20] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[16]_i_1_n_11 ),
        .Q(i_V_fu_90_reg[20]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[21] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[16]_i_1_n_10 ),
        .Q(i_V_fu_90_reg[21]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[22] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[16]_i_1_n_9 ),
        .Q(i_V_fu_90_reg[22]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[23] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[16]_i_1_n_8 ),
        .Q(i_V_fu_90_reg[23]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[24] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[24]_i_1_n_15 ),
        .Q(i_V_fu_90_reg[24]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_90_reg[24]_i_1 
       (.CI(\i_V_fu_90_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_V_fu_90_reg[24]_i_1_n_0 ,\i_V_fu_90_reg[24]_i_1_n_1 ,\i_V_fu_90_reg[24]_i_1_n_2 ,\i_V_fu_90_reg[24]_i_1_n_3 ,\i_V_fu_90_reg[24]_i_1_n_4 ,\i_V_fu_90_reg[24]_i_1_n_5 ,\i_V_fu_90_reg[24]_i_1_n_6 ,\i_V_fu_90_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_fu_90_reg[24]_i_1_n_8 ,\i_V_fu_90_reg[24]_i_1_n_9 ,\i_V_fu_90_reg[24]_i_1_n_10 ,\i_V_fu_90_reg[24]_i_1_n_11 ,\i_V_fu_90_reg[24]_i_1_n_12 ,\i_V_fu_90_reg[24]_i_1_n_13 ,\i_V_fu_90_reg[24]_i_1_n_14 ,\i_V_fu_90_reg[24]_i_1_n_15 }),
        .S(i_V_fu_90_reg[31:24]));
  FDRE \i_V_fu_90_reg[25] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[24]_i_1_n_14 ),
        .Q(i_V_fu_90_reg[25]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[26] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[24]_i_1_n_13 ),
        .Q(i_V_fu_90_reg[26]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[27] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[24]_i_1_n_12 ),
        .Q(i_V_fu_90_reg[27]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[28] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[24]_i_1_n_11 ),
        .Q(i_V_fu_90_reg[28]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[29] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[24]_i_1_n_10 ),
        .Q(i_V_fu_90_reg[29]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[0]_i_3_n_13 ),
        .Q(i_V_fu_90_reg[2]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[30] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[24]_i_1_n_9 ),
        .Q(i_V_fu_90_reg[30]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[31] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[24]_i_1_n_8 ),
        .Q(i_V_fu_90_reg[31]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[32] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[32]_i_1_n_15 ),
        .Q(i_V_fu_90_reg[32]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_90_reg[32]_i_1 
       (.CI(\i_V_fu_90_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_V_fu_90_reg[32]_i_1_n_0 ,\i_V_fu_90_reg[32]_i_1_n_1 ,\i_V_fu_90_reg[32]_i_1_n_2 ,\i_V_fu_90_reg[32]_i_1_n_3 ,\i_V_fu_90_reg[32]_i_1_n_4 ,\i_V_fu_90_reg[32]_i_1_n_5 ,\i_V_fu_90_reg[32]_i_1_n_6 ,\i_V_fu_90_reg[32]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_fu_90_reg[32]_i_1_n_8 ,\i_V_fu_90_reg[32]_i_1_n_9 ,\i_V_fu_90_reg[32]_i_1_n_10 ,\i_V_fu_90_reg[32]_i_1_n_11 ,\i_V_fu_90_reg[32]_i_1_n_12 ,\i_V_fu_90_reg[32]_i_1_n_13 ,\i_V_fu_90_reg[32]_i_1_n_14 ,\i_V_fu_90_reg[32]_i_1_n_15 }),
        .S(i_V_fu_90_reg[39:32]));
  FDRE \i_V_fu_90_reg[33] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[32]_i_1_n_14 ),
        .Q(i_V_fu_90_reg[33]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[34] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[32]_i_1_n_13 ),
        .Q(i_V_fu_90_reg[34]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[35] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[32]_i_1_n_12 ),
        .Q(i_V_fu_90_reg[35]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[36] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[32]_i_1_n_11 ),
        .Q(i_V_fu_90_reg[36]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[37] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[32]_i_1_n_10 ),
        .Q(i_V_fu_90_reg[37]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[38] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[32]_i_1_n_9 ),
        .Q(i_V_fu_90_reg[38]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[39] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[32]_i_1_n_8 ),
        .Q(i_V_fu_90_reg[39]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[0]_i_3_n_12 ),
        .Q(i_V_fu_90_reg[3]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[40] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[40]_i_1_n_15 ),
        .Q(i_V_fu_90_reg[40]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_90_reg[40]_i_1 
       (.CI(\i_V_fu_90_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_V_fu_90_reg[40]_i_1_n_0 ,\i_V_fu_90_reg[40]_i_1_n_1 ,\i_V_fu_90_reg[40]_i_1_n_2 ,\i_V_fu_90_reg[40]_i_1_n_3 ,\i_V_fu_90_reg[40]_i_1_n_4 ,\i_V_fu_90_reg[40]_i_1_n_5 ,\i_V_fu_90_reg[40]_i_1_n_6 ,\i_V_fu_90_reg[40]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_fu_90_reg[40]_i_1_n_8 ,\i_V_fu_90_reg[40]_i_1_n_9 ,\i_V_fu_90_reg[40]_i_1_n_10 ,\i_V_fu_90_reg[40]_i_1_n_11 ,\i_V_fu_90_reg[40]_i_1_n_12 ,\i_V_fu_90_reg[40]_i_1_n_13 ,\i_V_fu_90_reg[40]_i_1_n_14 ,\i_V_fu_90_reg[40]_i_1_n_15 }),
        .S(i_V_fu_90_reg[47:40]));
  FDRE \i_V_fu_90_reg[41] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[40]_i_1_n_14 ),
        .Q(i_V_fu_90_reg[41]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[42] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[40]_i_1_n_13 ),
        .Q(i_V_fu_90_reg[42]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[43] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[40]_i_1_n_12 ),
        .Q(i_V_fu_90_reg[43]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[44] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[40]_i_1_n_11 ),
        .Q(i_V_fu_90_reg[44]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[45] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[40]_i_1_n_10 ),
        .Q(i_V_fu_90_reg[45]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[46] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[40]_i_1_n_9 ),
        .Q(i_V_fu_90_reg[46]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[47] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[40]_i_1_n_8 ),
        .Q(i_V_fu_90_reg[47]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[48] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[48]_i_1_n_15 ),
        .Q(i_V_fu_90_reg[48]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_90_reg[48]_i_1 
       (.CI(\i_V_fu_90_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_V_fu_90_reg[48]_i_1_n_0 ,\i_V_fu_90_reg[48]_i_1_n_1 ,\i_V_fu_90_reg[48]_i_1_n_2 ,\i_V_fu_90_reg[48]_i_1_n_3 ,\i_V_fu_90_reg[48]_i_1_n_4 ,\i_V_fu_90_reg[48]_i_1_n_5 ,\i_V_fu_90_reg[48]_i_1_n_6 ,\i_V_fu_90_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_fu_90_reg[48]_i_1_n_8 ,\i_V_fu_90_reg[48]_i_1_n_9 ,\i_V_fu_90_reg[48]_i_1_n_10 ,\i_V_fu_90_reg[48]_i_1_n_11 ,\i_V_fu_90_reg[48]_i_1_n_12 ,\i_V_fu_90_reg[48]_i_1_n_13 ,\i_V_fu_90_reg[48]_i_1_n_14 ,\i_V_fu_90_reg[48]_i_1_n_15 }),
        .S(i_V_fu_90_reg[55:48]));
  FDRE \i_V_fu_90_reg[49] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[48]_i_1_n_14 ),
        .Q(i_V_fu_90_reg[49]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[0]_i_3_n_11 ),
        .Q(i_V_fu_90_reg[4]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[50] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[48]_i_1_n_13 ),
        .Q(i_V_fu_90_reg[50]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[51] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[48]_i_1_n_12 ),
        .Q(i_V_fu_90_reg[51]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[52] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[48]_i_1_n_11 ),
        .Q(i_V_fu_90_reg[52]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[53] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[48]_i_1_n_10 ),
        .Q(i_V_fu_90_reg[53]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[54] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[48]_i_1_n_9 ),
        .Q(i_V_fu_90_reg[54]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[55] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[48]_i_1_n_8 ),
        .Q(i_V_fu_90_reg[55]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[56] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[56]_i_1_n_15 ),
        .Q(i_V_fu_90_reg[56]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_90_reg[56]_i_1 
       (.CI(\i_V_fu_90_reg[48]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_V_fu_90_reg[56]_i_1_CO_UNCONNECTED [7],\i_V_fu_90_reg[56]_i_1_n_1 ,\i_V_fu_90_reg[56]_i_1_n_2 ,\i_V_fu_90_reg[56]_i_1_n_3 ,\i_V_fu_90_reg[56]_i_1_n_4 ,\i_V_fu_90_reg[56]_i_1_n_5 ,\i_V_fu_90_reg[56]_i_1_n_6 ,\i_V_fu_90_reg[56]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_fu_90_reg[56]_i_1_n_8 ,\i_V_fu_90_reg[56]_i_1_n_9 ,\i_V_fu_90_reg[56]_i_1_n_10 ,\i_V_fu_90_reg[56]_i_1_n_11 ,\i_V_fu_90_reg[56]_i_1_n_12 ,\i_V_fu_90_reg[56]_i_1_n_13 ,\i_V_fu_90_reg[56]_i_1_n_14 ,\i_V_fu_90_reg[56]_i_1_n_15 }),
        .S(i_V_fu_90_reg[63:56]));
  FDRE \i_V_fu_90_reg[57] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[56]_i_1_n_14 ),
        .Q(i_V_fu_90_reg[57]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[58] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[56]_i_1_n_13 ),
        .Q(i_V_fu_90_reg[58]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[59] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[56]_i_1_n_12 ),
        .Q(i_V_fu_90_reg[59]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[0]_i_3_n_10 ),
        .Q(i_V_fu_90_reg[5]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[60] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[56]_i_1_n_11 ),
        .Q(i_V_fu_90_reg[60]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[61] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[56]_i_1_n_10 ),
        .Q(i_V_fu_90_reg[61]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[62] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[56]_i_1_n_9 ),
        .Q(i_V_fu_90_reg[62]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[63] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[56]_i_1_n_8 ),
        .Q(i_V_fu_90_reg[63]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[0]_i_3_n_9 ),
        .Q(i_V_fu_90_reg[6]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[0]_i_3_n_8 ),
        .Q(i_V_fu_90_reg[7]),
        .R(ap_NS_fsm1));
  FDRE \i_V_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[8]_i_1_n_15 ),
        .Q(i_V_fu_90_reg[8]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_V_fu_90_reg[8]_i_1 
       (.CI(\i_V_fu_90_reg[0]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_V_fu_90_reg[8]_i_1_n_0 ,\i_V_fu_90_reg[8]_i_1_n_1 ,\i_V_fu_90_reg[8]_i_1_n_2 ,\i_V_fu_90_reg[8]_i_1_n_3 ,\i_V_fu_90_reg[8]_i_1_n_4 ,\i_V_fu_90_reg[8]_i_1_n_5 ,\i_V_fu_90_reg[8]_i_1_n_6 ,\i_V_fu_90_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_V_fu_90_reg[8]_i_1_n_8 ,\i_V_fu_90_reg[8]_i_1_n_9 ,\i_V_fu_90_reg[8]_i_1_n_10 ,\i_V_fu_90_reg[8]_i_1_n_11 ,\i_V_fu_90_reg[8]_i_1_n_12 ,\i_V_fu_90_reg[8]_i_1_n_13 ,\i_V_fu_90_reg[8]_i_1_n_14 ,\i_V_fu_90_reg[8]_i_1_n_15 }),
        .S(i_V_fu_90_reg[15:8]));
  FDRE \i_V_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .D(\i_V_fu_90_reg[8]_i_1_n_14 ),
        .Q(i_V_fu_90_reg[9]),
        .R(ap_NS_fsm1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln1057_fu_216_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1057_fu_216_p2_carry_n_0,icmp_ln1057_fu_216_p2_carry_n_1,icmp_ln1057_fu_216_p2_carry_n_2,icmp_ln1057_fu_216_p2_carry_n_3,icmp_ln1057_fu_216_p2_carry_n_4,icmp_ln1057_fu_216_p2_carry_n_5,icmp_ln1057_fu_216_p2_carry_n_6,icmp_ln1057_fu_216_p2_carry_n_7}),
        .DI({icmp_ln1057_fu_216_p2_carry_i_1_n_0,icmp_ln1057_fu_216_p2_carry_i_2_n_0,icmp_ln1057_fu_216_p2_carry_i_3_n_0,icmp_ln1057_fu_216_p2_carry_i_4_n_0,icmp_ln1057_fu_216_p2_carry_i_5_n_0,icmp_ln1057_fu_216_p2_carry_i_6_n_0,icmp_ln1057_fu_216_p2_carry_i_7_n_0,icmp_ln1057_fu_216_p2_carry_i_8_n_0}),
        .O(NLW_icmp_ln1057_fu_216_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln1057_fu_216_p2_carry_i_9_n_0,icmp_ln1057_fu_216_p2_carry_i_10_n_0,icmp_ln1057_fu_216_p2_carry_i_11_n_0,icmp_ln1057_fu_216_p2_carry_i_12_n_0,icmp_ln1057_fu_216_p2_carry_i_13_n_0,icmp_ln1057_fu_216_p2_carry_i_14_n_0,icmp_ln1057_fu_216_p2_carry_i_15_n_0,icmp_ln1057_fu_216_p2_carry_i_16_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln1057_fu_216_p2_carry__0
       (.CI(icmp_ln1057_fu_216_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1057_fu_216_p2_carry__0_n_0,icmp_ln1057_fu_216_p2_carry__0_n_1,icmp_ln1057_fu_216_p2_carry__0_n_2,icmp_ln1057_fu_216_p2_carry__0_n_3,icmp_ln1057_fu_216_p2_carry__0_n_4,icmp_ln1057_fu_216_p2_carry__0_n_5,icmp_ln1057_fu_216_p2_carry__0_n_6,icmp_ln1057_fu_216_p2_carry__0_n_7}),
        .DI({icmp_ln1057_fu_216_p2_carry__0_i_1_n_0,icmp_ln1057_fu_216_p2_carry__0_i_2_n_0,icmp_ln1057_fu_216_p2_carry__0_i_3_n_0,icmp_ln1057_fu_216_p2_carry__0_i_4_n_0,icmp_ln1057_fu_216_p2_carry__0_i_5_n_0,icmp_ln1057_fu_216_p2_carry__0_i_6_n_0,icmp_ln1057_fu_216_p2_carry__0_i_7_n_0,icmp_ln1057_fu_216_p2_carry__0_i_8_n_0}),
        .O(NLW_icmp_ln1057_fu_216_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({icmp_ln1057_fu_216_p2_carry__0_i_9_n_0,icmp_ln1057_fu_216_p2_carry__0_i_10_n_0,icmp_ln1057_fu_216_p2_carry__0_i_11_n_0,icmp_ln1057_fu_216_p2_carry__0_i_12_n_0,icmp_ln1057_fu_216_p2_carry__0_i_13_n_0,icmp_ln1057_fu_216_p2_carry__0_i_14_n_0,icmp_ln1057_fu_216_p2_carry__0_i_15_n_0,icmp_ln1057_fu_216_p2_carry__0_i_16_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__0_i_1
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[30]),
        .I1(i_V_fu_90_reg[30]),
        .I2(i_V_fu_90_reg[31]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[31]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__0_i_10
       (.I0(i_V_fu_90_reg[29]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[29]),
        .I2(i_V_fu_90_reg[28]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[28]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__0_i_11
       (.I0(i_V_fu_90_reg[27]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[27]),
        .I2(i_V_fu_90_reg[26]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[26]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__0_i_12
       (.I0(i_V_fu_90_reg[25]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[25]),
        .I2(i_V_fu_90_reg[24]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[24]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__0_i_13
       (.I0(i_V_fu_90_reg[23]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[23]),
        .I2(i_V_fu_90_reg[22]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[22]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__0_i_14
       (.I0(i_V_fu_90_reg[21]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[21]),
        .I2(i_V_fu_90_reg[20]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[20]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__0_i_15
       (.I0(i_V_fu_90_reg[19]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[19]),
        .I2(i_V_fu_90_reg[18]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[18]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__0_i_16
       (.I0(i_V_fu_90_reg[17]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[17]),
        .I2(i_V_fu_90_reg[16]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[16]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__0_i_2
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[28]),
        .I1(i_V_fu_90_reg[28]),
        .I2(i_V_fu_90_reg[29]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[29]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__0_i_3
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[26]),
        .I1(i_V_fu_90_reg[26]),
        .I2(i_V_fu_90_reg[27]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[27]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__0_i_4
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[24]),
        .I1(i_V_fu_90_reg[24]),
        .I2(i_V_fu_90_reg[25]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[25]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__0_i_5
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[22]),
        .I1(i_V_fu_90_reg[22]),
        .I2(i_V_fu_90_reg[23]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[23]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__0_i_6
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[20]),
        .I1(i_V_fu_90_reg[20]),
        .I2(i_V_fu_90_reg[21]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[21]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__0_i_7
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[18]),
        .I1(i_V_fu_90_reg[18]),
        .I2(i_V_fu_90_reg[19]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[19]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__0_i_8
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[16]),
        .I1(i_V_fu_90_reg[16]),
        .I2(i_V_fu_90_reg[17]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[17]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__0_i_9
       (.I0(i_V_fu_90_reg[31]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[31]),
        .I2(i_V_fu_90_reg[30]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[30]),
        .O(icmp_ln1057_fu_216_p2_carry__0_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln1057_fu_216_p2_carry__1
       (.CI(icmp_ln1057_fu_216_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1057_fu_216_p2_carry__1_n_0,icmp_ln1057_fu_216_p2_carry__1_n_1,icmp_ln1057_fu_216_p2_carry__1_n_2,icmp_ln1057_fu_216_p2_carry__1_n_3,icmp_ln1057_fu_216_p2_carry__1_n_4,icmp_ln1057_fu_216_p2_carry__1_n_5,icmp_ln1057_fu_216_p2_carry__1_n_6,icmp_ln1057_fu_216_p2_carry__1_n_7}),
        .DI({icmp_ln1057_fu_216_p2_carry__1_i_1_n_0,icmp_ln1057_fu_216_p2_carry__1_i_2_n_0,icmp_ln1057_fu_216_p2_carry__1_i_3_n_0,icmp_ln1057_fu_216_p2_carry__1_i_4_n_0,icmp_ln1057_fu_216_p2_carry__1_i_5_n_0,icmp_ln1057_fu_216_p2_carry__1_i_6_n_0,icmp_ln1057_fu_216_p2_carry__1_i_7_n_0,icmp_ln1057_fu_216_p2_carry__1_i_8_n_0}),
        .O(NLW_icmp_ln1057_fu_216_p2_carry__1_O_UNCONNECTED[7:0]),
        .S({icmp_ln1057_fu_216_p2_carry__1_i_9_n_0,icmp_ln1057_fu_216_p2_carry__1_i_10_n_0,icmp_ln1057_fu_216_p2_carry__1_i_11_n_0,icmp_ln1057_fu_216_p2_carry__1_i_12_n_0,icmp_ln1057_fu_216_p2_carry__1_i_13_n_0,icmp_ln1057_fu_216_p2_carry__1_i_14_n_0,icmp_ln1057_fu_216_p2_carry__1_i_15_n_0,icmp_ln1057_fu_216_p2_carry__1_i_16_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__1_i_1
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[46]),
        .I1(i_V_fu_90_reg[46]),
        .I2(i_V_fu_90_reg[47]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[47]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__1_i_10
       (.I0(i_V_fu_90_reg[45]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[45]),
        .I2(i_V_fu_90_reg[44]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[44]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__1_i_11
       (.I0(i_V_fu_90_reg[43]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[43]),
        .I2(i_V_fu_90_reg[42]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[42]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__1_i_12
       (.I0(i_V_fu_90_reg[41]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[41]),
        .I2(i_V_fu_90_reg[40]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[40]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__1_i_13
       (.I0(i_V_fu_90_reg[39]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[39]),
        .I2(i_V_fu_90_reg[38]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[38]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__1_i_14
       (.I0(i_V_fu_90_reg[37]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[37]),
        .I2(i_V_fu_90_reg[36]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[36]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__1_i_15
       (.I0(i_V_fu_90_reg[35]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[35]),
        .I2(i_V_fu_90_reg[34]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[34]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__1_i_16
       (.I0(i_V_fu_90_reg[33]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[33]),
        .I2(i_V_fu_90_reg[32]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[32]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__1_i_2
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[44]),
        .I1(i_V_fu_90_reg[44]),
        .I2(i_V_fu_90_reg[45]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[45]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__1_i_3
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[42]),
        .I1(i_V_fu_90_reg[42]),
        .I2(i_V_fu_90_reg[43]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[43]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__1_i_4
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[40]),
        .I1(i_V_fu_90_reg[40]),
        .I2(i_V_fu_90_reg[41]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[41]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__1_i_5
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[38]),
        .I1(i_V_fu_90_reg[38]),
        .I2(i_V_fu_90_reg[39]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[39]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__1_i_6
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[36]),
        .I1(i_V_fu_90_reg[36]),
        .I2(i_V_fu_90_reg[37]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[37]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__1_i_7
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[34]),
        .I1(i_V_fu_90_reg[34]),
        .I2(i_V_fu_90_reg[35]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[35]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__1_i_8
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[32]),
        .I1(i_V_fu_90_reg[32]),
        .I2(i_V_fu_90_reg[33]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[33]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__1_i_9
       (.I0(i_V_fu_90_reg[47]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[47]),
        .I2(i_V_fu_90_reg[46]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[46]),
        .O(icmp_ln1057_fu_216_p2_carry__1_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln1057_fu_216_p2_carry__2
       (.CI(icmp_ln1057_fu_216_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({CO,icmp_ln1057_fu_216_p2_carry__2_n_1,icmp_ln1057_fu_216_p2_carry__2_n_2,icmp_ln1057_fu_216_p2_carry__2_n_3,icmp_ln1057_fu_216_p2_carry__2_n_4,icmp_ln1057_fu_216_p2_carry__2_n_5,icmp_ln1057_fu_216_p2_carry__2_n_6,icmp_ln1057_fu_216_p2_carry__2_n_7}),
        .DI({icmp_ln1057_fu_216_p2_carry__2_i_1_n_0,icmp_ln1057_fu_216_p2_carry__2_i_2_n_0,icmp_ln1057_fu_216_p2_carry__2_i_3_n_0,icmp_ln1057_fu_216_p2_carry__2_i_4_n_0,icmp_ln1057_fu_216_p2_carry__2_i_5_n_0,icmp_ln1057_fu_216_p2_carry__2_i_6_n_0,icmp_ln1057_fu_216_p2_carry__2_i_7_n_0,icmp_ln1057_fu_216_p2_carry__2_i_8_n_0}),
        .O(NLW_icmp_ln1057_fu_216_p2_carry__2_O_UNCONNECTED[7:0]),
        .S({icmp_ln1057_fu_216_p2_carry__2_i_9_n_0,icmp_ln1057_fu_216_p2_carry__2_i_10_n_0,icmp_ln1057_fu_216_p2_carry__2_i_11_n_0,icmp_ln1057_fu_216_p2_carry__2_i_12_n_0,icmp_ln1057_fu_216_p2_carry__2_i_13_n_0,icmp_ln1057_fu_216_p2_carry__2_i_14_n_0,icmp_ln1057_fu_216_p2_carry__2_i_15_n_0,icmp_ln1057_fu_216_p2_carry__2_i_16_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__2_i_1
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[62]),
        .I1(i_V_fu_90_reg[62]),
        .I2(i_V_fu_90_reg[63]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[63]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__2_i_10
       (.I0(i_V_fu_90_reg[61]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[61]),
        .I2(i_V_fu_90_reg[60]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[60]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__2_i_11
       (.I0(i_V_fu_90_reg[59]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[59]),
        .I2(i_V_fu_90_reg[58]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[58]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__2_i_12
       (.I0(i_V_fu_90_reg[57]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[57]),
        .I2(i_V_fu_90_reg[56]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[56]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__2_i_13
       (.I0(i_V_fu_90_reg[55]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[55]),
        .I2(i_V_fu_90_reg[54]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[54]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__2_i_14
       (.I0(i_V_fu_90_reg[53]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[53]),
        .I2(i_V_fu_90_reg[52]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[52]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__2_i_15
       (.I0(i_V_fu_90_reg[51]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[51]),
        .I2(i_V_fu_90_reg[50]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[50]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__2_i_16
       (.I0(i_V_fu_90_reg[49]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[49]),
        .I2(i_V_fu_90_reg[48]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[48]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__2_i_2
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[60]),
        .I1(i_V_fu_90_reg[60]),
        .I2(i_V_fu_90_reg[61]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[61]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__2_i_3
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[58]),
        .I1(i_V_fu_90_reg[58]),
        .I2(i_V_fu_90_reg[59]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[59]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__2_i_4
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[56]),
        .I1(i_V_fu_90_reg[56]),
        .I2(i_V_fu_90_reg[57]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[57]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__2_i_5
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[54]),
        .I1(i_V_fu_90_reg[54]),
        .I2(i_V_fu_90_reg[55]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[55]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__2_i_6
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[52]),
        .I1(i_V_fu_90_reg[52]),
        .I2(i_V_fu_90_reg[53]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[53]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__2_i_7
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[50]),
        .I1(i_V_fu_90_reg[50]),
        .I2(i_V_fu_90_reg[51]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[51]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry__2_i_8
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[48]),
        .I1(i_V_fu_90_reg[48]),
        .I2(i_V_fu_90_reg[49]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[49]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry__2_i_9
       (.I0(i_V_fu_90_reg[63]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[63]),
        .I2(i_V_fu_90_reg[62]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[62]),
        .O(icmp_ln1057_fu_216_p2_carry__2_i_9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry_i_1
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[14]),
        .I1(i_V_fu_90_reg[14]),
        .I2(i_V_fu_90_reg[15]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[15]),
        .O(icmp_ln1057_fu_216_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry_i_10
       (.I0(i_V_fu_90_reg[13]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[13]),
        .I2(i_V_fu_90_reg[12]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[12]),
        .O(icmp_ln1057_fu_216_p2_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry_i_11
       (.I0(i_V_fu_90_reg[11]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[11]),
        .I2(i_V_fu_90_reg[10]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[10]),
        .O(icmp_ln1057_fu_216_p2_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry_i_12
       (.I0(i_V_fu_90_reg[9]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[9]),
        .I2(i_V_fu_90_reg[8]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[8]),
        .O(icmp_ln1057_fu_216_p2_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry_i_13
       (.I0(i_V_fu_90_reg[7]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[7]),
        .I2(i_V_fu_90_reg[6]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[6]),
        .O(icmp_ln1057_fu_216_p2_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry_i_14
       (.I0(i_V_fu_90_reg[5]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[5]),
        .I2(i_V_fu_90_reg[4]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[4]),
        .O(icmp_ln1057_fu_216_p2_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry_i_15
       (.I0(i_V_fu_90_reg[3]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[3]),
        .I2(i_V_fu_90_reg[2]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[2]),
        .O(icmp_ln1057_fu_216_p2_carry_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry_i_16
       (.I0(i_V_fu_90_reg[1]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[1]),
        .I2(i_V_fu_90_reg[0]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[0]),
        .O(icmp_ln1057_fu_216_p2_carry_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry_i_2
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[12]),
        .I1(i_V_fu_90_reg[12]),
        .I2(i_V_fu_90_reg[13]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[13]),
        .O(icmp_ln1057_fu_216_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry_i_3
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[10]),
        .I1(i_V_fu_90_reg[10]),
        .I2(i_V_fu_90_reg[11]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[11]),
        .O(icmp_ln1057_fu_216_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry_i_4
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[8]),
        .I1(i_V_fu_90_reg[8]),
        .I2(i_V_fu_90_reg[9]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[9]),
        .O(icmp_ln1057_fu_216_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry_i_5
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[6]),
        .I1(i_V_fu_90_reg[6]),
        .I2(i_V_fu_90_reg[7]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[7]),
        .O(icmp_ln1057_fu_216_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry_i_6
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[4]),
        .I1(i_V_fu_90_reg[4]),
        .I2(i_V_fu_90_reg[5]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[5]),
        .O(icmp_ln1057_fu_216_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry_i_7
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[2]),
        .I1(i_V_fu_90_reg[2]),
        .I2(i_V_fu_90_reg[3]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[3]),
        .O(icmp_ln1057_fu_216_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1057_fu_216_p2_carry_i_8
       (.I0(icmp_ln1057_fu_216_p2_carry__2_0[0]),
        .I1(i_V_fu_90_reg[0]),
        .I2(i_V_fu_90_reg[1]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[1]),
        .O(icmp_ln1057_fu_216_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1057_fu_216_p2_carry_i_9
       (.I0(i_V_fu_90_reg[15]),
        .I1(icmp_ln1057_fu_216_p2_carry__2_0[15]),
        .I2(i_V_fu_90_reg[14]),
        .I3(icmp_ln1057_fu_216_p2_carry__2_0[14]),
        .O(icmp_ln1057_fu_216_p2_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[10]_i_1 
       (.I0(add_ln870_fu_258_p2[10]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [9]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[11]_i_1 
       (.I0(add_ln870_fu_258_p2[11]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [10]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[12]_i_1 
       (.I0(add_ln870_fu_258_p2[12]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [11]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[13]_i_1 
       (.I0(add_ln870_fu_258_p2[13]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [12]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[14]_i_1 
       (.I0(add_ln870_fu_258_p2[14]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [13]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[15]_i_1 
       (.I0(add_ln870_fu_258_p2[15]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [14]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[16]_i_1 
       (.I0(add_ln870_fu_258_p2[16]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [15]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[17]_i_1 
       (.I0(add_ln870_fu_258_p2[17]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [16]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[18]_i_1 
       (.I0(add_ln870_fu_258_p2[18]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [17]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[19]_i_1 
       (.I0(add_ln870_fu_258_p2[19]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [18]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[1]_i_1 
       (.I0(add_ln870_fu_258_p2[1]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[20]_i_1 
       (.I0(add_ln870_fu_258_p2[20]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [19]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[21]_i_1 
       (.I0(add_ln870_fu_258_p2[21]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [20]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[22]_i_1 
       (.I0(add_ln870_fu_258_p2[22]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [21]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[23]_i_1 
       (.I0(add_ln870_fu_258_p2[23]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [22]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[24]_i_1 
       (.I0(add_ln870_fu_258_p2[24]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [23]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[25]_i_1 
       (.I0(add_ln870_fu_258_p2[25]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [24]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[26]_i_1 
       (.I0(add_ln870_fu_258_p2[26]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [25]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[27]_i_1 
       (.I0(add_ln870_fu_258_p2[27]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [26]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[28]_i_1 
       (.I0(add_ln870_fu_258_p2[28]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [27]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[29]_i_1 
       (.I0(add_ln870_fu_258_p2[29]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [28]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[2]_i_1 
       (.I0(add_ln870_fu_258_p2[2]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[30]_i_1 
       (.I0(add_ln870_fu_258_p2[30]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [29]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[31]_i_1 
       (.I0(add_ln870_fu_258_p2[31]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [30]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[32]_i_1 
       (.I0(add_ln870_fu_258_p2[32]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [31]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[33]_i_1 
       (.I0(add_ln870_fu_258_p2[33]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [32]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[34]_i_1 
       (.I0(add_ln870_fu_258_p2[34]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [33]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[35]_i_1 
       (.I0(add_ln870_fu_258_p2[35]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [34]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[36]_i_1 
       (.I0(add_ln870_fu_258_p2[36]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [35]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[37]_i_1 
       (.I0(add_ln870_fu_258_p2[37]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [36]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[38]_i_1 
       (.I0(add_ln870_fu_258_p2[38]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [37]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[39]_i_1 
       (.I0(add_ln870_fu_258_p2[39]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [38]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[3]_i_1 
       (.I0(add_ln870_fu_258_p2[3]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[40]_i_1 
       (.I0(add_ln870_fu_258_p2[40]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [39]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[41]_i_1 
       (.I0(add_ln870_fu_258_p2[41]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [40]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[42]_i_1 
       (.I0(add_ln870_fu_258_p2[42]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [41]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[43]_i_1 
       (.I0(add_ln870_fu_258_p2[43]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [42]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[44]_i_1 
       (.I0(add_ln870_fu_258_p2[44]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [43]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[45]_i_1 
       (.I0(add_ln870_fu_258_p2[45]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [44]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[46]_i_1 
       (.I0(add_ln870_fu_258_p2[46]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [45]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[47]_i_1 
       (.I0(add_ln870_fu_258_p2[47]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [46]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[48]_i_1 
       (.I0(add_ln870_fu_258_p2[48]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [47]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[49]_i_1 
       (.I0(add_ln870_fu_258_p2[49]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [48]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[4]_i_1 
       (.I0(add_ln870_fu_258_p2[4]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[50]_i_1 
       (.I0(add_ln870_fu_258_p2[50]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [49]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[51]_i_1 
       (.I0(add_ln870_fu_258_p2[51]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [50]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[52]_i_1 
       (.I0(add_ln870_fu_258_p2[52]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [51]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[53]_i_1 
       (.I0(add_ln870_fu_258_p2[53]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [52]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[54]_i_1 
       (.I0(add_ln870_fu_258_p2[54]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [53]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[55]_i_1 
       (.I0(add_ln870_fu_258_p2[55]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [54]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[56]_i_1 
       (.I0(add_ln870_fu_258_p2[56]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [55]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[57]_i_1 
       (.I0(add_ln870_fu_258_p2[57]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [56]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[58]_i_1 
       (.I0(add_ln870_fu_258_p2[58]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [57]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[59]_i_1 
       (.I0(add_ln870_fu_258_p2[59]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [58]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[5]_i_1 
       (.I0(add_ln870_fu_258_p2[5]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[60]_i_1 
       (.I0(add_ln870_fu_258_p2[60]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [59]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[61]_i_1 
       (.I0(add_ln870_fu_258_p2[61]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [60]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[62]_i_1 
       (.I0(add_ln870_fu_258_p2[62]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [61]));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \int_written[63]_i_1 
       (.I0(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_written_ap_vld),
        .I1(\int_written_reg[0] [2]),
        .I2(\int_written_reg[0] [0]),
        .I3(ap_start),
        .I4(\int_written_reg[0] [3]),
        .I5(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[63]_i_2 
       (.I0(add_ln870_fu_258_p2[63]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [62]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[6]_i_1 
       (.I0(add_ln870_fu_258_p2[6]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[7]_i_1 
       (.I0(add_ln870_fu_258_p2[7]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[8]_i_1 
       (.I0(add_ln870_fu_258_p2[8]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \int_written[9]_i_1 
       (.I0(add_ln870_fu_258_p2[9]),
        .I1(\int_written_reg[0] [0]),
        .I2(ap_start),
        .I3(\int_written_reg[0] [3]),
        .I4(targetBlock_reg_252),
        .O(\ap_CS_fsm_reg[0]_0 [8]));
  LUT5 #(
    .INIT(32'h0000E000)) 
    mem_reg_bram_0_i_11
       (.I0(\int_written_reg[0] [1]),
        .I1(\int_written_reg[0] [2]),
        .I2(p_vld_reg_333_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(gmem_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    mem_reg_bram_0_i_18
       (.I0(mem_reg_bram_0_i_20_n_0),
        .I1(gmem_WREADY),
        .I2(p_vld_reg_333_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_block_pp0_stage0_11001__0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    mem_reg_bram_0_i_20
       (.I0(gmem_AWREADY),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(p_vld_reg_333),
        .I3(gmem_BVALID),
        .I4(p_vld_reg_333_pp0_iter6_reg),
        .I5(ap_enable_reg_pp0_iter7_reg_0),
        .O(mem_reg_bram_0_i_20_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    \p_vld_reg_333[0]_i_1 
       (.I0(CO),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(p_vld_reg_3330));
  LUT2 #(
    .INIT(4'h2)) 
    \p_vld_reg_333_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(p_vld_reg_333_pp0_iter1_reg0));
  FDRE \p_vld_reg_333_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(p_vld_reg_333),
        .Q(p_vld_reg_333_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "\inst/grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159/p_vld_reg_333_pp0_iter5_reg_reg " *) 
  (* srl_name = "\inst/grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159/p_vld_reg_333_pp0_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \p_vld_reg_333_pp0_iter5_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_vld_reg_333_pp0_iter1_reg),
        .Q(\p_vld_reg_333_pp0_iter5_reg_reg[0]_srl4_n_0 ));
  FDRE \p_vld_reg_333_pp0_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_vld_reg_333_pp0_iter5_reg_reg[0]_srl4_n_0 ),
        .Q(p_vld_reg_333_pp0_iter6_reg),
        .R(1'b0));
  FDRE \p_vld_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(s_axis_TVALID_int_regslice),
        .Q(p_vld_reg_333),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \targetBlock_reg_252[0]_i_1 
       (.I0(UnifiedRetVal_reg_177),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_ap_ready),
        .I2(ap_return_preg),
        .I3(\int_written_reg[0] [2]),
        .I4(targetBlock_reg_252),
        .O(\UnifiedRetVal_reg_177_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[0]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [0]),
        .I1(ap_NS_fsm1),
        .I2(D[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[10]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [10]),
        .I1(ap_NS_fsm1),
        .I2(D[10]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[11]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [11]),
        .I1(ap_NS_fsm1),
        .I2(D[11]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[12]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [12]),
        .I1(ap_NS_fsm1),
        .I2(D[12]),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[13]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [13]),
        .I1(ap_NS_fsm1),
        .I2(D[13]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[14]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [14]),
        .I1(ap_NS_fsm1),
        .I2(D[14]),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[15]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [15]),
        .I1(ap_NS_fsm1),
        .I2(D[15]),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[16]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [16]),
        .I1(ap_NS_fsm1),
        .I2(D[16]),
        .O(p_1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[17]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [17]),
        .I1(ap_NS_fsm1),
        .I2(D[17]),
        .O(p_1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[18]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [18]),
        .I1(ap_NS_fsm1),
        .I2(D[18]),
        .O(p_1_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[19]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [19]),
        .I1(ap_NS_fsm1),
        .I2(D[19]),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[1]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [1]),
        .I1(ap_NS_fsm1),
        .I2(D[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[20]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [20]),
        .I1(ap_NS_fsm1),
        .I2(D[20]),
        .O(p_1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[21]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [21]),
        .I1(ap_NS_fsm1),
        .I2(D[21]),
        .O(p_1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[22]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [22]),
        .I1(ap_NS_fsm1),
        .I2(D[22]),
        .O(p_1_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[23]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [23]),
        .I1(ap_NS_fsm1),
        .I2(D[23]),
        .O(p_1_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[24]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [24]),
        .I1(ap_NS_fsm1),
        .I2(D[24]),
        .O(p_1_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[25]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [25]),
        .I1(ap_NS_fsm1),
        .I2(D[25]),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[26]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [26]),
        .I1(ap_NS_fsm1),
        .I2(D[26]),
        .O(p_1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[27]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [27]),
        .I1(ap_NS_fsm1),
        .I2(D[27]),
        .O(p_1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[28]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [28]),
        .I1(ap_NS_fsm1),
        .I2(D[28]),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[29]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [29]),
        .I1(ap_NS_fsm1),
        .I2(D[29]),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[2]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [2]),
        .I1(ap_NS_fsm1),
        .I2(D[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[30]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [30]),
        .I1(ap_NS_fsm1),
        .I2(D[30]),
        .O(p_1_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[31]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [31]),
        .I1(ap_NS_fsm1),
        .I2(D[31]),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[32]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [32]),
        .I1(ap_NS_fsm1),
        .I2(D[32]),
        .O(p_1_in[32]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[33]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [33]),
        .I1(ap_NS_fsm1),
        .I2(D[33]),
        .O(p_1_in[33]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[34]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [34]),
        .I1(ap_NS_fsm1),
        .I2(D[34]),
        .O(p_1_in[34]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[35]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [35]),
        .I1(ap_NS_fsm1),
        .I2(D[35]),
        .O(p_1_in[35]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[36]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [36]),
        .I1(ap_NS_fsm1),
        .I2(D[36]),
        .O(p_1_in[36]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[37]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [37]),
        .I1(ap_NS_fsm1),
        .I2(D[37]),
        .O(p_1_in[37]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[38]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [38]),
        .I1(ap_NS_fsm1),
        .I2(D[38]),
        .O(p_1_in[38]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[39]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [39]),
        .I1(ap_NS_fsm1),
        .I2(D[39]),
        .O(p_1_in[39]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[3]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [3]),
        .I1(ap_NS_fsm1),
        .I2(D[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[40]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [40]),
        .I1(ap_NS_fsm1),
        .I2(D[40]),
        .O(p_1_in[40]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[41]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [41]),
        .I1(ap_NS_fsm1),
        .I2(D[41]),
        .O(p_1_in[41]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[42]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [42]),
        .I1(ap_NS_fsm1),
        .I2(D[42]),
        .O(p_1_in[42]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[43]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [43]),
        .I1(ap_NS_fsm1),
        .I2(D[43]),
        .O(p_1_in[43]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[44]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [44]),
        .I1(ap_NS_fsm1),
        .I2(D[44]),
        .O(p_1_in[44]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[45]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [45]),
        .I1(ap_NS_fsm1),
        .I2(D[45]),
        .O(p_1_in[45]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[46]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [46]),
        .I1(ap_NS_fsm1),
        .I2(D[46]),
        .O(p_1_in[46]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[47]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [47]),
        .I1(ap_NS_fsm1),
        .I2(D[47]),
        .O(p_1_in[47]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[48]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [48]),
        .I1(ap_NS_fsm1),
        .I2(D[48]),
        .O(p_1_in[48]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[49]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [49]),
        .I1(ap_NS_fsm1),
        .I2(D[49]),
        .O(p_1_in[49]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[4]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [4]),
        .I1(ap_NS_fsm1),
        .I2(D[4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[50]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [50]),
        .I1(ap_NS_fsm1),
        .I2(D[50]),
        .O(p_1_in[50]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[51]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [51]),
        .I1(ap_NS_fsm1),
        .I2(D[51]),
        .O(p_1_in[51]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[52]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [52]),
        .I1(ap_NS_fsm1),
        .I2(D[52]),
        .O(p_1_in[52]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[53]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [53]),
        .I1(ap_NS_fsm1),
        .I2(D[53]),
        .O(p_1_in[53]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[54]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [54]),
        .I1(ap_NS_fsm1),
        .I2(D[54]),
        .O(p_1_in[54]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[55]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [55]),
        .I1(ap_NS_fsm1),
        .I2(D[55]),
        .O(p_1_in[55]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[56]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [56]),
        .I1(ap_NS_fsm1),
        .I2(D[56]),
        .O(p_1_in[56]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[57]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [57]),
        .I1(ap_NS_fsm1),
        .I2(D[57]),
        .O(p_1_in[57]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[58]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [58]),
        .I1(ap_NS_fsm1),
        .I2(D[58]),
        .O(p_1_in[58]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[59]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [59]),
        .I1(ap_NS_fsm1),
        .I2(D[59]),
        .O(p_1_in[59]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[5]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [5]),
        .I1(ap_NS_fsm1),
        .I2(D[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[60]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [60]),
        .I1(ap_NS_fsm1),
        .I2(D[60]),
        .O(p_1_in[60]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[61]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [61]),
        .I1(ap_NS_fsm1),
        .I2(D[61]),
        .O(p_1_in[61]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[62]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [62]),
        .I1(ap_NS_fsm1),
        .I2(D[62]),
        .O(p_1_in[62]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \tmp_data_V_1_fu_86[63]_i_1 
       (.I0(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(ap_NS_fsm1),
        .O(\tmp_data_V_1_fu_86[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[63]_i_2 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [63]),
        .I1(ap_NS_fsm1),
        .I2(D[63]),
        .O(p_1_in[63]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[6]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [6]),
        .I1(ap_NS_fsm1),
        .I2(D[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[7]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [7]),
        .I1(ap_NS_fsm1),
        .I2(D[7]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[8]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [8]),
        .I1(ap_NS_fsm1),
        .I2(D[8]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_1_fu_86[9]_i_1 
       (.I0(\tmp_data_V_1_fu_86_reg[63]_1 [9]),
        .I1(ap_NS_fsm1),
        .I2(D[9]),
        .O(p_1_in[9]));
  FDRE \tmp_data_V_1_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[10] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[11] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[12] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[13] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[14] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[15] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[16] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[16]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[17] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[17]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[18] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[18]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[19] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[19]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[20] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[20]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[21] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[21]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[22] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[22]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[23] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[23]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[24] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[24]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[25] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[25]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[26] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[26]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[27] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[27]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[28] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[28]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[29] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[29]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[30] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[30]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[31] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[31]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[32] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[32]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[33] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[33]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[34] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[34]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[35] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[35]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[36] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[36]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[37] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[37]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[38] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[38]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[39] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[39]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[40] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[40]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[41] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[41]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[42] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[42]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[43] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[43]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[44] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[44]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[45] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[45]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[46] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[46]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[47] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[47]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[48] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[48]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[49] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[49]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[50] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[50]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[51] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[51]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[52] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[52]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[53] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[53]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[54] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[54]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[55] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[55]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[56] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[56]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[57] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[57]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[58] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[58]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[59] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[59]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[60] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[60]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[61] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[61]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[62] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[62]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[63] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[63]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \tmp_data_V_1_fu_86_reg[9] 
       (.C(ap_clk),
        .CE(\tmp_data_V_1_fu_86[63]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\tmp_data_V_1_fu_86_reg[63]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \tmp_data_V_1_loc_fu_98[63]_i_1 
       (.I0(\int_written_reg[0] [2]),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state10),
        .O(\ap_CS_fsm_reg[2]_1 ));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[0]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[10]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[11]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[12]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[13]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[14]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[15]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[16] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[16]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[17] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[17]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[18] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[18]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[19] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[19]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[1]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[20] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[20]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[21] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[21]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[22] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[22]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[23] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[23]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[24] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[24]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[25] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[25]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[26] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[26]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[27] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[27]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[28] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[28]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[29] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[29]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[2]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[30] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[30]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[31] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[31]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[32] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[32]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[33] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[33]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[34] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[34]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[35] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[35]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[36] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[36]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[37] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[37]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[38] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[38]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[39] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[39]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[3]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[40] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[40]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[41] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[41]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[42] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[42]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[43] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[43]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[44] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[44]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[45] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[45]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[46] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[46]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[47] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[47]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[48] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[48]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[49] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[49]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[4]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[50] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[50]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[51] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[51]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[52] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[52]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[53] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[53]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[54] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[54]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[55] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[55]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[56] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[56]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[57] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[57]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[58] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[58]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[59] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[59]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[5]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[60] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[60]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[61] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[61]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[62] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[62]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[63]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[6]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[7]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[8]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_vld_reg_333_pp0_iter1_reg0),
        .D(tmp_data_V_3_reg_337[9]),
        .Q(\tmp_data_V_3_reg_337_pp0_iter1_reg_reg[63]_0 [9]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[0]),
        .Q(tmp_data_V_3_reg_337[0]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[10] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[10]),
        .Q(tmp_data_V_3_reg_337[10]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[11] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[11]),
        .Q(tmp_data_V_3_reg_337[11]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[12] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[12]),
        .Q(tmp_data_V_3_reg_337[12]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[13] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[13]),
        .Q(tmp_data_V_3_reg_337[13]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[14] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[14]),
        .Q(tmp_data_V_3_reg_337[14]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[15] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[15]),
        .Q(tmp_data_V_3_reg_337[15]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[16] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[16]),
        .Q(tmp_data_V_3_reg_337[16]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[17] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[17]),
        .Q(tmp_data_V_3_reg_337[17]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[18] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[18]),
        .Q(tmp_data_V_3_reg_337[18]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[19] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[19]),
        .Q(tmp_data_V_3_reg_337[19]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[1] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[1]),
        .Q(tmp_data_V_3_reg_337[1]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[20] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[20]),
        .Q(tmp_data_V_3_reg_337[20]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[21] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[21]),
        .Q(tmp_data_V_3_reg_337[21]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[22] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[22]),
        .Q(tmp_data_V_3_reg_337[22]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[23] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[23]),
        .Q(tmp_data_V_3_reg_337[23]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[24] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[24]),
        .Q(tmp_data_V_3_reg_337[24]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[25] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[25]),
        .Q(tmp_data_V_3_reg_337[25]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[26] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[26]),
        .Q(tmp_data_V_3_reg_337[26]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[27] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[27]),
        .Q(tmp_data_V_3_reg_337[27]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[28] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[28]),
        .Q(tmp_data_V_3_reg_337[28]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[29] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[29]),
        .Q(tmp_data_V_3_reg_337[29]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[2] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[2]),
        .Q(tmp_data_V_3_reg_337[2]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[30] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[30]),
        .Q(tmp_data_V_3_reg_337[30]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[31] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[31]),
        .Q(tmp_data_V_3_reg_337[31]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[32] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[32]),
        .Q(tmp_data_V_3_reg_337[32]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[33] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[33]),
        .Q(tmp_data_V_3_reg_337[33]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[34] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[34]),
        .Q(tmp_data_V_3_reg_337[34]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[35] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[35]),
        .Q(tmp_data_V_3_reg_337[35]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[36] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[36]),
        .Q(tmp_data_V_3_reg_337[36]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[37] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[37]),
        .Q(tmp_data_V_3_reg_337[37]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[38] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[38]),
        .Q(tmp_data_V_3_reg_337[38]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[39] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[39]),
        .Q(tmp_data_V_3_reg_337[39]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[3] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[3]),
        .Q(tmp_data_V_3_reg_337[3]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[40] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[40]),
        .Q(tmp_data_V_3_reg_337[40]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[41] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[41]),
        .Q(tmp_data_V_3_reg_337[41]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[42] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[42]),
        .Q(tmp_data_V_3_reg_337[42]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[43] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[43]),
        .Q(tmp_data_V_3_reg_337[43]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[44] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[44]),
        .Q(tmp_data_V_3_reg_337[44]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[45] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[45]),
        .Q(tmp_data_V_3_reg_337[45]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[46] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[46]),
        .Q(tmp_data_V_3_reg_337[46]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[47] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[47]),
        .Q(tmp_data_V_3_reg_337[47]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[48] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[48]),
        .Q(tmp_data_V_3_reg_337[48]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[49] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[49]),
        .Q(tmp_data_V_3_reg_337[49]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[4] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[4]),
        .Q(tmp_data_V_3_reg_337[4]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[50] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[50]),
        .Q(tmp_data_V_3_reg_337[50]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[51] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[51]),
        .Q(tmp_data_V_3_reg_337[51]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[52] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[52]),
        .Q(tmp_data_V_3_reg_337[52]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[53] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[53]),
        .Q(tmp_data_V_3_reg_337[53]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[54] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[54]),
        .Q(tmp_data_V_3_reg_337[54]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[55] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[55]),
        .Q(tmp_data_V_3_reg_337[55]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[56] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[56]),
        .Q(tmp_data_V_3_reg_337[56]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[57] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[57]),
        .Q(tmp_data_V_3_reg_337[57]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[58] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[58]),
        .Q(tmp_data_V_3_reg_337[58]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[59] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[59]),
        .Q(tmp_data_V_3_reg_337[59]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[5] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[5]),
        .Q(tmp_data_V_3_reg_337[5]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[60] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[60]),
        .Q(tmp_data_V_3_reg_337[60]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[61] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[61]),
        .Q(tmp_data_V_3_reg_337[61]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[62] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[62]),
        .Q(tmp_data_V_3_reg_337[62]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[63] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[63]),
        .Q(tmp_data_V_3_reg_337[63]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[6] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[6]),
        .Q(tmp_data_V_3_reg_337[6]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[7] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[7]),
        .Q(tmp_data_V_3_reg_337[7]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[8] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[8]),
        .Q(tmp_data_V_3_reg_337[8]),
        .R(1'b0));
  FDRE \tmp_data_V_3_reg_337_reg[9] 
       (.C(ap_clk),
        .CE(p_vld_reg_3330),
        .D(D[9]),
        .Q(tmp_data_V_3_reg_337[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00002000)) 
    \trunc_ln_reg_342[60]_i_1 
       (.I0(s_axis_TVALID_int_regslice),
        .I1(grp_trace_s2mm_Pipeline_VITIS_LOOP_39_2_fu_159_reset),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(CO),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(trunc_ln_reg_3420));
  FDRE \trunc_ln_reg_342_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[0]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[10]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[11]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[12]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[13]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[14]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[15]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[16]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[17]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[18]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[19]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[1]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[20]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[21]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[22]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[23]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[24]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[25]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[26]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[27]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[28]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[29]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[2]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[30]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [30]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[31]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [31]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[32]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [32]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[33]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [33]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[34]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [34]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[35]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [35]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[36]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [36]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[37]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [37]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[38]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [38]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[39]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [39]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[3]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[40]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [40]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[41]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [41]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[42]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [42]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[43]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [43]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[44]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [44]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[45]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [45]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[46]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [46]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[47]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [47]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[48]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [48]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[49]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [49]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[4]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[50]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [50]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[51]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [51]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[52]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [52]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[53]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [53]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[54]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [54]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[55]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [55]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[56]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [56]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[57]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [57]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[58]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [58]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[59]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [59]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[5]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[60]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [60]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[6]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[7]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[8]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_342_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_3420),
        .D(p_0_in[9]),
        .Q(\trunc_ln_reg_342_reg[60]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[9]_i_1 
       (.I0(gmem_WVALID),
        .I1(gmem_WREADY),
        .O(E));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
