read -sv run_verilog_mid/adder_32b_8_87_9897211e24961b1a5a5de12606d50801.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_87_9897211e24961b1a5a5de12606d50801_yosys.v
