#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Tue Feb 25 11:08:54 2020
# Process ID: 19028
# Current directory: C:/A2_project/Vivado/Board_Project_A2_multi_processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10420 C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.xpr
# Log file: C:/A2_project/Vivado/Board_Project_A2_multi_processor/vivado.log
# Journal file: C:/A2_project/Vivado/Board_Project_A2_multi_processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.xpr
INFO: [Project 1-313] Project file moved from 'C:/A2_project' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/../../../../../AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/../../../../../../../AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/A2_project/Vivado/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS'; using path 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 983.367 ; gain = 345.816
update_compile_order -fileset sources_1
open_bd_design {C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd}
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:hls:Kmeans:1.0 - Kmeans_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_2
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_multi> from BD file <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1166.566 ; gain = 25.586
delete_bd_objs [get_bd_intf_nets Kmeans_0_m_axi_INPUT_r] [get_bd_intf_nets axi_interconnect_2_M00_AXI] [get_bd_intf_nets S01_AXI_2] [get_bd_cells axi_interconnect_2]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells Kmeans_0]
delete_bd_objs [get_bd_nets Net] [get_bd_intf_nets S00_AXI_1] [get_bd_cells axi_interconnect_0]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [SMARTCONNECT-2] Port S00_AXI of /smartconnect_0 is connected to an infrastructure IP (/ps7_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /ps7_0_axi_periph/xbar.
WARNING: [SMARTCONNECT-2] Port S01_AXI of /smartconnect_0 is connected to an infrastructure IP (/microblaze_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /microblaze_0_axi_periph/xbar.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </microblaze_0_local_memory/lmb_bram> to default.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x00000000 and high address C_DCACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x1FFFFFFF.
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to net 'auto_pc_to_s00_couplers_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to net 'auto_pc_to_s00_couplers_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to net 'auto_pc_to_s00_couplers_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to net 'auto_pc_to_s00_couplers_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/hw_handoff/design_multi_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/hw_handoff/design_multi_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/synth/design_multi_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_8/design_multi_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_7/design_multi_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_9/design_multi_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_10/design_multi_auto_pc_10_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_10, cache-ID = aab2c68bc2a1ccc7; cache size = 290.251 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_7, cache-ID = 36ad955c72efbe26; cache size = 290.251 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_8, cache-ID = 9c6221cbc820dc64; cache size = 290.251 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_9, cache-ID = 7d10e83878cf4dac; cache size = 290.251 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_s00_mmu_0, cache-ID = 24834830df04908c; cache size = 290.251 MB.
[Tue Feb 25 11:15:14 2020] Launched synth_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 11:15:14 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1565.449 ; gain = 364.805
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 25 11:21:09 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
file copy -force C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

launch_sdk -workspace C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk -hwspec C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk -hwspec C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

set_property location {4 795 -604} [get_bd_cells axi_interconnect_1]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_1]
endgroup
set_property location {5 2174 -475} [get_bd_cells axi_interconnect_1]
set_property location {3 1355 -487} [get_bd_cells microblaze_0]
set_property location {5 2125 -476} [get_bd_cells axi_interconnect_1]
set_property location {3 1447 -566} [get_bd_cells microblaze_0]
set_property location {1.5 504 -935} [get_bd_cells microblaze_0]
set_property location {3 948 -885} [get_bd_cells axi_interconnect_1]
set_property location {3 950 -881} [get_bd_cells axi_interconnect_1]
set_property location {3 947 -880} [get_bd_cells axi_interconnect_1]
set_property location {2 515 -964} [get_bd_cells microblaze_0]
set_property location {2 515 -978} [get_bd_cells microblaze_0]
set_property location {2 520 -982} [get_bd_cells microblaze_0]
set_property location {2 520 -974} [get_bd_cells microblaze_0]
set_property location {2 563 -761} [get_bd_cells mdm_1]
set_property location {0.5 -262 -702} [get_bd_cells mdm_1]
set_property location {2 300 -723} [get_bd_cells mdm_1]
set_property location {7 2866 494} [get_bd_cells microblaze_0_axi_intc]
set_property location {6 2489 335} [get_bd_cells microblaze_0_axi_periph]
set_property location {7 2860 341} [get_bd_cells microblaze_0_axi_intc]
set_property location {7 2871 334} [get_bd_cells microblaze_0_axi_intc]
set_property location {10 3725 -52} [get_bd_cells axi_bram_ctrl_0_bram_0]
set_property location {10 3704 -37} [get_bd_cells axi_bram_ctrl_0_bram_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells ps7_0_axi_periph]
endgroup
set_property location {8 3161 -8} [get_bd_cells smartconnect_0]
set_property location {8 3165 -29} [get_bd_cells smartconnect_0]
set_property location {8 3187 -44} [get_bd_cells smartconnect_0]
set_property location {8 3182 -49} [get_bd_cells smartconnect_0]
set_property location {7 2863 -129} [get_bd_cells smartconnect_0]
set_property location {7 2911 -96} [get_bd_cells smartconnect_0]
set_property location {7 2909 -95} [get_bd_cells smartconnect_0]
set_property location {7 2904 -85} [get_bd_cells smartconnect_0]
reset_run design_multi_xbar_5_synth_1
reset_run synth_1
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
launch_runs impl_1 -jobs 8
WARNING: [SMARTCONNECT-2] Port S00_AXI of /smartconnect_0 is connected to an infrastructure IP (/ps7_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /ps7_0_axi_periph/xbar.
WARNING: [SMARTCONNECT-2] Port S01_AXI of /smartconnect_0 is connected to an infrastructure IP (/microblaze_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /microblaze_0_axi_periph/xbar.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </microblaze_0_local_memory/lmb_bram> to default.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x00000000 and high address C_DCACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x1FFFFFFF.
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to net 'auto_pc_to_s00_couplers_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to net 'auto_pc_to_s00_couplers_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to net 'auto_pc_to_s00_couplers_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to net 'auto_pc_to_s00_couplers_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/hw_handoff/design_multi_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/hw_handoff/design_multi_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/synth/design_multi_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_3/design_multi_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 36ad955c72efbe26; cache size = 290.251 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 9c6221cbc820dc64; cache size = 290.251 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = 7d10e83878cf4dac; cache size = 290.251 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_3, cache-ID = aab2c68bc2a1ccc7; cache size = 290.251 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_s00_mmu_0, cache-ID = 24834830df04908c; cache size = 290.251 MB.
[Tue Feb 25 13:28:25 2020] Launched design_multi_xbar_5_synth_1, design_multi_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_multi_xbar_5_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_5_synth_1/runme.log
design_multi_xbar_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_0_synth_1/runme.log
synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 13:28:25 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1754.754 ; gain = 151.508
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 25 13:34:55 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_cells microblaze_0_local_memory]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP2 {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/S_AXI_HP2_ACLK is now disabled. All connections to this pin have been removed. 
endgroup
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
reset_run design_multi_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [SMARTCONNECT-2] Port S00_AXI of /smartconnect_0 is connected to an infrastructure IP (/ps7_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /ps7_0_axi_periph/xbar.
WARNING: [SMARTCONNECT-2] Port S01_AXI of /smartconnect_0 is connected to an infrastructure IP (/microblaze_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /microblaze_0_axi_periph/xbar.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram_0> to default.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x00000000 and high address C_DCACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x1FFFFFFF.
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to net 'auto_pc_to_s00_couplers_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to net 'auto_pc_to_s00_couplers_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to net 'auto_pc_to_s00_couplers_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to net 'auto_pc_to_s00_couplers_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/hw_handoff/design_multi_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/hw_handoff/design_multi_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/synth/design_multi_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_3/design_multi_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 36ad955c72efbe26; cache size = 292.046 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 9c6221cbc820dc64; cache size = 292.046 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = 7d10e83878cf4dac; cache size = 292.046 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_3, cache-ID = aab2c68bc2a1ccc7; cache size = 292.046 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_s00_mmu_0, cache-ID = 24834830df04908c; cache size = 292.046 MB.
[Tue Feb 25 13:44:03 2020] Launched design_multi_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_multi_processing_system7_0_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_processing_system7_0_0_synth_1/runme.log
synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 13:44:03 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 1967.586 ; gain = 162.023
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 25 13:50:51 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
file mkdir C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk
file copy -force C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

launch_sdk -workspace C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk -hwspec C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk -hwspec C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property location {2 898 -906} [get_bd_cells axi_interconnect_1]
set_property location {2 924 -930} [get_bd_cells axi_interconnect_1]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_multi_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_multi_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {4 1441 -1081} [get_bd_cells axi_bram_ctrl_1]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M01_AXI]
connect_bd_net [get_bd_pins axi_bram_ctrl_1/s_axi_aclk] [get_bd_pins axi_interconnect_1/M01_ACLK]
connect_bd_net [get_bd_pins axi_bram_ctrl_1/s_axi_aresetn] [get_bd_pins axi_interconnect_1/M01_ARESETN]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/AXI_clk (100 MHz)" }  [get_bd_pins axi_bram_ctrl_1/s_axi_aclk]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/AXI_clk (100 MHz)" }  [get_bd_pins axi_bram_ctrl_1/s_axi_aclk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_net [get_bd_pins clk_wiz_1/AXI_clk] [get_bd_pins axi_bram_ctrl_1/s_axi_aclk]
connect_bd_net [get_bd_pins rst_ps7_0_100M/interconnect_aresetn] [get_bd_pins axi_bram_ctrl_1/s_axi_aresetn]
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
set_property location {3.5 1615 -1086} [get_bd_cells axi_bram_ctrl_1_bram]
set_property location {4 1527 -1091} [get_bd_cells axi_bram_ctrl_1_bram]
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
set_property location {4 1521 -1097} [get_bd_cells axi_bram_ctrl_1_bram]
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_1]
endgroup
set_property location {4 1581 -1090} [get_bd_cells axi_bram_ctrl_1_bram]
reset_run design_multi_xbar_5_synth_1
reset_run synth_1
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
launch_runs impl_1 -jobs 8
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_bram_ctrl_1/S_AXI/Mem0> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_bram_ctrl_1/S_AXI/Mem0> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
WARNING: [SMARTCONNECT-2] Port S00_AXI of /smartconnect_0 is connected to an infrastructure IP (/ps7_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /ps7_0_axi_periph/xbar.
WARNING: [SMARTCONNECT-2] Port S01_AXI of /smartconnect_0 is connected to an infrastructure IP (/microblaze_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /microblaze_0_axi_periph/xbar.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_bram_ctrl_1/S_AXI/Mem0> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_bram_ctrl_1/S_AXI/Mem0> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x00000000 and high address C_DCACHE_HIGHADDR to 0x1FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x1FFFFFFF.
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to net 'auto_pc_to_s00_couplers_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to net 'auto_pc_to_s00_couplers_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to net 'auto_pc_to_s00_couplers_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to net 'auto_pc_to_s00_couplers_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/hw_handoff/design_multi_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/hw_handoff/design_multi_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_smartconnect_0_0/bd_0/synth/design_multi_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_3/design_multi_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_mmu .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 36ad955c72efbe26; cache size = 292.829 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 9c6221cbc820dc64; cache size = 292.829 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = 7d10e83878cf4dac; cache size = 292.829 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_3, cache-ID = aab2c68bc2a1ccc7; cache size = 292.829 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_axi_bram_ctrl_0_bram_0_0, cache-ID = e3ab74de98e02110; cache size = 292.829 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_axi_bram_ctrl_1_bram_0, cache-ID = e3ab74de98e02110; cache size = 292.829 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_s00_mmu_0, cache-ID = 24834830df04908c; cache size = 292.829 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_xbar_5, cache-ID = 2305300760ae3000; cache size = 292.829 MB.
[Tue Feb 25 18:44:40 2020] Launched design_multi_s00_mmu_1_synth_1, design_multi_s01_mmu_0_synth_1, design_multi_axi_bram_ctrl_1_0_synth_1, synth_1...
Run output will be captured here:
design_multi_s00_mmu_1_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_s00_mmu_1_synth_1/runme.log
design_multi_s01_mmu_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_s01_mmu_0_synth_1/runme.log
design_multi_axi_bram_ctrl_1_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_axi_bram_ctrl_1_0_synth_1/runme.log
synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 18:44:40 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 2139.211 ; gain = 133.965
reset_run synth_1
reset_run design_multi_s00_mmu_1_synth_1
reset_run design_multi_s01_mmu_0_synth_1
reset_run design_multi_axi_bram_ctrl_1_0_synth_1
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_1/S_AXI/Mem0 }]
CRITICAL WARNING: [BD 41-1417] /microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0 mapped into /microblaze_0/Data at 0x5000_0000 [ 8K ] overlaps with the contiguous assignment of paired slave segments at 0x5000_0000 [ 8K ]
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </axi_bram_ctrl_1/S_AXI/Mem0> into conflicting address 0x5000_0000 [ 8K ] in address space </microblaze_0/Data>. This must be resolved before passing validation
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </axi_bram_ctrl_1/S_AXI/Mem0> into conflicting address 0x5000_0000 [ 8K ] in address space </microblaze_0/Instruction>. This must be resolved before passing validation
Slave segment </axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into address space </microblaze_0/Data> at <0x5000_0000 [ 8K ]>
Slave segment </axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into address space </microblaze_0/Instruction> at <0x5000_0000 [ 8K ]>
CRITICAL WARNING: [BD 41-1294] The proposed address <0x0000_0000 [ 8K ]> is already assigned in address space </microblaze_0/Instruction> by slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> at <0x0000_0000 [ 512M ]>.
set_property offset 0x00000000 [get_bd_addr_segs {microblaze_0/Instruction/SEG_axi_bram_ctrl_1_Mem0}]
ERROR: [BD 41-70] Exec TCL: The proposed address 0x0000_0000 [ 8K ] conflicts with peripheral /processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM mapped into segment /microblaze_0/Instruction/SEG_processing_system7_0_HP0_DDR_LOWOCM at 0x0000_0000 [ 512M ]..
WARNING: [BD 41-1642] Cannot set the parameter 'offset' on '/microblaze_0/Instruction/SEG_axi_bram_ctrl_1_Mem0' - Parameter does not exist. 
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property offset 0x60000000 [get_bd_addr_segs {microblaze_0/Instruction/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property offset 0x00000000 [get_bd_addr_segs {microblaze_0/Instruction/SEG_axi_bram_ctrl_1_Mem0}]
set_property offset 0x60000000 [get_bd_addr_segs {microblaze_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property offset 0x00000000 [get_bd_addr_segs {microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_runs impl_1 -jobs 8
ERROR: [IP_Flow 19-3461] Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 68
WARNING: [SMARTCONNECT-2] Port S00_AXI of /smartconnect_0 is connected to an infrastructure IP (/ps7_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /ps7_0_axi_periph/xbar.
WARNING: [SMARTCONNECT-2] Port S01_AXI of /smartconnect_0 is connected to an infrastructure IP (/microblaze_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /microblaze_0_axi_periph/xbar.
ERROR: [IP_Flow 19-3461] Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_1' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_1'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 68
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram_0> to default.
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0x5000_0000 [ 8K ]> and in master </microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0x0000_0000 [ 8K ]>. It is illegal to have the same slave segment mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_1/S_AXI/Mem0> is mapped at disjoint segments in master </microblaze_0/Data/SEG_axi_bram_ctrl_1_Mem0> at <0x5000_0000 [ 8K ]> and in master </microblaze_0/Instruction/SEG_axi_bram_ctrl_1_Mem0> at <0x0000_0000 [ 8K ]>. It is illegal to have the same slave segment mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_0: set_property error: Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_1: set_property error: Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_1' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_1'. Restoring to previous valid configuration.

INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The D-cache cacheable segment 0x60000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x50000000-0x50001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-6] /microblaze_0: The data cache base address (0x0000000060000000) is different from the corresponding instruction cache address (0x0000000000000000). Please set both addresses to the same value for full debug and software download support.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
generate_target all [get_files  C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
ERROR: [IP_Flow 19-3461] Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 68
WARNING: [SMARTCONNECT-2] Port S00_AXI of /smartconnect_0 is connected to an infrastructure IP (/ps7_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /ps7_0_axi_periph/xbar.
WARNING: [SMARTCONNECT-2] Port S01_AXI of /smartconnect_0 is connected to an infrastructure IP (/microblaze_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /microblaze_0_axi_periph/xbar.
ERROR: [IP_Flow 19-3461] Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_1' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_1'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 68
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram_0> to default.
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0x5000_0000 [ 8K ]> and in master </microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0x0000_0000 [ 8K ]>. It is illegal to have the same slave segment mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_1/S_AXI/Mem0> is mapped at disjoint segments in master </microblaze_0/Data/SEG_axi_bram_ctrl_1_Mem0> at <0x5000_0000 [ 8K ]> and in master </microblaze_0/Instruction/SEG_axi_bram_ctrl_1_Mem0> at <0x0000_0000 [ 8K ]>. It is illegal to have the same slave segment mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_0: set_property error: Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_1: set_property error: Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_1' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_1'. Restoring to previous valid configuration.

INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The D-cache cacheable segment 0x60000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x50000000-0x50001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-6] /microblaze_0: The data cache base address (0x0000000060000000) is different from the corresponding instruction cache address (0x0000000000000000). Please set both addresses to the same value for full debug and software download support.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd 
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2412.473 ; gain = 90.398
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
set_property range 16K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
generate_target all [get_files  C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
ERROR: [IP_Flow 19-3461] Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 68
WARNING: [SMARTCONNECT-2] Port S00_AXI of /smartconnect_0 is connected to an infrastructure IP (/ps7_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /ps7_0_axi_periph/xbar.
WARNING: [SMARTCONNECT-2] Port S01_AXI of /smartconnect_0 is connected to an infrastructure IP (/microblaze_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /microblaze_0_axi_periph/xbar.
ERROR: [IP_Flow 19-3461] Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_1' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_1'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 68
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram_0> to default.
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0x5000_0000 [ 8K ]> and in master </microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0x0000_0000 [ 8K ]>. It is illegal to have the same slave segment mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_1/S_AXI/Mem0> is mapped at disjoint segments in master </microblaze_0/Data/SEG_axi_bram_ctrl_1_Mem0> at <0x5000_0000 [ 8K ]> and in master </microblaze_0/Instruction/SEG_axi_bram_ctrl_1_Mem0> at <0x0000_0000 [ 8K ]>. It is illegal to have the same slave segment mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_0: set_property error: Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_1: set_property error: Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_1' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_1'. Restoring to previous valid configuration.

INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The D-cache cacheable segment 0x60000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x50000000-0x50001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-6] /microblaze_0: The data cache base address (0x0000000060000000) is different from the corresponding instruction cache address (0x0000000000000000). Please set both addresses to the same value for full debug and software download support.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd 
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2431.496 ; gain = 0.000
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Enable_B {Always_Enabled} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {0}] [get_bd_cells axi_bram_ctrl_1_bram]
endgroup
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_multi_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_multi_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_multi_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_multi_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP1 {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/M_AXI_GP1_ACLK is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets clk_wiz_1_hls_clk]
endgroup
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_multi_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_multi_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {32}] [get_bd_cells axi_bram_ctrl_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_multi_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_multi_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
reset_run design_multi_processing_system7_0_0_synth_1
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
launch_runs synth_1 -jobs 8
ERROR: [IP_Flow 19-3461] Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 68
WARNING: [SMARTCONNECT-2] Port S00_AXI of /smartconnect_0 is connected to an infrastructure IP (/ps7_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /ps7_0_axi_periph/xbar.
WARNING: [SMARTCONNECT-2] Port S01_AXI of /smartconnect_0 is connected to an infrastructure IP (/microblaze_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /microblaze_0_axi_periph/xbar.
ERROR: [IP_Flow 19-3461] Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_1' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_1'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 68
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram_0> to default.
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0x5000_0000 [ 8K ]> and in master </microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0x0000_0000 [ 8K ]>. It is illegal to have the same slave segment mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_1/S_AXI/Mem0> is mapped at disjoint segments in master </microblaze_0/Data/SEG_axi_bram_ctrl_1_Mem0> at <0x5000_0000 [ 8K ]> and in master </microblaze_0/Instruction/SEG_axi_bram_ctrl_1_Mem0> at <0x0000_0000 [ 8K ]>. It is illegal to have the same slave segment mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_0: set_property error: Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_1: set_property error: Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_1' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_1'. Restoring to previous valid configuration.

INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The D-cache cacheable segment 0x60000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x50000000-0x50001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-6] /microblaze_0: The data cache base address (0x0000000060000000) is different from the corresponding instruction cache address (0x0000000000000000). Please set both addresses to the same value for full debug and software download support.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_1_bram]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells smartconnect_0]
endgroup
reset_run design_multi_smartconnect_0_0_synth_1
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
launch_runs synth_1 -jobs 8
ERROR: [IP_Flow 19-3461] Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 68
WARNING: [SMARTCONNECT-2] Port S00_AXI of /smartconnect_0 is connected to an infrastructure IP (/ps7_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /ps7_0_axi_periph/xbar.
WARNING: [SMARTCONNECT-2] Port S01_AXI of /smartconnect_0 is connected to an infrastructure IP (/microblaze_0_axi_periph/xbar).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /microblaze_0_axi_periph/xbar.
ERROR: [IP_Flow 19-3461] Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_1' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_1'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 68
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram_0> to default.
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint segments in master </processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0x5000_0000 [ 8K ]> and in master </microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0> at <0x0000_0000 [ 8K ]>. It is illegal to have the same slave segment mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_1/S_AXI/Mem0> is mapped at disjoint segments in master </microblaze_0/Data/SEG_axi_bram_ctrl_1_Mem0> at <0x5000_0000 [ 8K ]> and in master </microblaze_0/Instruction/SEG_axi_bram_ctrl_1_Mem0> at <0x0000_0000 [ 8K ]>. It is illegal to have the same slave segment mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_0: set_property error: Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /axi_bram_ctrl_1: set_property error: Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_1' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
Customization errors found on 'axi_bram_ctrl_1'. Restoring to previous valid configuration.

INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The D-cache cacheable segment 0x60000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x50000000-0x50001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-6] /microblaze_0: The data cache base address (0x0000000060000000) is different from the corresponding instruction cache address (0x0000000000000000). Please set both addresses to the same value for full debug and software download support.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0_bram_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI] [get_bd_intf_nets smartconnect_0_M00_AXI] [get_bd_cells smartconnect_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
set_property location {8.5 3458 -94} [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_intc_axi]
connect_bd_intf_net [get_bd_intf_pins microblaze_0_axi_intc/s_axi] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
set_property location {7 3115 165} [get_bd_cells microblaze_0_axi_intc]
set_property location {7 3068 37} [get_bd_cells microblaze_0_axi_intc]
set_property location {7 3110 40} [get_bd_cells microblaze_0_axi_intc]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
generate_target all [get_files  C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
ERROR: [IP_Flow 19-3461] Value '335546368' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_1' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_1'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 68
CRITICAL WARNING: [BD 41-1353] </axi_bram_ctrl_1/S_AXI/Mem0> is mapped at disjoint segments in master </microblaze_0/Data/SEG_axi_bram_ctrl_1_Mem0> at <0x5000_0000 [ 8K ]> and in master </microblaze_0/Instruction/SEG_axi_bram_ctrl_1_Mem0> at <0x0000_0000 [ 8K ]>. It is illegal to have the same slave segment mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
ERROR: [BD 41-703] Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is mapped into master segment </microblaze_0/Data/SEG_microblaze_0_axi_intc_Reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
CRITICAL WARNING: [BD 41-1356] Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd 
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2760.090 ; gain = 7.508
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets axi_interconnect_1_M01_AXI] [get_bd_cells axi_bram_ctrl_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_multi_axi_bram_ctrl_0_2: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_multi_axi_bram_ctrl_0_2: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {3 1254 -1037} [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M01_AXI]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins clk_wiz_1/AXI_clk]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
set_property location {3.5 1617 -1058} [get_bd_cells axi_bram_ctrl_0_bram]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
reset_run design_multi_xbar_0_synth_1
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
ERROR: [BD 41-703] Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is mapped into master segment </microblaze_0/Data/SEG_microblaze_0_axi_intc_Reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd 
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_axi_bram_ctrl_0_bram_1, cache-ID = d380a4b3c59e38ad; cache size = 292.829 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_addr_segs microblaze_0/Data/SEG_mdm_1_Reg]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into address space </microblaze_0/Data> at <0xC000_0000 [ 8K ]>
Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into address space </microblaze_0/Instruction> at <0xC000_0000 [ 8K ]>
set_property offset 0x00000000 [get_bd_addr_segs {microblaze_0/Instruction/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x00000000 [get_bd_addr_segs {microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
generate_target all [get_files  C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </mdm_1/S_AXI/Reg> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-703] Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is mapped into master segment </microblaze_0/Data/SEG_microblaze_0_axi_intc_Reg>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
CRITICAL WARNING: [BD 41-1356] Slave segment </mdm_1/S_AXI/Reg> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd 
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2767.094 ; gain = 0.000
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
assign_bd_address [get_bd_addr_segs {mdm_1/S_AXI/Reg }]
Slave segment </mdm_1/S_AXI/Reg> is being mapped into address space </microblaze_0/Data> at <0x4140_0000 [ 4K ]>
assign_bd_address [get_bd_addr_segs {microblaze_0_axi_intc/S_AXI/Reg }]
Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4180_0000 [ 64K ]>
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_microblaze_0_axi_intc_Reg]
delete_bd_objs [get_bd_addr_segs microblaze_0/Data/SEG_microblaze_0_axi_intc_Reg]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [BD 41-1356] Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The D-cache cacheable segment 0x60000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x00000000-0x00001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-6] /microblaze_0: The data cache base address (0x0000000060000000) is different from the corresponding instruction cache address (0x0000000000000000). Please set both addresses to the same value for full debug and software download support.
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 292.829 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 292.829 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = aab2c68bc2a1ccc7; cache size = 292.829 MB.
[Tue Feb 25 19:10:05 2020] Launched design_multi_processing_system7_0_0_synth_1, design_multi_microblaze_0_0_synth_1, design_multi_xbar_0_synth_1, design_multi_xbar_1_synth_1, design_multi_xbar_5_synth_1, design_multi_axi_bram_ctrl_0_2_synth_1, design_multi_s00_mmu_1_synth_1, design_multi_axi_bram_ctrl_0_bram_1_synth_1, design_multi_s00_mmu_0_synth_1...
Run output will be captured here:
design_multi_processing_system7_0_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_processing_system7_0_0_synth_1/runme.log
design_multi_microblaze_0_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_microblaze_0_0_synth_1/runme.log
design_multi_xbar_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_0_synth_1/runme.log
design_multi_xbar_1_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_1_synth_1/runme.log
design_multi_xbar_5_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_5_synth_1/runme.log
design_multi_axi_bram_ctrl_0_2_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_axi_bram_ctrl_0_2_synth_1/runme.log
design_multi_s00_mmu_1_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_s00_mmu_1_synth_1/runme.log
design_multi_axi_bram_ctrl_0_bram_1_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_axi_bram_ctrl_0_bram_1_synth_1/runme.log
design_multi_s00_mmu_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_s00_mmu_0_synth_1/runme.log
[Tue Feb 25 19:10:05 2020] Launched synth_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 2767.094 ; gain = 0.000
assign_bd_address [get_bd_addr_segs {microblaze_0_axi_intc/S_AXI/Reg }]
Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4180_0000 [ 64K ]>
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells ps7_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {9 3273 241} [get_bd_cells axi_interconnect_0]
set_property location {8 3199 -265} [get_bd_cells microblaze_0_axi_intc]
set_property location {8 3240 104} [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins clk_wiz_1/AXI_clk]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins clk_wiz_1/AXI_clk]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins clk_wiz_1/AXI_clk]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins clk_wiz_1/AXI_clk]
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins clk_wiz_1/AXI_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_multi_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_multi_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {9 3514 124} [get_bd_cells axi_bram_ctrl_1]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
connect_bd_net [get_bd_pins axi_bram_ctrl_1/s_axi_aclk] [get_bd_pins clk_wiz_1/AXI_clk]
connect_bd_net [get_bd_pins axi_bram_ctrl_1/s_axi_aresetn] [get_bd_pins axi_interconnect_0/S01_ARESETN]
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTB]
endgroup
set_property location {10 3440 124} [get_bd_cells axi_bram_ctrl_1_bram]
save_bd_design
WARNING: [BD 41-597] NET <M00_ARESETN_2> has no source
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_1/S_AXI/Mem0 }]
Slave segment </axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into address space </processing_system7_0/Data> at <0x4200_0000 [ 8K ]>
Slave segment </axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into address space </microblaze_0/Data> at <0x4200_0000 [ 8K ]>
reset_run design_multi_xbar_0_synth_1
reset_run synth_1
save_bd_design
WARNING: [BD 41-597] NET <M00_ARESETN_2> has no source
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
launch_runs impl_1 -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The D-cache cacheable segment 0x60000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x00000000-0x00001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-6] /microblaze_0: The data cache base address (0x0000000060000000) is different from the corresponding instruction cache address (0x0000000000000000). Please set both addresses to the same value for full debug and software download support.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ps7_0_axi_periph/M02_ARESETN
/axi_interconnect_0/ARESETN
/axi_interconnect_0/S00_ARESETN
/axi_interconnect_0/M00_ARESETN
/axi_interconnect_0/S01_ARESETN
/axi_bram_ctrl_1/s_axi_aresetn

WARNING: [BD 41-597] NET <M00_ARESETN_2> has no source
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:M00_ARESETN_2 is NULL! Connection will be grounded!
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:M00_ARESETN_2 is NULL! Connection will be grounded!
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_3/design_multi_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 305.650 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 305.650 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = aab2c68bc2a1ccc7; cache size = 305.650 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_axi_bram_ctrl_1_0, cache-ID = 119d43eb43ace1f0; cache size = 305.650 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_axi_bram_ctrl_1_bram_0, cache-ID = d380a4b3c59e38ad; cache size = 305.650 MB.
[Tue Feb 25 19:18:01 2020] Launched design_multi_xbar_0_synth_1, design_multi_xbar_1_synth_1, design_multi_s00_mmu_0_synth_1, design_multi_xbar_6_synth_1, design_multi_auto_pc_3_synth_1, synth_1...
Run output will be captured here:
design_multi_xbar_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_0_synth_1/runme.log
design_multi_xbar_1_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_1_synth_1/runme.log
design_multi_s00_mmu_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_s00_mmu_0_synth_1/runme.log
design_multi_xbar_6_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_6_synth_1/runme.log
design_multi_auto_pc_3_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_auto_pc_3_synth_1/runme.log
synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 19:18:01 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2767.094 ; gain = 0.000
reset_run synth_1
reset_run design_multi_xbar_0_synth_1
reset_run design_multi_xbar_1_synth_1
reset_run design_multi_s00_mmu_0_synth_1
reset_run design_multi_xbar_6_synth_1
reset_run design_multi_auto_pc_3_synth_1
connect_bd_net [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
launch_runs impl_1 -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The D-cache cacheable segment 0x60000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x00000000-0x00001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-6] /microblaze_0: The data cache base address (0x0000000060000000) is different from the corresponding instruction cache address (0x0000000000000000). Please set both addresses to the same value for full debug and software download support.
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_3/design_multi_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 305.650 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 305.650 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = aab2c68bc2a1ccc7; cache size = 305.650 MB.
[Tue Feb 25 19:20:02 2020] Launched design_multi_xbar_0_synth_1, design_multi_xbar_1_synth_1, design_multi_xbar_6_synth_1, design_multi_s00_mmu_0_synth_1, design_multi_auto_pc_3_synth_1, synth_1...
Run output will be captured here:
design_multi_xbar_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_0_synth_1/runme.log
design_multi_xbar_1_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_1_synth_1/runme.log
design_multi_xbar_6_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_6_synth_1/runme.log
design_multi_s00_mmu_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_s00_mmu_0_synth_1/runme.log
design_multi_auto_pc_3_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_auto_pc_3_synth_1/runme.log
synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 19:20:02 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3477.879 ; gain = 710.785
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 25 19:27:41 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
file copy -force C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze_mcs:3.0 microblaze_mcs_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
endgroup
delete_bd_objs [get_bd_cells microblaze_mcs_0]
startgroup
set_property -dict [list CONFIG.C_I_LMB {1}] [get_bd_cells microblaze_0]
endgroup
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
startgroup
set_property -dict [list CONFIG.C_D_LMB {1}] [get_bd_cells microblaze_0]
endgroup
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {8KB} clk {None} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_1]
delete_bd_objs [get_bd_intf_nets microblaze_1_dlmb_1]
delete_bd_objs [get_bd_intf_nets microblaze_1_ilmb_1] [get_bd_intf_nets microblaze_1_debug] [get_bd_nets microblaze_1_Clk] [get_bd_cells microblaze_1]
startgroup
set_property -dict [list CONFIG.C_D_LMB {0} CONFIG.C_I_LMB {0}] [get_bd_cells microblaze_0]
endgroup
connect_bd_net [get_bd_pins microblaze_1_local_memory/LMB_Clk] [get_bd_pins clk_wiz_1/AXI_clk]
reset_run synth_1
save_bd_design
WARNING: [BD 41-597] NET <microblaze_1_LMB_Rst> has no source
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_875ca1ac.ui> 
launch_runs impl_1 -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </microblaze_1_local_memory/lmb_bram> to default.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The D-cache cacheable segment 0x60000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x00000000-0x00001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-6] /microblaze_0: The data cache base address (0x0000000060000000) is different from the corresponding instruction cache address (0x0000000000000000). Please set both addresses to the same value for full debug and software download support.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/microblaze_1_local_memory/dlmb_v10/SYS_Rst
/microblaze_1_local_memory/ilmb_v10/SYS_Rst
/microblaze_1_local_memory/dlmb_bram_if_cntlr/LMB_Rst
/microblaze_1_local_memory/ilmb_bram_if_cntlr/LMB_Rst

WARNING: [BD 41-597] NET <microblaze_1_LMB_Rst> has no source
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_875ca1ac.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:microblaze_1_LMB_Rst is NULL! Connection will be grounded!
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:microblaze_1_LMB_Rst is NULL! Connection will be grounded!
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_875ca1ac.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/lmb_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_3/design_multi_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 307.966 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 307.966 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = aab2c68bc2a1ccc7; cache size = 307.966 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_3, cache-ID = 66ec6e60a05c72ea; cache size = 307.966 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_dlmb_bram_if_cntlr_0, cache-ID = ccdd751bae6d6a7b; cache size = 307.966 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_dlmb_v10_0, cache-ID = d22145f4f081dc46; cache size = 307.966 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_ilmb_bram_if_cntlr_0, cache-ID = ccdd751bae6d6a7b; cache size = 307.966 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_ilmb_v10_0, cache-ID = d22145f4f081dc46; cache size = 307.966 MB.
[Tue Feb 25 19:47:18 2020] Launched design_multi_xbar_1_synth_1, design_multi_mdm_1_0_synth_1, design_multi_lmb_bram_0_synth_1, synth_1...
Run output will be captured here:
design_multi_xbar_1_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_1_synth_1/runme.log
design_multi_mdm_1_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_mdm_1_0_synth_1/runme.log
design_multi_lmb_bram_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_lmb_bram_0_synth_1/runme.log
synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 19:47:19 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 3481.234 ; gain = 0.000
reset_run impl_1
exclude_bd_addr_seg [get_bd_addr_segs microblaze_0/Data/SEG_processing_system7_0_GP0_DDR_LOWOCM]
Excluding </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> from </microblaze_0/Data>
generate_target all [get_files  C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </microblaze_1_local_memory/lmb_bram> to default.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is excluded from all addressing paths.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The D-cache cacheable segment 0x60000000 - 0x7FFFFFFF does not include the M_AXI_DC segment 0x00000000-0x00001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x7FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x7FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-6] /microblaze_0: The data cache base address (0x0000000060000000) is different from the corresponding instruction cache address (0x0000000000000000). Please set both addresses to the same value for full debug and software download support.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/microblaze_1_local_memory/dlmb_v10/SYS_Rst
/microblaze_1_local_memory/ilmb_v10/SYS_Rst
/microblaze_1_local_memory/dlmb_bram_if_cntlr/LMB_Rst
/microblaze_1_local_memory/ilmb_bram_if_cntlr/LMB_Rst

WARNING: [BD 41-597] NET <microblaze_1_LMB_Rst> has no source
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_875ca1ac.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:microblaze_1_LMB_Rst is NULL! Connection will be grounded!
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:microblaze_1_LMB_Rst is NULL! Connection will be grounded!
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_875ca1ac.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/lmb_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_3/design_multi_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3481.234 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_multi_xbar_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_xbar_1, cache-ID = fc28080acda0292c; cache size = 310.233 MB.
catch { [ delete_ip_run [get_ips -all design_multi_xbar_1] ] }
catch { config_ip_cache -export [get_ips -all design_multi_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 310.233 MB.
catch { config_ip_cache -export [get_ips -all design_multi_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 310.233 MB.
catch { config_ip_cache -export [get_ips -all design_multi_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = aab2c68bc2a1ccc7; cache size = 310.233 MB.
catch { config_ip_cache -export [get_ips -all design_multi_auto_pc_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_3, cache-ID = 66ec6e60a05c72ea; cache size = 310.233 MB.
export_ip_user_files -of_objects [get_files C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
export_simulation -of_objects [get_files C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd] -directory C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.ip_user_files/sim_scripts -ip_user_files_dir C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.ip_user_files -ipstatic_source_dir C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.cache/compile_simlib/modelsim} {questa=C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.cache/compile_simlib/questa} {riviera=C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.cache/compile_simlib/riviera} {activehdl=C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Feb 25 20:00:56 2020] Launched synth_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 20:00:56 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 25 20:05:36 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
file copy -force C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

set_property offset 0x20000000 [get_bd_addr_segs {microblaze_0/Instruction/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property offset 0x20000000 [get_bd_addr_segs {microblaze_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
save_bd_design
WARNING: [BD 41-597] NET <microblaze_1_LMB_Rst> has no source
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_875ca1ac.ui> 
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </microblaze_1_local_memory/lmb_bram> to default.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is excluded from all addressing paths.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x00000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/microblaze_1_local_memory/dlmb_v10/SYS_Rst
/microblaze_1_local_memory/ilmb_v10/SYS_Rst
/microblaze_1_local_memory/dlmb_bram_if_cntlr/LMB_Rst
/microblaze_1_local_memory/ilmb_bram_if_cntlr/LMB_Rst

WARNING: [BD 41-597] NET <microblaze_1_LMB_Rst> has no source
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_875ca1ac.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:microblaze_1_LMB_Rst is NULL! Connection will be grounded!
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:microblaze_1_LMB_Rst is NULL! Connection will be grounded!
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_875ca1ac.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/lmb_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_3/design_multi_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 310.233 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 310.233 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = aab2c68bc2a1ccc7; cache size = 310.233 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_3, cache-ID = 66ec6e60a05c72ea; cache size = 310.233 MB.
[Tue Feb 25 20:11:59 2020] Launched design_multi_microblaze_0_0_synth_1, design_multi_xbar_5_synth_1, synth_1...
Run output will be captured here:
design_multi_microblaze_0_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_microblaze_0_0_synth_1/runme.log
design_multi_xbar_5_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_5_synth_1/runme.log
synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 20:11:59 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 3481.234 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 25 20:20:50 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
file copy -force C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

set_property location {2 747 -1031} [get_bd_cells microblaze_0]
set_property location {1 767 -1056} [get_bd_cells microblaze_0]
set_property location {1 797 -1053} [get_bd_cells microblaze_0]
set_property location {1 809 -1047} [get_bd_cells microblaze_0]
set_property location {1 722 -1034} [get_bd_cells microblaze_0]
set_property location {1 705 -1034} [get_bd_cells microblaze_0]
set_property location {2 1224 -915} [get_bd_cells axi_interconnect_1]
set_property location {2 1203 -913} [get_bd_cells axi_interconnect_1]
set_property location {2 1205 -910} [get_bd_cells axi_interconnect_1]
set_property location {2 1285 -909} [get_bd_cells axi_interconnect_1]
set_property location {4 1966 -1024} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {4 1985 -1021} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {4 2002 -1029} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {4 2024 -1035} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {2 1199 -892} [get_bd_cells axi_interconnect_1]
set_property location {2 1216 -895} [get_bd_cells axi_interconnect_1]
set_property location {2 1228 -907} [get_bd_cells axi_interconnect_1]
set_property location {2 1221 -897} [get_bd_cells axi_interconnect_1]
set_property location {2 1213 -888} [get_bd_cells axi_interconnect_1]
set_property location {2 1203 -897} [get_bd_cells axi_interconnect_1]
set_property location {2 1212 -895} [get_bd_cells axi_interconnect_1]
set_property location {2 1221 -924} [get_bd_cells axi_interconnect_1]
set_property location {4 1978 -1041} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {3.5 1875 -1043} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {3.5 1778 -1045} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {1 525 -1004} [get_bd_cells microblaze_0]
set_property location {1 530 -1003} [get_bd_cells microblaze_0]
set_property location {1 526 -998} [get_bd_cells microblaze_0]
set_property location {1 539 -1027} [get_bd_cells microblaze_0]
set_property location {1 503 -1018} [get_bd_cells microblaze_0]
set_property location {1 602 -1014} [get_bd_cells microblaze_0]
set_property location {0.5 484 -999} [get_bd_cells microblaze_0]
set_property location {1 464 -1031} [get_bd_cells microblaze_0]
set_property location {1 464 -1053} [get_bd_cells microblaze_0]
set_property location {1.5 604 -1036} [get_bd_cells microblaze_0]
set_property location {1 629 -1016} [get_bd_cells microblaze_0]
set_property location {1 560 -1027} [get_bd_cells microblaze_0]
set_property location {1 575 -1038} [get_bd_cells microblaze_0]
set_property location {1 662 -1016} [get_bd_cells microblaze_0]
set_property location {1.5 653 -1013} [get_bd_cells microblaze_0]
set_property location {1 605 -1045} [get_bd_cells microblaze_0]
startgroup
set_property -dict [list CONFIG.C_I_LMB {1} CONFIG.C_TRACE {0}] [get_bd_cells microblaze_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins microblaze_0/ILMB] -boundary_type upper [get_bd_intf_pins microblaze_1_local_memory/ILMB]
save_bd_design
WARNING: [BD 41-597] NET <microblaze_1_LMB_Rst> has no source
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_875ca1ac.ui> 
reset_run design_multi_microblaze_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
CRITICAL WARNING: [BD 41-1356] Slave segment </microblaze_1_local_memory/ilmb_bram_if_cntlr/SLMB/Mem> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </microblaze_1_local_memory/lmb_bram> to default.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is excluded from all addressing paths.
CRITICAL WARNING: [BD 41-1356] Slave segment </microblaze_1_local_memory/ilmb_bram_if_cntlr/SLMB/Mem> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x00000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/microblaze_1_local_memory/dlmb_v10/SYS_Rst
/microblaze_1_local_memory/ilmb_v10/SYS_Rst
/microblaze_1_local_memory/dlmb_bram_if_cntlr/LMB_Rst
/microblaze_1_local_memory/ilmb_bram_if_cntlr/LMB_Rst

WARNING: [BD 41-597] NET <microblaze_1_LMB_Rst> has no source
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_875ca1ac.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:microblaze_1_LMB_Rst is NULL! Connection will be grounded!
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:microblaze_1_LMB_Rst is NULL! Connection will be grounded!
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_875ca1ac.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/lmb_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_3/design_multi_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 319.224 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 319.224 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = aab2c68bc2a1ccc7; cache size = 319.224 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_3, cache-ID = 66ec6e60a05c72ea; cache size = 319.224 MB.
[Tue Feb 25 20:32:31 2020] Launched design_multi_microblaze_0_0_synth_1, synth_1...
Run output will be captured here:
design_multi_microblaze_0_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_microblaze_0_0_synth_1/runme.log
synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 20:32:31 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 3481.234 ; gain = 0.000
assign_bd_address [get_bd_addr_segs {microblaze_1_local_memory/ilmb_bram_if_cntlr/SLMB/Mem }]
Slave segment </microblaze_1_local_memory/ilmb_bram_if_cntlr/SLMB/Mem> is being mapped into address space </microblaze_0/Instruction> at <0x0000_2000 [ 8K ]>
save_bd_design
WARNING: [BD 41-597] NET <microblaze_1_LMB_Rst> has no source
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_875ca1ac.ui> 
reset_run synth_1
reset_run design_multi_microblaze_0_0_synth_1
launch_runs impl_1 -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is excluded from all addressing paths.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x00000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The I-cache cacheable segment 0x20000000 - 0x3FFFFFFF does not include the M_AXI_IC segment 0x00000000-0x00001FFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x20000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-6] /microblaze_0: The data cache base address (0x0000000000000000) is different from the corresponding instruction cache address (0x0000000020000000). Please set both addresses to the same value for full debug and software download support.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/microblaze_1_local_memory/dlmb_v10/SYS_Rst
/microblaze_1_local_memory/ilmb_v10/SYS_Rst
/microblaze_1_local_memory/dlmb_bram_if_cntlr/LMB_Rst
/microblaze_1_local_memory/ilmb_bram_if_cntlr/LMB_Rst

WARNING: [BD 41-597] NET <microblaze_1_LMB_Rst> has no source
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_875ca1ac.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:microblaze_1_LMB_Rst is NULL! Connection will be grounded!
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:microblaze_1_LMB_Rst is NULL! Connection will be grounded!
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_875ca1ac.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_1_local_memory/lmb_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_3/design_multi_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 319.224 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 319.224 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = aab2c68bc2a1ccc7; cache size = 319.224 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_3, cache-ID = 66ec6e60a05c72ea; cache size = 319.224 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_lmb_bram_0, cache-ID = 3559396a348a69b2; cache size = 319.224 MB.
[Tue Feb 25 20:34:45 2020] Launched design_multi_microblaze_0_0_synth_1, design_multi_ilmb_bram_if_cntlr_0_synth_1, synth_1...
Run output will be captured here:
design_multi_microblaze_0_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_microblaze_0_0_synth_1/runme.log
design_multi_ilmb_bram_if_cntlr_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_ilmb_bram_if_cntlr_0_synth_1/runme.log
synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 20:34:45 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 3481.234 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets microblaze_0_ILMB] [get_bd_cells microblaze_1_local_memory]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 lmb_v10_0
endgroup
set_property location {2 1037 -1092} [get_bd_cells lmb_v10_0]
connect_bd_intf_net [get_bd_intf_pins lmb_v10_0/LMB_M] [get_bd_intf_pins microblaze_0/ILMB]
connect_bd_net [get_bd_pins lmb_v10_0/LMB_Clk] [get_bd_pins clk_wiz_1/AXI_clk]
connect_bd_net [get_bd_pins lmb_v10_0/SYS_Rst] [get_bd_pins rst_clk_wiz_1_100M/mb_reset]
set_property location {2 985 -1066} [get_bd_cells lmb_v10_0]
set_property location {2 1044 -1062} [get_bd_cells lmb_v10_0]
set_property location {2 1100 -1048} [get_bd_cells lmb_v10_0]
set_property location {2 1075 -1093} [get_bd_cells lmb_v10_0]
set_property location {2 1095 -1104} [get_bd_cells lmb_v10_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 lmb_bram_if_cntlr_0
endgroup
set_property location {2 1049 -1108} [get_bd_cells lmb_v10_0]
set_property location {3 1369 -1128} [get_bd_cells lmb_bram_if_cntlr_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_ILMB] [get_bd_cells lmb_v10_0]
set_property location {2 1116 -1121} [get_bd_cells lmb_bram_if_cntlr_0]
connect_bd_intf_net [get_bd_intf_pins lmb_bram_if_cntlr_0/SLMB] [get_bd_intf_pins microblaze_0/ILMB]
connect_bd_net [get_bd_pins lmb_bram_if_cntlr_0/LMB_Clk] [get_bd_pins clk_wiz_1/AXI_clk]
connect_bd_net [get_bd_pins lmb_bram_if_cntlr_0/LMB_Rst] [get_bd_pins rst_clk_wiz_1_100M/mb_reset]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins lmb_bram_if_cntlr_0/BRAM_PORT]
endgroup
set_property location {3 1398 -1116} [get_bd_cells lmb_bram_if_cntlr_0_bram]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
reset_run synth_1
launch_runs impl_1 -jobs 8
CRITICAL WARNING: [BD 41-1356] Slave segment </lmb_bram_if_cntlr_0/SLMB/Mem> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </lmb_bram_if_cntlr_0_bram> to default.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is excluded from all addressing paths.
CRITICAL WARNING: [BD 41-1356] Slave segment </lmb_bram_if_cntlr_0/SLMB/Mem> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x00000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_3/design_multi_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 327.102 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 327.102 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = aab2c68bc2a1ccc7; cache size = 327.102 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_3, cache-ID = 66ec6e60a05c72ea; cache size = 327.102 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_lmb_bram_if_cntlr_0_0, cache-ID = ccdd751bae6d6a7b; cache size = 327.102 MB.
[Tue Feb 25 20:43:26 2020] Launched design_multi_microblaze_0_0_synth_1, design_multi_lmb_bram_if_cntlr_0_bram_0_synth_1, synth_1...
Run output will be captured here:
design_multi_microblaze_0_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_microblaze_0_0_synth_1/runme.log
design_multi_lmb_bram_if_cntlr_0_bram_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_lmb_bram_if_cntlr_0_bram_0_synth_1/runme.log
synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 20:43:27 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3481.234 ; gain = 0.000
assign_bd_address [get_bd_addr_segs {lmb_bram_if_cntlr_0/SLMB/Mem }]
Slave segment </lmb_bram_if_cntlr_0/SLMB/Mem> is being mapped into address space </microblaze_0/Instruction> at <0x0000_2000 [ 8K ]>
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
reset_run impl_1
launch_runs impl_1 -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is excluded from all addressing paths.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x00000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The I-cache cacheable segment 0x20000000 - 0x3FFFFFFF does not include the M_AXI_IC segment 0x00000000-0x00001FFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x20000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-6] /microblaze_0: The data cache base address (0x0000000000000000) is different from the corresponding instruction cache address (0x0000000020000000). Please set both addresses to the same value for full debug and software download support.
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_3/design_multi_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 327.102 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 327.102 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = aab2c68bc2a1ccc7; cache size = 327.102 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_3, cache-ID = 66ec6e60a05c72ea; cache size = 327.102 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_lmb_bram_if_cntlr_0_0, cache-ID = 8c6c506c2718f96f; cache size = 327.102 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_microblaze_0_0, cache-ID = 3997eaf820839fcd; cache size = 327.102 MB.
[Tue Feb 25 20:44:22 2020] Launched design_multi_lmb_bram_if_cntlr_0_bram_0_synth_1, synth_1...
Run output will be captured here:
design_multi_lmb_bram_if_cntlr_0_bram_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_lmb_bram_if_cntlr_0_bram_0_synth_1/runme.log
synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 20:44:22 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3481.234 ; gain = 0.000
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
delete_bd_objs [get_bd_cells pearson_0]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is excluded from all addressing paths.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x00000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-14] /microblaze_0: The I-cache cacheable segment 0x20000000 - 0x3FFFFFFF does not include the M_AXI_IC segment 0x00000000-0x00001FFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x20000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
WARNING: [xilinx.com:ip:microblaze:11.0-6] /microblaze_0: The data cache base address (0x0000000000000000) is different from the corresponding instruction cache address (0x0000000020000000). Please set both addresses to the same value for full debug and software download support.
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_3/design_multi_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 327.303 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 327.303 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = aab2c68bc2a1ccc7; cache size = 327.303 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_3, cache-ID = 66ec6e60a05c72ea; cache size = 327.303 MB.
[Tue Feb 25 20:53:47 2020] Launched synth_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 20:53:47 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3514.715 ; gain = 33.480
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 25 20:59:12 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
set_property location {2 1148 -1114} [get_bd_cells lmb_bram_if_cntlr_0]
save_bd_design
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
file copy -force C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

delete_bd_objs [get_bd_intf_nets axi_interconnect_1_M01_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
set_property offset 0x00000000 [get_bd_addr_segs {microblaze_0/Instruction/SEG_lmb_bram_if_cntlr_0_Mem}]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is excluded from all addressing paths.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x20000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x20000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_3/design_multi_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 327.303 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 327.303 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = aab2c68bc2a1ccc7; cache size = 327.303 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_3, cache-ID = 66ec6e60a05c72ea; cache size = 327.303 MB.
[Tue Feb 25 21:07:32 2020] Launched design_multi_xbar_5_synth_1, design_multi_microblaze_0_0_synth_1, design_multi_lmb_bram_if_cntlr_0_0_synth_1, synth_1...
Run output will be captured here:
design_multi_xbar_5_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_5_synth_1/runme.log
design_multi_microblaze_0_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_microblaze_0_0_synth_1/runme.log
design_multi_lmb_bram_if_cntlr_0_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_lmb_bram_if_cntlr_0_0_synth_1/runme.log
synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 21:07:32 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3552.367 ; gain = 29.953
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 25 21:15:25 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
file copy -force C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_1]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_nets M00_ARESETN_1] [get_bd_intf_nets axi_interconnect_1_M00_AXI] [get_bd_intf_nets S01_AXI_1] [get_bd_intf_nets S00_AXI_2] [get_bd_cells axi_interconnect_1]
set_property location {2.5 1560 -936} [get_bd_cells microblaze_0]
set_property location {2.5 1631 -870} [get_bd_cells microblaze_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_crossbar:2.1 axi_crossbar_0
endgroup
set_property location {3 2019 -852} [get_bd_cells axi_crossbar_0]
delete_bd_objs [get_bd_cells axi_crossbar_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/AXI_clk (100 MHz)} Clk_slave {/clk_wiz_1/AXI_clk (100 MHz)} Clk_xbar {/clk_wiz_1/AXI_clk (100 MHz)} Master {/microblaze_0/M_AXI_IC} Slave {/axi_bram_ctrl_1/S_AXI} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IC]
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/microblaze_0/Instruction [/axi_bram_ctrl_1/S_AXI/Mem0]>
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/AXI_clk (100 MHz)} Clk_slave {/clk_wiz_1/AXI_clk (100 MHz)} Clk_xbar {/clk_wiz_1/AXI_clk (100 MHz)} Master {/microblaze_0/M_AXI_IC} Slave {/axi_bram_ctrl_1/S_AXI} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IC]'
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/AXI_clk (100 MHz)} Clk_slave {/clk_wiz_1/AXI_clk (100 MHz)} Clk_xbar {/clk_wiz_1/AXI_clk (100 MHz)} Master {/microblaze_0 (Cached)} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
set_property location {4 2417 -1124} [get_bd_cells axi_smc]
set_property location {3 1994 -879} [get_bd_cells axi_smc]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
reset_run design_multi_processing_system7_0_0_synth_1
reset_run design_multi_xbar_6_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/S_AXI_HP1_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK] [get_bd_pins clk_wiz_1/AXI_clk]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/S_AXI_HP1_ACLK is now disabled. All connections to this pin have been removed. 
endgroup
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
launch_runs impl_1 -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is excluded from all addressing paths.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x20000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x20000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0_bram .
Exporting to file c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0.hwh
Generated Block Design Tcl file c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/synth/design_multi_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 336.234 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 336.234 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = 66ec6e60a05c72ea; cache size = 336.234 MB.
[Tue Feb 25 21:24:32 2020] Launched design_multi_processing_system7_0_0_synth_1, design_multi_xbar_6_synth_1, design_multi_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
design_multi_processing_system7_0_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_processing_system7_0_0_synth_1/runme.log
design_multi_xbar_6_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_xbar_6_synth_1/runme.log
design_multi_axi_smc_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_axi_smc_0_synth_1/runme.log
synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 21:24:32 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 3708.754 ; gain = 101.184
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 25 21:35:51 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
file copy -force C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_smc]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/S_AXI_HP1] [get_bd_intf_pins axi_smc/M01_AXI]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK] [get_bd_pins clk_wiz_1/AXI_clk]
set_property location {3 1970 -866} [get_bd_cells axi_smc]
set_property location {3 1964 -848} [get_bd_cells axi_smc]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM }]
Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into address space </microblaze_0/Data> at <0x0000_0000 [ 256M ]>
Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into address space </microblaze_0/Instruction> at <0x1000_0000 [ 256M ]>
delete_bd_objs [get_bd_addr_segs microblaze_0/Instruction/SEG_processing_system7_0_HP1_DDR_LOWOCM]
delete_bd_objs [get_bd_addr_segs microblaze_0/Data/SEG_processing_system7_0_HP1_DDR_LOWOCM]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
reset_run design_multi_processing_system7_0_0_synth_1
reset_run design_multi_axi_smc_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is excluded from all addressing paths.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x20000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x20000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
Wrote  : <C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0_bram .
Exporting to file c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0.hwh
Generated Block Design Tcl file c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/synth/design_multi_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 350.296 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 350.296 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = 66ec6e60a05c72ea; cache size = 350.296 MB.
[Tue Feb 25 21:42:29 2020] Launched design_multi_processing_system7_0_0_synth_1, design_multi_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
design_multi_processing_system7_0_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_processing_system7_0_0_synth_1/runme.log
design_multi_axi_smc_0_synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_axi_smc_0_synth_1/runme.log
synth_1: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 21:42:30 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:13 ; elapsed = 00:01:23 . Memory (MB): peak = 3886.695 ; gain = 155.863
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 25 21:57:25 2020] Launched impl_1...
Run output will be captured here: C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
file copy -force C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DC] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_intf_nets microblaze_0_M_AXI_IC] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DC] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_intf_nets microblaze_0_M_AXI_IC] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]'
set_property location {3 2056 -865} [get_bd_cells axi_smc]
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI]
delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {1}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {0} CONFIG.PCW_USE_S_AXI_HP1 {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/S_AXI_HP0_ACLK is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /processing_system7_0/S_AXI_HP1_ACLK is now disabled. All connections to this pin have been removed. 
