{
  "module_name": "addi_tcw.h",
  "hash_id": "5014eed3729058c1d60339518b43141fdda7f0fbfddbdb1456a61912931213bc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/comedi/drivers/addi_tcw.h",
  "human_readable_source": " \n#ifndef _ADDI_TCW_H\n#define _ADDI_TCW_H\n\n \n\n#define ADDI_TCW_VAL_REG\t\t0x00\n\n#define ADDI_TCW_SYNC_REG\t\t0x00\n#define ADDI_TCW_SYNC_CTR_TRIG\t\tBIT(8)\n#define ADDI_TCW_SYNC_CTR_DIS\t\tBIT(7)\n#define ADDI_TCW_SYNC_CTR_ENA\t\tBIT(6)\n#define ADDI_TCW_SYNC_TIMER_TRIG\tBIT(5)\n#define ADDI_TCW_SYNC_TIMER_DIS\t\tBIT(4)\n#define ADDI_TCW_SYNC_TIMER_ENA\t\tBIT(3)\n#define ADDI_TCW_SYNC_WDOG_TRIG\t\tBIT(2)\n#define ADDI_TCW_SYNC_WDOG_DIS\t\tBIT(1)\n#define ADDI_TCW_SYNC_WDOG_ENA\t\tBIT(0)\n\n#define ADDI_TCW_RELOAD_REG\t\t0x04\n\n#define ADDI_TCW_TIMEBASE_REG\t\t0x08\n\n#define ADDI_TCW_CTRL_REG\t\t0x0c\n#define ADDI_TCW_CTRL_EXT_CLK_STATUS\tBIT(21)\n#define ADDI_TCW_CTRL_CASCADE\t\tBIT(20)\n#define ADDI_TCW_CTRL_CNTR_ENA\t\tBIT(19)\n#define ADDI_TCW_CTRL_CNT_UP\t\tBIT(18)\n#define ADDI_TCW_CTRL_EXT_CLK(x)\t(((x) & 3) << 16)\n#define ADDI_TCW_CTRL_EXT_CLK_MASK\tADDI_TCW_CTRL_EXT_CLK(3)\n#define ADDI_TCW_CTRL_MODE(x)\t\t(((x) & 7) << 13)\n#define ADDI_TCW_CTRL_MODE_MASK\t\tADDI_TCW_CTRL_MODE(7)\n#define ADDI_TCW_CTRL_OUT(x)\t\t(((x) & 3) << 11)\n#define ADDI_TCW_CTRL_OUT_MASK\t\tADDI_TCW_CTRL_OUT(3)\n#define ADDI_TCW_CTRL_GATE\t\tBIT(10)\n#define ADDI_TCW_CTRL_TRIG\t\tBIT(9)\n#define ADDI_TCW_CTRL_EXT_GATE(x)\t(((x) & 3) << 7)\n#define ADDI_TCW_CTRL_EXT_GATE_MASK\tADDI_TCW_CTRL_EXT_GATE(3)\n#define ADDI_TCW_CTRL_EXT_TRIG(x)\t(((x) & 3) << 5)\n#define ADDI_TCW_CTRL_EXT_TRIG_MASK\tADDI_TCW_CTRL_EXT_TRIG(3)\n#define ADDI_TCW_CTRL_TIMER_ENA\t\tBIT(4)\n#define ADDI_TCW_CTRL_RESET_ENA\t\tBIT(3)\n#define ADDI_TCW_CTRL_WARN_ENA\t\tBIT(2)\n#define ADDI_TCW_CTRL_IRQ_ENA\t\tBIT(1)\n#define ADDI_TCW_CTRL_ENA\t\tBIT(0)\n\n#define ADDI_TCW_STATUS_REG\t\t0x10\n#define ADDI_TCW_STATUS_SOFT_CLR\tBIT(3)\n#define ADDI_TCW_STATUS_HARDWARE_TRIG\tBIT(2)\n#define ADDI_TCW_STATUS_SOFT_TRIG\tBIT(1)\n#define ADDI_TCW_STATUS_OVERFLOW\tBIT(0)\n\n#define ADDI_TCW_IRQ_REG\t\t0x14\n#define ADDI_TCW_IRQ\t\t\tBIT(0)\n\n#define ADDI_TCW_WARN_TIMEVAL_REG\t0x18\n\n#define ADDI_TCW_WARN_TIMEBASE_REG\t0x1c\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}