INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.srcs/sources_1/ip/ila_0_1/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.srcs/sources_1/new/adder_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.srcs/sim_2/new/_adderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _adderTB
