Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue Jan 22 14:43:17 2019
| Host         : livenet-host running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file xtea_control_sets_placed.rpt
| Design       : xtea
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             289 |           83 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG |               |                   |                1 |              1 |
|  clk_IBUF_BUFG | dout_rdy0     |                   |                1 |              1 |
|  clk_IBUF_BUFG |               | STATUS[4]_i_2_n_0 |                2 |              5 |
|  clk_IBUF_BUFG | i0            | i[31]_i_1_n_0     |                9 |             32 |
|  clk_IBUF_BUFG | result_out0   |                   |               12 |             32 |
|  clk_IBUF_BUFG | v00           |                   |                5 |             32 |
|  clk_IBUF_BUFG | sum0          |                   |               10 |             32 |
|  clk_IBUF_BUFG | temp0         |                   |               16 |             32 |
|  clk_IBUF_BUFG | v10           |                   |               10 |             32 |
|  clk_IBUF_BUFG | key00         |                   |               14 |             64 |
|  clk_IBUF_BUFG | key20         |                   |               15 |             64 |
+----------------+---------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 5      |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


