##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_4
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_RPi_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_RPi_IntClock:R)
		5.3::Critical Path Report for (UART_RPi_IntClock:R vs. UART_RPi_IntClock:R)
		5.4::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1                    | Frequency: 59.01 MHz  | Target: 0.32 MHz   | 
Clock: Clock_4                    | Frequency: 38.81 MHz  | Target: 0.50 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 47.08 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_RPi_IntClock          | Frequency: 47.83 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            3.125e+006       3108054     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4            Clock_4            2e+006           1974234     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          41666.7          20428       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_RPi_IntClock  41666.7          29121       N/A              N/A         N/A              N/A         N/A              N/A         
UART_RPi_IntClock  UART_RPi_IntClock  1.08333e+006     1062426     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
Echo_L(0)_PAD  33577         CyBUS_CLK:R       
Echo_R(0)_PAD  33161         CyBUS_CLK:R       
Quad1A(0)_PAD  17338         Clock_4:R         
Quad1B(0)_PAD  16792         Clock_4:R         
Quad2A(0)_PAD  15285         Clock_4:R         
Quad2B(0)_PAD  17078         Clock_4:R         


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
LED_L(0)_PAD      23885         CyBUS_CLK:R                  
LED_R(0)_PAD      24133         CyBUS_CLK:R                  
RPi_Tx(0)_PAD     32019         UART_RPi_IntClock:R          
SCL_1(0)_PAD:out  26142         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  26874         CyBUS_CLK(fixed-function):R  
STP_0(0)_PAD      23907         CyBUS_CLK:R                  
STP_1(0)_PAD      23477         CyBUS_CLK:R                  
STP_2(0)_PAD      23905         CyBUS_CLK:R                  
STP_3(0)_PAD      23391         CyBUS_CLK:R                  
TB_EN(0)_PAD      25973         CyBUS_CLK:R                  
TB_ENB(0)_PAD     26695         CyBUS_CLK:R                  
TB_PWM1(0)_PAD    24457         Clock_1:R                    
TB_PWM2(0)_PAD    24345         Clock_1:R                    
TB_PWM3(0)_PAD    24656         Clock_1:R                    
TB_PWM4(0)_PAD    25118         Clock_1:R                    
Trig_L(0)_PAD     23564         CyBUS_CLK:R                  
Trig_R(0)_PAD     24068         CyBUS_CLK:R                  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 59.01 MHz | Target: 0.32 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_240/main_4
Capture Clock  : Net_240/clock_0
Path slack     : 3108054p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q                macrocell44     1250   1250  3108054  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_1  datapathcell1   3582   4832  3108054  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell1   6000  10832  3108054  RISE       1
Net_240/main_4                      macrocell43     2604  13436  3108054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 38.81 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1974234p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21536
-------------------------------------   ----- 
End-of-path arrival time (ps)           21536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q                                    macrocell81      1250   1250  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/main_0                macrocell14      8065   9315  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/q                     macrocell14      3350  12665  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   3741  16406  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   5130  21536  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  21536  1974234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell12      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.08 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20428p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17009
-------------------------------------   ----- 
End-of-path arrival time (ps)           17009
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell16   3869   8579  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell16   5130  13709  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell17      0  13709  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell17   3300  17009  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell18      0  17009  20428  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell18      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_RPi_IntClock
***********************************************
Clock: UART_RPi_IntClock
Frequency: 47.83 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062426p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14717
-------------------------------------   ----- 
End-of-path arrival time (ps)           14717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q                      macrocell53     1250   1250  1062426  RISE       1
\UART_RPi:BUART:counter_load_not\/main_0           macrocell8      7208   8458  1062426  RISE       1
\UART_RPi:BUART:counter_load_not\/q                macrocell8      3350  11808  1062426  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2909  14717  1062426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20428p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17009
-------------------------------------   ----- 
End-of-path arrival time (ps)           17009
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell16   3869   8579  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell16   5130  13709  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell17      0  13709  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell17   3300  17009  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell18      0  17009  20428  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell18      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_RPi_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 29121p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9035
-------------------------------------   ---- 
End-of-path arrival time (ps)           9035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                        iocell13      2515   2515  29121  RISE       1
\UART_RPi:BUART:rx_state_0\/main_0  macrocell59   6520   9035  29121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1


5.3::Critical Path Report for (UART_RPi_IntClock:R vs. UART_RPi_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062426p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14717
-------------------------------------   ----- 
End-of-path arrival time (ps)           14717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q                      macrocell53     1250   1250  1062426  RISE       1
\UART_RPi:BUART:counter_load_not\/main_0           macrocell8      7208   8458  1062426  RISE       1
\UART_RPi:BUART:counter_load_not\/q                macrocell8      3350  11808  1062426  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2909  14717  1062426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1974234p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21536
-------------------------------------   ----- 
End-of-path arrival time (ps)           21536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q                                    macrocell81      1250   1250  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/main_0                macrocell14      8065   9315  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/q                     macrocell14      3350  12665  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   3741  16406  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   5130  21536  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  21536  1974234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell12      0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_240/main_4
Capture Clock  : Net_240/clock_0
Path slack     : 3108054p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q                macrocell44     1250   1250  3108054  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_1  datapathcell1   3582   4832  3108054  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell1   6000  10832  3108054  RISE       1
Net_240/main_4                      macrocell43     2604  13436  3108054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20428p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17009
-------------------------------------   ----- 
End-of-path arrival time (ps)           17009
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell16   3869   8579  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell16   5130  13709  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell17      0  13709  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell17   3300  17009  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell18      0  17009  20428  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell18      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20457p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16980
-------------------------------------   ----- 
End-of-path arrival time (ps)           16980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell13   3840   8550  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell13   5130  13680  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell14      0  13680  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell14   3300  16980  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell15      0  16980  20457  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell15      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16725
-------------------------------------   ----- 
End-of-path arrival time (ps)           16725
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3585   8295  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  13425  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  13425  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell3   3300  16725  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/ci         datapathcell4      0  16725  20712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16682
-------------------------------------   ----- 
End-of-path arrival time (ps)           16682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3542   8252  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  13382  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  13382  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  16682  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  16682  20754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13709
-------------------------------------   ----- 
End-of-path arrival time (ps)           13709
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell16   3869   8579  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell16   5130  13709  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell17      0  13709  23728  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell17      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23757p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13680
-------------------------------------   ----- 
End-of-path arrival time (ps)           13680
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell13   3840   8550  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell13   5130  13680  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell14      0  13680  23757  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell14      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24012p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13425
-------------------------------------   ----- 
End-of-path arrival time (ps)           13425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3585   8295  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  13425  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  13425  24012  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24054p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13382
-------------------------------------   ----- 
End-of-path arrival time (ps)           13382
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3542   8252  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  13382  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  13382  24054  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25856p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12681
-------------------------------------   ----- 
End-of-path arrival time (ps)           12681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  23949  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_1               macrocell4      3585   4795  25856  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q                    macrocell4      3350   8145  25856  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell5   4536  12681  25856  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25859p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  23949  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_1               macrocell4      3585   4795  25856  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q                    macrocell4      3350   8145  25856  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell6   4533  12678  25859  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell6       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:capture_last\/q
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 26496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12041
-------------------------------------   ----- 
End-of-path arrival time (ps)           12041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:capture_last\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:capture_last\/q           macrocell48     1250   1250  26496  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_2    macrocell1      3270   4520  26496  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q         macrocell1      3350   7870  26496  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/f0_load  datapathcell4   4171  12041  26496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \US_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26960p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14207
-------------------------------------   ----- 
End-of-path arrival time (ps)           14207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell16    760    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell17      0    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell17   1210   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell18      0   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell18   2740   4710  20428  RISE       1
\US_Timer:TimerUDB:status_tc\/main_1         macrocell22      3836   8546  26960  RISE       1
\US_Timer:TimerUDB:status_tc\/q              macrocell22      3350  11896  26960  RISE       1
\US_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell8     2311  14207  26960  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 26960p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11576
-------------------------------------   ----- 
End-of-path arrival time (ps)           11576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  23949  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_1               macrocell4      3585   4795  25856  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q                    macrocell4      3350   8145  25856  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell7   3431  11576  26960  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell7       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \QD1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14154
-------------------------------------   ----- 
End-of-path arrival time (ps)           14154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell13    760    760  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell14      0    760  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell14   1210   1970  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell15      0   1970  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell15   2740   4710  20457  RISE       1
\QD1_Timer:TimerUDB:status_tc\/main_1         macrocell21      3846   8556  27013  RISE       1
\QD1_Timer:TimerUDB:status_tc\/q              macrocell21      3350  11906  27013  RISE       1
\QD1_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2248  14154  27013  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell7        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell16   3869   8579  27028  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell17   3869   8579  27028  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell17      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27057p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell13   3840   8550  27057  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           8547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell14   3837   8547  27060  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell14      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_L:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13980
-------------------------------------   ----- 
End-of-path arrival time (ps)           13980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  20712  RISE       1
\Timer_L:TimerUDB:status_tc\/main_1         macrocell2      3590   8300  27187  RISE       1
\Timer_L:TimerUDB:status_tc\/q              macrocell2      3350  11650  27187  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2330  13980  27187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:capture_last\/q
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11296
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:capture_last\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:capture_last\/q           macrocell48     1250   1250  26496  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_2    macrocell1      3270   4520  26496  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q         macrocell1      3350   7870  26496  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/f0_load  datapathcell2   3426  11296  27241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_R:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27281p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13886
-------------------------------------   ----- 
End-of-path arrival time (ps)           13886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  20754  RISE       1
\Timer_R:TimerUDB:status_tc\/main_1         macrocell5      3514   8224  27281  RISE       1
\Timer_R:TimerUDB:status_tc\/q              macrocell5      3350  11574  27281  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2312  13886  27281  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8295
-------------------------------------   ---- 
End-of-path arrival time (ps)           8295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3585   8295  27312  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27336p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell3   3560   8270  27336  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3542   8252  27354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8251
-------------------------------------   ---- 
End-of-path arrival time (ps)           8251
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell6   3541   8251  27355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:capture_last\/q
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27414p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11123
-------------------------------------   ----- 
End-of-path arrival time (ps)           11123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:capture_last\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:capture_last\/q           macrocell48     1250   1250  26496  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_2    macrocell1      3270   4520  26496  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q         macrocell1      3350   7870  26496  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/f0_load  datapathcell3   3253  11123  27414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_R:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27964p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13203
-------------------------------------   ----- 
End-of-path arrival time (ps)           13203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  23949  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_1               macrocell4     3585   4795  25856  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q                    macrocell4     3350   8145  25856  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/status_1              statusicell2   5058  13203  27964  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28252p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7354
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20712  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell4   2644   7354  28252  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28267p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7340
-------------------------------------   ---- 
End-of-path arrival time (ps)           7340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell18   2630   7340  28267  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell18      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28281p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7325
-------------------------------------   ---- 
End-of-path arrival time (ps)           7325
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell15   2615   7325  28281  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell15      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_315/q
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_2
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell85         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_315/q                                       macrocell85      1250   1250  24917  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_2  datapathcell15   5790   7040  28566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell15      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20754  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell7   2295   7005  28602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell7       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 29063p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  23385  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell4   5334   6544  29063  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 29121p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9035
-------------------------------------   ---- 
End-of-path arrival time (ps)           9035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                        iocell13      2515   2515  29121  RISE       1
\UART_RPi:BUART:rx_state_0\/main_0  macrocell59   6520   9035  29121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART_RPi:BUART:rx_parity_error_pre\/clock_0
Path slack     : 29121p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9035
-------------------------------------   ---- 
End-of-path arrival time (ps)           9035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                                 iocell13      2515   2515  29121  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/main_0  macrocell68   6520   9035  29121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/clock_0               macrocell68         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART_RPi:BUART:rx_parity_bit\/clock_0
Path slack     : 29121p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9035
-------------------------------------   ---- 
End-of-path arrival time (ps)           9035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                           iocell13      2515   2515  29121  RISE       1
\UART_RPi:BUART:rx_parity_bit\/main_0  macrocell70   6520   9035  29121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_bit\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 29260p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8937
-------------------------------------   ---- 
End-of-path arrival time (ps)           8937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                                iocell13         2515   2515  29121  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   6422   8937  29260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 29594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell9        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9     1210   1210  23495  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell18   4802   6012  29594  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell18      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:capture_last\/q
Path End       : \Timer_L:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_L:TimerUDB:rstSts:stsreg\/clock
Path slack     : 29867p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11299
-------------------------------------   ----- 
End-of-path arrival time (ps)           11299
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:capture_last\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:capture_last\/q          macrocell48    1250   1250  26496  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_2   macrocell1     3270   4520  26496  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q        macrocell1     3350   7870  26496  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/status_1  statusicell1   3430  11299  29867  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 29982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  23385  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell3   4415   5625  29982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 29985p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  23385  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   4411   5621  29985  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_last\/main_0
Capture Clock  : \UART_RPi:BUART:rx_last\/clock_0
Path slack     : 30002p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8154
-------------------------------------   ---- 
End-of-path arrival time (ps)           8154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                     iocell13      2515   2515  29121  RISE       1
\UART_RPi:BUART:rx_last\/main_0  macrocell69   5639   8154  30002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_last\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 30037p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8119
-------------------------------------   ---- 
End-of-path arrival time (ps)           8119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                        iocell13      2515   2515  29121  RISE       1
\UART_RPi:BUART:rx_state_2\/main_0  macrocell62   5604   8119  30037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 30037p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8119
-------------------------------------   ---- 
End-of-path arrival time (ps)           8119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                         iocell13      2515   2515  29121  RISE       1
\UART_RPi:BUART:rx_status_3\/main_0  macrocell67   5604   8119  30037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_304/main_1
Capture Clock  : Net_304/clock_0
Path slack     : 30059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell16    760    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell17      0    760  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell17   1210   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell18      0   1970  20428  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell18   2740   4710  20428  RISE       1
Net_304/main_1                               macrocell86      3388   8098  30059  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell86         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_315/main_1
Capture Clock  : Net_315/clock_0
Path slack     : 30061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8096
-------------------------------------   ---- 
End-of-path arrival time (ps)           8096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell13    760    760  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell14      0    760  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell14   1210   1970  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell15      0   1970  20457  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell15   2740   4710  20457  RISE       1
Net_315/main_1                                macrocell85      3386   8096  30061  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell85         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell9        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9     1210   1210  23495  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell16   4302   5512  30095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30482p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell8        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  23882  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell13   3915   5125  30482  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30487p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell8        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  23882  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell14   3910   5120  30487  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell14      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_304/q
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_2
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell86         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_304/q                                      macrocell86      1250   1250  24684  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_2  datapathcell18   3852   5102  30505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell18      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell9        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9     1210   1210  23495  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell17   3877   5087  30520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell17      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30544p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  23949  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell6   3852   5062  30544  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell6       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30549p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  23949  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   3848   5058  30549  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_304/q
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_2
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell86         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_304/q                                      macrocell86      1250   1250  24684  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell16   3072   4322  31284  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_315/q
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_2
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell85         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_315/q                                       macrocell85      1250   1250  24917  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_2  datapathcell14   3007   4257  31349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell14      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_304/q
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_2
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31396p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell86         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_304/q                                      macrocell86      1250   1250  24684  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_2  datapathcell17   2960   4210  31396  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell17      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_315/q
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_2
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31517p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           4089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell85         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_315/q                                       macrocell85      1250   1250  24917  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell13   2839   4089  31517  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 31730p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell8        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  23882  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell15   2666   3876  31730  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell15      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 31774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  23949  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell7   2622   3832  31774  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell7       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_315/main_0
Capture Clock  : Net_315/clock_0
Path slack     : 33013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell8        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  23882  RISE       1
Net_315/main_0                                           macrocell85    3933   5143  33013  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell85         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_304/main_0
Capture Clock  : Net_304/clock_0
Path slack     : 33049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell9        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  23495  RISE       1
Net_304/main_0                                          macrocell86    3897   5107  33049  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell86         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_219/main_1
Capture Clock  : Net_219/clock_0
Path slack     : 33349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  23949  RISE       1
Net_219/main_1                                         macrocell51    3598   4808  33349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_219/clock_0                                             macrocell51         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:capture_last\/q
Path End       : Net_219/main_2
Capture Clock  : Net_219/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:capture_last\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:capture_last\/q  macrocell50   1250   1250  26635  RISE       1
Net_219/main_2                     macrocell51   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_219/clock_0                                             macrocell51         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:capture_last\/q
Path End       : Net_188/main_2
Capture Clock  : Net_188/clock_0
Path slack     : 34370p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:capture_last\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:capture_last\/q  macrocell48   1250   1250  26496  RISE       1
Net_188/main_2                     macrocell49   2537   3787  34370  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_188/clock_0                                             macrocell49         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_188/main_1
Capture Clock  : Net_188/clock_0
Path slack     : 34674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  23385  RISE       1
Net_188/main_1                                         macrocell49    2273   3483  34674  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_188/clock_0                                             macrocell49         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_304/q
Path End       : \US_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \US_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37324p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell86         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
Net_304/q                                macrocell86    1250   1250  24684  RISE       1
\US_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell8   3092   4342  37324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_315/q
Path End       : \QD1_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \QD1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37396p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell85         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_315/q                                 macrocell85    1250   1250  24917  RISE       1
\QD1_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell7   3020   4270  37396  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell7        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062426p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14717
-------------------------------------   ----- 
End-of-path arrival time (ps)           14717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q                      macrocell53     1250   1250  1062426  RISE       1
\UART_RPi:BUART:counter_load_not\/main_0           macrocell8      7208   8458  1062426  RISE       1
\UART_RPi:BUART:counter_load_not\/q                macrocell8      3350  11808  1062426  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2909  14717  1062426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RPi:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066046p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11928
-------------------------------------   ----- 
End-of-path arrival time (ps)           11928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q            macrocell61   1250   1250  1066046  RISE       1
\UART_RPi:BUART:rx_counter_load\/main_2  macrocell11   5007   6257  1066046  RISE       1
\UART_RPi:BUART:rx_counter_load\/q       macrocell11   3350   9607  1066046  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/load   count7cell    2320  11928  1066046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RPi:BUART:sTX:TxSts\/clock
Path slack     : 1067536p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15297
-------------------------------------   ----- 
End-of-path arrival time (ps)           15297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q        macrocell53    1250   1250  1062426  RISE       1
\UART_RPi:BUART:tx_status_0\/main_0  macrocell9     6458   7708  1067536  RISE       1
\UART_RPi:BUART:tx_status_0\/q       macrocell9     3350  11058  1067536  RISE       1
\UART_RPi:BUART:sTX:TxSts\/status_0  statusicell3   4239  15297  1067536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RPi:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RPi:BUART:sRX:RxSts\/clock
Path slack     : 1070078p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12756
-------------------------------------   ----- 
End-of-path arrival time (ps)           12756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  1070078  RISE       1
\UART_RPi:BUART:rx_status_4\/main_1                 macrocell12      2927   6507  1070078  RISE       1
\UART_RPi:BUART:rx_status_4\/q                      macrocell12      3350   9857  1070078  RISE       1
\UART_RPi:BUART:sRX:RxSts\/status_4                 statusicell4     2899  12756  1070078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RPi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070095p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q                macrocell54     1250   1250  1063576  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   5978   7228  1070095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070452p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6871
-------------------------------------   ---- 
End-of-path arrival time (ps)           6871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q                macrocell59      1250   1250  1066780  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   5621   6871  1070452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 1070664p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9159
-------------------------------------   ---- 
End-of-path arrival time (ps)           9159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q       macrocell53   1250   1250  1062426  RISE       1
\UART_RPi:BUART:tx_state_2\/main_0  macrocell55   7909   9159  1070664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 1070668p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9155
-------------------------------------   ---- 
End-of-path arrival time (ps)           9155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q      macrocell53   1250   1250  1062426  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_0  macrocell56   7905   9155  1070668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071097p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6226
-------------------------------------   ---- 
End-of-path arrival time (ps)           6226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1066150  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   6036   6226  1071097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071122p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q         macrocell57      1250   1250  1067043  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   4951   6201  1071122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 1071135p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q         macrocell62   1250   1250  1068253  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_4  macrocell60   7438   8688  1071135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_status_2\/main_4
Capture Clock  : \UART_RPi:BUART:rx_status_2\/clock_0
Path slack     : 1071687p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8136
-------------------------------------   ---- 
End-of-path arrival time (ps)           8136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q        macrocell62   1250   1250  1068253  RISE       1
\UART_RPi:BUART:rx_status_2\/main_4  macrocell66   6886   8136  1071687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_2\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 1072113p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7710
-------------------------------------   ---- 
End-of-path arrival time (ps)           7710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q       macrocell53   1250   1250  1062426  RISE       1
\UART_RPi:BUART:tx_state_0\/main_0  macrocell54   6460   7710  1072113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART_RPi:BUART:tx_parity_bit\/clock_0
Path slack     : 1072113p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7710
-------------------------------------   ---- 
End-of-path arrival time (ps)           7710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q          macrocell53   1250   1250  1062426  RISE       1
\UART_RPi:BUART:tx_parity_bit\/main_1  macrocell58   6460   7710  1072113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 1072170p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q       macrocell62   1250   1250  1068253  RISE       1
\UART_RPi:BUART:rx_state_0\/main_5  macrocell59   6403   7653  1072170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART_RPi:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1072170p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q                macrocell62   1250   1250  1068253  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/main_5  macrocell68   6403   7653  1072170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/clock_0               macrocell68         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART_RPi:BUART:rx_parity_bit\/clock_0
Path slack     : 1072170p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q          macrocell62   1250   1250  1068253  RISE       1
\UART_RPi:BUART:rx_parity_bit\/main_5  macrocell70   6403   7653  1072170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_bit\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RPi:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 1072258p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7565
-------------------------------------   ---- 
End-of-path arrival time (ps)           7565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1068089  RISE       1
\UART_RPi:BUART:tx_state_0\/main_3                  macrocell54     3985   7565  1072258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 1072280p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7543
-------------------------------------   ---- 
End-of-path arrival time (ps)           7543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q       macrocell54   1250   1250  1063576  RISE       1
\UART_RPi:BUART:tx_state_0\/main_1  macrocell54   6293   7543  1072280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART_RPi:BUART:tx_parity_bit\/clock_0
Path slack     : 1072280p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7543
-------------------------------------   ---- 
End-of-path arrival time (ps)           7543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q          macrocell54   1250   1250  1063576  RISE       1
\UART_RPi:BUART:tx_parity_bit\/main_2  macrocell58   6293   7543  1072280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 1072486p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q      macrocell54   1250   1250  1063576  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_1  macrocell56   6087   7337  1072486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 1072489p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q       macrocell54   1250   1250  1063576  RISE       1
\UART_RPi:BUART:tx_state_2\/main_1  macrocell55   6085   7335  1072489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072511p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q          macrocell64      1250   1250  1072511  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   3562   4812  1072511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RPi:BUART:txn\/main_3
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 1072564p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  1072564  RISE       1
\UART_RPi:BUART:txn\/main_3                macrocell52     2890   7260  1072564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 1072583p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q   macrocell64   1250   1250  1072511  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_2  macrocell60   5991   7241  1072583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 1072593p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7230
-------------------------------------   ---- 
End-of-path arrival time (ps)           7230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q       macrocell54   1250   1250  1063576  RISE       1
\UART_RPi:BUART:tx_state_1\/main_1  macrocell53   5980   7230  1072593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_status_2\/main_3
Capture Clock  : \UART_RPi:BUART:rx_status_2\/clock_0
Path slack     : 1072923p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q        macrocell61   1250   1250  1066046  RISE       1
\UART_RPi:BUART:rx_status_2\/main_3  macrocell66   5650   6900  1072923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_2\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RPi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072946p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q                macrocell53     1250   1250  1062426  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   3127   4377  1072946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_count7_bit8_wire\/main_2
Capture Clock  : \UART_RPi:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1073009p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q                macrocell61   1250   1250  1066046  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/main_2  macrocell63   5564   6814  1073009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/clock_0               macrocell63         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 1073035p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q       macrocell55   1250   1250  1065520  RISE       1
\UART_RPi:BUART:tx_state_1\/main_3  macrocell53   5538   6788  1073035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 1073046p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1066150  RISE       1
\UART_RPi:BUART:tx_state_1\/main_2               macrocell53     6587   6777  1073046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_status_2\/main_2
Capture Clock  : \UART_RPi:BUART:rx_status_2\/clock_0
Path slack     : 1073135p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1072511  RISE       1
\UART_RPi:BUART:rx_status_2\/main_2  macrocell66   5438   6688  1073135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_2\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPi:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 1073428p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073428  RISE       1
\UART_RPi:BUART:rx_state_3\/main_5         macrocell61   4455   6395  1073428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 1073480p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6344
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q         macrocell61   1250   1250  1066046  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_3  macrocell60   5094   6344  1073480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:txn\/main_1
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 1073564p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q  macrocell53   1250   1250  1062426  RISE       1
\UART_RPi:BUART:txn\/main_1    macrocell52   5009   6259  1073564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 1073566p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q       macrocell61   1250   1250  1066046  RISE       1
\UART_RPi:BUART:rx_state_2\/main_4  macrocell62   5007   6257  1073566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 1073566p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q        macrocell61   1250   1250  1066046  RISE       1
\UART_RPi:BUART:rx_status_3\/main_4  macrocell67   5007   6257  1073566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 1073624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q       macrocell62   1250   1250  1068253  RISE       1
\UART_RPi:BUART:rx_state_3\/main_4  macrocell61   4950   6200  1073624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q               macrocell62   1250   1250  1068253  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_3  macrocell65   4950   6200  1073624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell65         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 1073830p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_count7_bit8_wire\/q  macrocell63   1250   1250  1073830  RISE       1
\UART_RPi:BUART:rx_state_3\/main_7      macrocell61   4744   5994  1073830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 1073905p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q       macrocell55   1250   1250  1065520  RISE       1
\UART_RPi:BUART:tx_state_2\/main_3  macrocell55   4669   5919  1073905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 1073953p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q       macrocell55   1250   1250  1065520  RISE       1
\UART_RPi:BUART:tx_state_0\/main_4  macrocell54   4620   5870  1073953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART_RPi:BUART:tx_parity_bit\/clock_0
Path slack     : 1073953p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q          macrocell55   1250   1250  1065520  RISE       1
\UART_RPi:BUART:tx_parity_bit\/main_3  macrocell58   4620   5870  1073953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPi:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 1074004p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073428  RISE       1
\UART_RPi:BUART:rx_state_0\/main_6         macrocell59   3879   5819  1074004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 1074136p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q        macrocell56   1250   1250  1074136  RISE       1
\UART_RPi:BUART:tx_state_1\/main_4  macrocell53   4438   5688  1074136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:txn\/main_4
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 1074174p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q  macrocell55   1250   1250  1065520  RISE       1
\UART_RPi:BUART:txn\/main_4    macrocell52   4399   5649  1074174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 1074300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q       macrocell59   1250   1250  1066780  RISE       1
\UART_RPi:BUART:rx_state_2\/main_2  macrocell62   4273   5523  1074300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 1074300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q        macrocell59   1250   1250  1066780  RISE       1
\UART_RPi:BUART:rx_status_3\/main_2  macrocell67   4273   5523  1074300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_load_fifo\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074364p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5840
-------------------------------------   ---- 
End-of-path arrival time (ps)           5840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_load_fifo\/q            macrocell60      1250   1250  1071678  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   4590   5840  1074364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 1074388p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_count7_bit8_wire\/q  macrocell63   1250   1250  1073830  RISE       1
\UART_RPi:BUART:rx_state_0\/main_8      macrocell59   4186   5436  1074388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 1074392p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q       macrocell61   1250   1250  1066046  RISE       1
\UART_RPi:BUART:rx_state_3\/main_3  macrocell61   4181   5431  1074392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074392p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q               macrocell61   1250   1250  1066046  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_2  macrocell65   4181   5431  1074392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell65         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 1074518p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  1067043  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_0  macrocell60   4056   5306  1074518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_status_2\/main_0
Capture Clock  : \UART_RPi:BUART:rx_status_2\/clock_0
Path slack     : 1074530p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  1067043  RISE       1
\UART_RPi:BUART:rx_status_2\/main_0   macrocell66   4043   5293  1074530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_2\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 1074532p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1066150  RISE       1
\UART_RPi:BUART:tx_state_2\/main_2               macrocell55     5101   5291  1074532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_count7_bit8_wire\/main_0
Capture Clock  : \UART_RPi:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1074543p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q         macrocell57   1250   1250  1067043  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/main_0  macrocell63   4030   5280  1074543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/clock_0               macrocell63         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_count7_bit8_wire\/main_1
Capture Clock  : \UART_RPi:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1074557p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q                macrocell59   1250   1250  1066780  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/main_1  macrocell63   4016   5266  1074557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/clock_0               macrocell63         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 1074563p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  1067043  RISE       1
\UART_RPi:BUART:rx_state_2\/main_1    macrocell62   4010   5260  1074563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 1074563p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  1067043  RISE       1
\UART_RPi:BUART:rx_status_3\/main_1   macrocell67   4010   5260  1074563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:txn\/main_2
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 1074670p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q  macrocell54   1250   1250  1063576  RISE       1
\UART_RPi:BUART:txn\/main_2    macrocell52   3904   5154  1074670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPi:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 1074778p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074778  RISE       1
\UART_RPi:BUART:rx_state_0\/main_7         macrocell59   3106   5046  1074778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPi:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 1074787p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074778  RISE       1
\UART_RPi:BUART:rx_state_3\/main_6         macrocell61   3097   5037  1074787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 1074866p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q         macrocell59   1250   1250  1066780  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_1  macrocell60   3707   4957  1074866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_status_2\/main_1
Capture Clock  : \UART_RPi:BUART:rx_status_2\/clock_0
Path slack     : 1074877p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q        macrocell59   1250   1250  1066780  RISE       1
\UART_RPi:BUART:rx_status_2\/main_1  macrocell66   3697   4947  1074877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_2\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 1074949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q       macrocell61   1250   1250  1066046  RISE       1
\UART_RPi:BUART:rx_state_0\/main_4  macrocell59   3624   4874  1074949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART_RPi:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1074949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q                macrocell61   1250   1250  1066046  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/main_4  macrocell68   3624   4874  1074949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/clock_0               macrocell68         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART_RPi:BUART:rx_parity_bit\/clock_0
Path slack     : 1074949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q          macrocell61   1250   1250  1066046  RISE       1
\UART_RPi:BUART:rx_parity_bit\/main_4  macrocell70   3624   4874  1074949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_bit\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1072511  RISE       1
\UART_RPi:BUART:rx_state_0\/main_3   macrocell59   3584   4834  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_RPi:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q          macrocell64   1250   1250  1072511  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/main_3  macrocell68   3584   4834  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/clock_0               macrocell68         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART_RPi:BUART:rx_parity_bit\/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q    macrocell64   1250   1250  1072511  RISE       1
\UART_RPi:BUART:rx_parity_bit\/main_3  macrocell70   3584   4834  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_bit\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 1075001p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1072511  RISE       1
\UART_RPi:BUART:rx_state_3\/main_2   macrocell61   3572   4822  1075001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_6
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 1075054p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q        macrocell56   1250   1250  1074136  RISE       1
\UART_RPi:BUART:tx_state_0\/main_6  macrocell54   3520   4770  1075054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART_RPi:BUART:tx_parity_bit\/clock_0
Path slack     : 1075054p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q           macrocell56   1250   1250  1074136  RISE       1
\UART_RPi:BUART:tx_parity_bit\/main_4  macrocell58   3520   4770  1075054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 1075070p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1066150  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_2                macrocell56     4563   4753  1075070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:txn\/main_6
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 1075171p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q  macrocell56   1250   1250  1074136  RISE       1
\UART_RPi:BUART:txn\/main_6   macrocell52   3402   4652  1075171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 1075271p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q      macrocell55   1250   1250  1065520  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_3  macrocell56   3303   4553  1075271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_parity_error_pre\/q
Path End       : \UART_RPi:BUART:rx_status_2\/main_5
Capture Clock  : \UART_RPi:BUART:rx_status_2\/clock_0
Path slack     : 1075375p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_parity_error_pre\/q  macrocell68   1250   1250  1075375  RISE       1
\UART_RPi:BUART:rx_status_2\/main_5     macrocell66   3199   4449  1075375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_2\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/tc
Path End       : \UART_RPi:BUART:rx_count7_bit8_wire\/main_4
Capture Clock  : \UART_RPi:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1075440p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/tc         count7cell    2050   2050  1075440  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/main_4  macrocell63   2333   4383  1075440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/clock_0               macrocell63         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 1075452p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  1067043  RISE       1
\UART_RPi:BUART:rx_state_3\/main_0    macrocell61   3122   4372  1075452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075452p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q        macrocell57   1250   1250  1067043  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_0  macrocell65   3122   4372  1075452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell65         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 1075464p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell57   1250   1250  1067043  RISE       1
\UART_RPi:BUART:rx_state_0\/main_1    macrocell59   3109   4359  1075464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART_RPi:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1075464p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q         macrocell57   1250   1250  1067043  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/main_1  macrocell68   3109   4359  1075464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/clock_0               macrocell68         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART_RPi:BUART:rx_parity_bit\/clock_0
Path slack     : 1075464p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q   macrocell57   1250   1250  1067043  RISE       1
\UART_RPi:BUART:rx_parity_bit\/main_1  macrocell70   3109   4359  1075464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_bit\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 1075468p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q       macrocell53   1250   1250  1062426  RISE       1
\UART_RPi:BUART:tx_state_1\/main_0  macrocell53   3105   4355  1075468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RPi:BUART:rx_bitclk_enable\/main_3
Capture Clock  : \UART_RPi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075572p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075572  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/main_3   macrocell64   2312   4252  1075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RPi:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RPi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075574  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/main_2   macrocell64   2310   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RPi:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RPi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075576  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/main_1   macrocell64   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RPi:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RPi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075578p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  1075578  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/main_0   macrocell64   2305   4245  1075578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:txn\/q
Path End       : \UART_RPi:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART_RPi:BUART:tx_parity_bit\/clock_0
Path slack     : 1075657p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:txn\/q                 macrocell52   1250   1250  1075657  RISE       1
\UART_RPi:BUART:tx_parity_bit\/main_0  macrocell58   2916   4166  1075657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:txn\/q
Path End       : \UART_RPi:BUART:txn\/main_0
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 1075660p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:txn\/q       macrocell52   1250   1250  1075657  RISE       1
\UART_RPi:BUART:txn\/main_0  macrocell52   2913   4163  1075660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_count7_bit8_wire\/main_3
Capture Clock  : \UART_RPi:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1075764p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q                macrocell62   1250   1250  1068253  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/main_3  macrocell63   2809   4059  1075764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/clock_0               macrocell63         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 1075773p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q       macrocell62   1250   1250  1068253  RISE       1
\UART_RPi:BUART:rx_state_2\/main_5  macrocell62   2800   4050  1075773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 1075773p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q        macrocell62   1250   1250  1068253  RISE       1
\UART_RPi:BUART:rx_status_3\/main_5  macrocell67   2800   4050  1075773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_parity_bit\/q
Path End       : \UART_RPi:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART_RPi:BUART:tx_parity_bit\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_parity_bit\/q       macrocell58   1250   1250  1075784  RISE       1
\UART_RPi:BUART:tx_parity_bit\/main_5  macrocell58   2790   4040  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_parity_bit\/q
Path End       : \UART_RPi:BUART:txn\/main_7
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 1075797p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_parity_bit\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_parity_bit\/q  macrocell58   1250   1250  1075784  RISE       1
\UART_RPi:BUART:txn\/main_7       macrocell52   2776   4026  1075797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 1075934p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1072511  RISE       1
\UART_RPi:BUART:rx_state_2\/main_3   macrocell62   2640   3890  1075934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 1075934p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1072511  RISE       1
\UART_RPi:BUART:rx_status_3\/main_3  macrocell67   2640   3890  1075934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 1075958p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q        macrocell56   1250   1250  1074136  RISE       1
\UART_RPi:BUART:tx_state_2\/main_4  macrocell55   2615   3865  1075958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 1075961p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q       macrocell59   1250   1250  1066780  RISE       1
\UART_RPi:BUART:rx_state_3\/main_1  macrocell61   2612   3862  1075961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075961p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q               macrocell59   1250   1250  1066780  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_1  macrocell65   2612   3862  1075961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell65         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 1075967p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q       macrocell59   1250   1250  1066780  RISE       1
\UART_RPi:BUART:rx_state_0\/main_2  macrocell59   2607   3857  1075967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART_RPi:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1075967p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q                macrocell59   1250   1250  1066780  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/main_2  macrocell68   2607   3857  1075967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/clock_0               macrocell68         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART_RPi:BUART:rx_parity_bit\/clock_0
Path slack     : 1075967p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q          macrocell59   1250   1250  1066780  RISE       1
\UART_RPi:BUART:rx_parity_bit\/main_2  macrocell70   2607   3857  1075967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_bit\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 1076139p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3684
-------------------------------------   ---- 
End-of-path arrival time (ps)           3684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1066150  RISE       1
\UART_RPi:BUART:tx_state_0\/main_2               macrocell54     3494   3684  1076139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_parity_bit\/q
Path End       : \UART_RPi:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART_RPi:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1076253p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_bit\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_parity_bit\/q             macrocell70   1250   1250  1076253  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/main_7  macrocell68   2321   3571  1076253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/clock_0               macrocell68         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_parity_bit\/q
Path End       : \UART_RPi:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART_RPi:BUART:rx_parity_bit\/clock_0
Path slack     : 1076253p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_bit\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_parity_bit\/q       macrocell70   1250   1250  1076253  RISE       1
\UART_RPi:BUART:rx_parity_bit\/main_6  macrocell70   2321   3571  1076253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_bit\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_last\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_6
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_last\/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_last\/q          macrocell69   1250   1250  1076267  RISE       1
\UART_RPi:BUART:rx_state_2\/main_6  macrocell62   2306   3556  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPi:BUART:rx_count7_bit8_wire\/main_5
Capture Clock  : \UART_RPi:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_count7_bit8_wire\/q       macrocell63   1250   1250  1073830  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/main_5  macrocell63   2304   3554  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/clock_0               macrocell63         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPi:BUART:rx_bitclk_enable\/main_4
Capture Clock  : \UART_RPi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_count7_bit8_wire\/clock_0               macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_count7_bit8_wire\/q    macrocell63   1250   1250  1073830  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/main_4  macrocell64   2304   3554  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_parity_error_pre\/q
Path End       : \UART_RPi:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART_RPi:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1076287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_parity_error_pre\/q       macrocell68   1250   1250  1075375  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/main_6  macrocell68   2286   3536  1076287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_parity_error_pre\/clock_0               macrocell68         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RPi:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 1076841p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2982
-------------------------------------   ---- 
End-of-path arrival time (ps)           2982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1076841  RISE       1
\UART_RPi:BUART:tx_state_0\/main_5               macrocell54     2792   2982  1076841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RPi:BUART:txn\/main_5
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 1076843p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2980
-------------------------------------   ---- 
End-of-path arrival time (ps)           2980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1076841  RISE       1
\UART_RPi:BUART:txn\/main_5                      macrocell52     2790   2980  1076843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_status_2\/q
Path End       : \UART_RPi:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART_RPi:BUART:sRX:RxSts\/clock
Path slack     : 1078650p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_2\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_status_2\/q       macrocell66    1250   1250  1078650  RISE       1
\UART_RPi:BUART:sRX:RxSts\/status_2  statusicell4   2933   4183  1078650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_status_3\/q
Path End       : \UART_RPi:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RPi:BUART:sRX:RxSts\/clock
Path slack     : 1078689p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_status_3\/q       macrocell67    1250   1250  1078689  RISE       1
\UART_RPi:BUART:sRX:RxSts\/status_3  statusicell4   2895   4145  1078689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1974234p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21536
-------------------------------------   ----- 
End-of-path arrival time (ps)           21536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q                                    macrocell81      1250   1250  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/main_0                macrocell14      8065   9315  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/q                     macrocell14      3350  12665  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   3741  16406  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   5130  21536  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  21536  1974234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell12      0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1974539p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21231
-------------------------------------   ----- 
End-of-path arrival time (ps)           21231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                                    macrocell97      1250   1250  1974539  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/main_0                macrocell23      7658   8908  1974539  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  12258  1974539  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell19   3843  16101  1974539  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell19   5130  21231  1974539  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell20      0  21231  1974539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell20      0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:Net_1251\/main_7
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1975600p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20890
-------------------------------------   ----- 
End-of-path arrival time (ps)           20890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q  macrocell96   1250   1250  1975600  RISE       1
\TB9051_QD2:Net_1251_split\/main_3   macrocell92  13358  14608  1975600  RISE       1
\TB9051_QD2:Net_1251_split\/q        macrocell92   3350  17958  1975600  RISE       1
\TB9051_QD2:Net_1251\/main_7         macrocell87   2932  20890  1975600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1977005p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16935
-------------------------------------   ----- 
End-of-path arrival time (ps)           16935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q                                    macrocell81      1250   1250  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/main_0                macrocell14      8065   9315  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/q                     macrocell14      3350  12665  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell12   4270  16935  1977005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell12      0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1977273p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16667
-------------------------------------   ----- 
End-of-path arrival time (ps)           16667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                                    macrocell97      1250   1250  1974539  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/main_0                macrocell23      7658   8908  1974539  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  12258  1974539  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell20   4409  16667  1977273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell20      0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1977534p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16406
-------------------------------------   ----- 
End-of-path arrival time (ps)           16406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q                                    macrocell81      1250   1250  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/main_0                macrocell14      8065   9315  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/q                     macrocell14      3350  12665  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   3741  16406  1977534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1977839p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16101
-------------------------------------   ----- 
End-of-path arrival time (ps)           16101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                                    macrocell97      1250   1250  1974539  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/main_0                macrocell23      7658   8908  1974539  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  12258  1974539  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell19   3843  16101  1977839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:Net_1203\/main_3
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1977882p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18608
-------------------------------------   ----- 
End-of-path arrival time (ps)           18608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q  macrocell96   1250   1250  1975600  RISE       1
\TB9051_QD2:Net_1203\/main_3         macrocell94  17358  18608  1977882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1251\/q
Path End       : \TB9051_QD2:bQuadDec:Stsreg\/status_1
Capture Clock  : \TB9051_QD2:bQuadDec:Stsreg\/clock
Path slack     : 1978594p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20906
-------------------------------------   ----- 
End-of-path arrival time (ps)           20906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1251\/q                macrocell87     1250   1250  1978594  RISE       1
\TB9051_QD2:Net_611\/main_1            macrocell29    14007  15257  1978594  RISE       1
\TB9051_QD2:Net_611\/q                 macrocell29     3350  18607  1978594  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/status_1  statusicell10   2299  20906  1978594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/clock                         statusicell10       0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1980778p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15712
-------------------------------------   ----- 
End-of-path arrival time (ps)           15712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q   macrocell96   1250   1250  1975600  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_2  macrocell99  14462  15712  1980778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1981206p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15284
-------------------------------------   ----- 
End-of-path arrival time (ps)           15284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q   macrocell96    1250   1250  1975600  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_2  macrocell100  14034  15284  1981206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1981217p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15273
-------------------------------------   ----- 
End-of-path arrival time (ps)           15273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q  macrocell96   1250   1250  1975600  RISE       1
\TB9051_QD2:bQuadDec:error\/main_2   macrocell98  14023  15273  1981217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1981353p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18147
-------------------------------------   ----- 
End-of-path arrival time (ps)           18147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell19    670    670  1977129  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell20      0    670  1977129  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell20   2720   3390  1977129  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_2\/main_0            macrocell25      4782   8172  1981353  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_2\/q                 macrocell25      3350  11522  1981353  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell9     6625  18147  1981353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell9        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1251\/q
Path End       : \TB9051_QD2:bQuadDec:Stsreg\/status_0
Capture Clock  : \TB9051_QD2:bQuadDec:Stsreg\/clock
Path slack     : 1981549p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17951
-------------------------------------   ----- 
End-of-path arrival time (ps)           17951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1251\/q                macrocell87     1250   1250  1978594  RISE       1
\TB9051_QD2:Net_530\/main_1            macrocell28    11040  12290  1981549  RISE       1
\TB9051_QD2:Net_530\/q                 macrocell28     3350  15640  1981549  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/status_0  statusicell10   2311  17951  1981549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/clock                         statusicell10       0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1981644p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17856
-------------------------------------   ----- 
End-of-path arrival time (ps)           17856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell19    760    760  1976386  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell20      0    760  1976386  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell20   2740   3500  1976386  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_3\/main_0            macrocell26      5833   9333  1981644  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_3\/q                 macrocell26      3350  12683  1981644  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell9     5172  17856  1981644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell9        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:Net_1203\/main_2
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1981738p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14752
-------------------------------------   ----- 
End-of-path arrival time (ps)           14752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q  macrocell95   1250   1250  1978256  RISE       1
\TB9051_QD2:Net_1203\/main_2         macrocell94  13502  14752  1981738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1203\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1981874p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12066
-------------------------------------   ----- 
End-of-path arrival time (ps)           12066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1203\/q                                    macrocell94      1250   1250  1979119  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      3090   4340  1979119  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350   7690  1979119  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell20   4377  12066  1981874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell20      0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1203\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1982419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11521
-------------------------------------   ----- 
End-of-path arrival time (ps)           11521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1203\/q                                    macrocell94      1250   1250  1979119  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      3090   4340  1979119  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350   7690  1979119  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell19   3831  11521  1982419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1203\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1982421p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11519
-------------------------------------   ----- 
End-of-path arrival time (ps)           11519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1203\/q                                    macrocell78      1250   1250  1980070  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_enable\/main_2          macrocell18      2534   3784  1980070  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_enable\/q               macrocell18      3350   7134  1980070  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell12   4384  11519  1982421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell12      0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:bQuadDec:Stsreg\/status_1
Capture Clock  : \TB9051_QD1:bQuadDec:Stsreg\/clock
Path slack     : 1982698p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16802
-------------------------------------   ----- 
End-of-path arrival time (ps)           16802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q                macrocell71    1250   1250  1980907  RISE       1
\TB9051_QD1:Net_611\/main_1            macrocell20    9889  11139  1982698  RISE       1
\TB9051_QD1:Net_611\/q                 macrocell20    3350  14489  1982698  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/status_1  statusicell6   2313  16802  1982698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/clock                         statusicell6        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1982811p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16689
-------------------------------------   ----- 
End-of-path arrival time (ps)           16689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell11   1370   1370  1982811  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell12      0   1370  1982811  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell12   2260   3630  1982811  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_0\/main_0             macrocell15      4496   8126  1982811  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_0\/q                  macrocell15      3350  11476  1982811  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5     5212  16689  1982811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:Net_1251\/main_7
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1983161p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13329
-------------------------------------   ----- 
End-of-path arrival time (ps)           13329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  1983161  RISE       1
\TB9051_QD1:Net_1251_split\/main_3   macrocell76   6504   7754  1983161  RISE       1
\TB9051_QD1:Net_1251_split\/q        macrocell76   3350  11104  1983161  RISE       1
\TB9051_QD1:Net_1251\/main_7         macrocell71   2226  13329  1983161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:bQuadDec:Stsreg\/status_0
Capture Clock  : \TB9051_QD1:bQuadDec:Stsreg\/clock
Path slack     : 1983260p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16240
-------------------------------------   ----- 
End-of-path arrival time (ps)           16240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q                macrocell71    1250   1250  1980907  RISE       1
\TB9051_QD1:Net_530\/main_1            macrocell19    9332  10582  1983260  RISE       1
\TB9051_QD1:Net_530\/q                 macrocell19    3350  13932  1983260  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/status_0  statusicell6   2308  16240  1983260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/clock                         statusicell6        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1203\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1983370p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10570
-------------------------------------   ----- 
End-of-path arrival time (ps)           10570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1203\/q                                    macrocell78      1250   1250  1980070  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_enable\/main_2          macrocell18      2534   3784  1980070  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_enable\/q               macrocell18      3350   7134  1980070  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell11   3436  10570  1983370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1983690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10250
-------------------------------------   ----- 
End-of-path arrival time (ps)           10250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q                                    macrocell71      1250   1250  1980907  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell12   9000  10250  1983690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell12      0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Net_1251\/main_1
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1983885p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12605
-------------------------------------   ----- 
End-of-path arrival time (ps)           12605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q       macrocell97   1250   1250  1974539  RISE       1
\TB9051_QD2:Net_1251\/main_1  macrocell87  11355  12605  1983885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1984207p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9733
-------------------------------------   ---- 
End-of-path arrival time (ps)           9733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q                                    macrocell71      1250   1250  1980907  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell11   8483   9733  1984207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1251\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1984248p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9692
-------------------------------------   ---- 
End-of-path arrival time (ps)           9692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1251\/q                                    macrocell87      1250   1250  1978594  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell20   8442   9692  1984248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell20      0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1984546p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11944
-------------------------------------   ----- 
End-of-path arrival time (ps)           11944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q  macrocell95   1250   1250  1978256  RISE       1
\TB9051_QD2:bQuadDec:error\/main_1   macrocell98  10694  11944  1984546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1984582p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q   macrocell95    1250   1250  1978256  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_1  macrocell100  10658  11908  1984582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1984594p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11896
-------------------------------------   ----- 
End-of-path arrival time (ps)           11896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q   macrocell95   1250   1250  1978256  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_1  macrocell99  10646  11896  1984594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1251\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1984806p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9134
-------------------------------------   ---- 
End-of-path arrival time (ps)           9134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1251\/q                                    macrocell87      1250   1250  1978594  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell19   7884   9134  1984806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1984814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11676
-------------------------------------   ----- 
End-of-path arrival time (ps)           11676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q               macrocell97    1250   1250  1974539  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_0  macrocell100  10426  11676  1984814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1984819p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11671
-------------------------------------   ----- 
End-of-path arrival time (ps)           11671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q               macrocell97   1250   1250  1974539  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_0  macrocell99  10421  11671  1984819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:Net_1203\/main_3
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1984878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11612
-------------------------------------   ----- 
End-of-path arrival time (ps)           11612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  1983161  RISE       1
\TB9051_QD1:Net_1203\/main_3         macrocell78  10362  11612  1984878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1985162p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11328
-------------------------------------   ----- 
End-of-path arrival time (ps)           11328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q             macrocell97   1250   1250  1974539  RISE       1
\TB9051_QD2:bQuadDec:error\/main_0  macrocell98  10078  11328  1985162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:Net_1251\/main_3
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1985190p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11300
-------------------------------------   ----- 
End-of-path arrival time (ps)           11300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q  macrocell96   1250   1250  1975600  RISE       1
\TB9051_QD2:Net_1251\/main_3         macrocell87  10050  11300  1985190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Net_1203\/main_0
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1985678p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10812
-------------------------------------   ----- 
End-of-path arrival time (ps)           10812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q       macrocell81   1250   1250  1974234  RISE       1
\TB9051_QD1:Net_1203\/main_0  macrocell78   9562  10812  1985678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:Net_1260\/main_2
Capture Clock  : \TB9051_QD2:Net_1260\/clock_0
Path slack     : 1985729p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10761
-------------------------------------   ----- 
End-of-path arrival time (ps)           10761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q  macrocell99   1250   1250  1982570  RISE       1
\TB9051_QD2:Net_1260\/main_2     macrocell97   9511  10761  1985729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:Net_1203\/main_5
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1985738p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10752
-------------------------------------   ----- 
End-of-path arrival time (ps)           10752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q  macrocell99   1250   1250  1982570  RISE       1
\TB9051_QD2:Net_1203\/main_5     macrocell94   9502  10752  1985738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:Net_1260\/main_1
Capture Clock  : \TB9051_QD2:Net_1260\/clock_0
Path slack     : 1985795p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10695
-------------------------------------   ----- 
End-of-path arrival time (ps)           10695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q  macrocell98   1250   1250  1984094  RISE       1
\TB9051_QD2:Net_1260\/main_1   macrocell97   9445  10695  1985795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_5
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1985836p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10654
-------------------------------------   ----- 
End-of-path arrival time (ps)           10654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q       macrocell84   1250   1250  1985718  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_5  macrocell83   9404  10654  1985836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:Net_1203\/main_4
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1986218p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10272
-------------------------------------   ----- 
End-of-path arrival time (ps)           10272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q  macrocell98   1250   1250  1984094  RISE       1
\TB9051_QD2:Net_1203\/main_4   macrocell94   9022  10272  1986218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1986337p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13163
-------------------------------------   ----- 
End-of-path arrival time (ps)           13163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  1975075  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  1975075  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  1975075  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_3\/main_0            macrocell17      4067   7567  1986337  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_3\/q                 macrocell17      3350  10917  1986337  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell5     2247  13163  1986337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_5
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1986393p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10097
-------------------------------------   ----- 
End-of-path arrival time (ps)           10097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q     macrocell84   1250   1250  1985718  RISE       1
\TB9051_QD1:bQuadDec:error\/main_5  macrocell82   8847  10097  1986393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:Net_1203\/main_5
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1986512p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9978
-------------------------------------   ---- 
End-of-path arrival time (ps)           9978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q  macrocell83   1250   1250  1984101  RISE       1
\TB9051_QD1:Net_1203\/main_5     macrocell78   8728   9978  1986512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:Net_1203\/main_4
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1986701p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9789
-------------------------------------   ---- 
End-of-path arrival time (ps)           9789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q  macrocell82   1250   1250  1983835  RISE       1
\TB9051_QD1:Net_1203\/main_4   macrocell78   8539   9789  1986701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:Net_1203\/main_2
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1986760p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9730
-------------------------------------   ---- 
End-of-path arrival time (ps)           9730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  1983342  RISE       1
\TB9051_QD1:Net_1203\/main_2         macrocell78   8480   9730  1986760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:Net_1251\/main_2
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1986800p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9690
-------------------------------------   ---- 
End-of-path arrival time (ps)           9690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q  macrocell95   1250   1250  1978256  RISE       1
\TB9051_QD2:Net_1251\/main_2         macrocell87   8440   9690  1986800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:Net_1251\/main_5
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1986905p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q  macrocell99   1250   1250  1982570  RISE       1
\TB9051_QD2:Net_1251\/main_5     macrocell87   8335   9585  1986905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 1987166p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9324
-------------------------------------   ---- 
End-of-path arrival time (ps)           9324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell19    760    760  1976386  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell20      0    760  1976386  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell20   2740   3500  1976386  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell89      5824   9324  1987166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell89         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1987275p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12225
-------------------------------------   ----- 
End-of-path arrival time (ps)           12225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell19   1370   1370  1987275  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell20      0   1370  1987275  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell20   2260   3630  1987275  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_0\/main_0             macrocell24      2316   5946  1987275  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_0\/q                  macrocell24      3350   9296  1987275  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell9     2929  12225  1987275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell9        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:Net_1203\/main_6
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1987305p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q  macrocell100   1250   1250  1985069  RISE       1
\TB9051_QD2:Net_1203\/main_6     macrocell94    7935   9185  1987305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:Net_1260\/main_3
Capture Clock  : \TB9051_QD2:Net_1260\/clock_0
Path slack     : 1987331p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9159
-------------------------------------   ---- 
End-of-path arrival time (ps)           9159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q  macrocell100   1250   1250  1985069  RISE       1
\TB9051_QD2:Net_1260\/main_3     macrocell97    7909   9159  1987331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 1987762p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell19    670    670  1977129  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell20      0    670  1977129  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell20   2720   3390  1977129  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell88      5338   8728  1987762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell88         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \TB9051_QD1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 1987804p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8686
-------------------------------------   ---- 
End-of-path arrival time (ps)           8686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell11   1370   1370  1982811  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell12      0   1370  1982811  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell12   2260   3630  1982811  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell75      5056   8686  1987804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell75         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:Net_1260\/main_3
Capture Clock  : \TB9051_QD1:Net_1260\/clock_0
Path slack     : 1987813p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8677
-------------------------------------   ---- 
End-of-path arrival time (ps)           8677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q  macrocell84   1250   1250  1985718  RISE       1
\TB9051_QD1:Net_1260\/main_3     macrocell81   7427   8677  1987813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:Net_1203\/main_6
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1987816p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8674
-------------------------------------   ---- 
End-of-path arrival time (ps)           8674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q  macrocell84   1250   1250  1985718  RISE       1
\TB9051_QD1:Net_1203\/main_6     macrocell78   7424   8674  1987816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_4
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1987818p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q       macrocell99    1250   1250  1982570  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_4  macrocell100   7422   8672  1987818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_4
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1987955p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8535
-------------------------------------   ---- 
End-of-path arrival time (ps)           8535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q       macrocell83   1250   1250  1984101  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_4  macrocell84   7285   8535  1987955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:Net_1251\/main_5
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1987958p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8532
-------------------------------------   ---- 
End-of-path arrival time (ps)           8532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q  macrocell83   1250   1250  1984101  RISE       1
\TB9051_QD1:Net_1251\/main_5     macrocell71   7282   8532  1987958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:Net_1260\/main_1
Capture Clock  : \TB9051_QD1:Net_1260\/clock_0
Path slack     : 1987962p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q  macrocell82   1250   1250  1983835  RISE       1
\TB9051_QD1:Net_1260\/main_1   macrocell81   7278   8528  1987962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1987975p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11525
-------------------------------------   ----- 
End-of-path arrival time (ps)           11525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  1976718  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  1976718  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  1976718  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_2\/main_0            macrocell16      2541   5931  1987975  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_2\/q                 macrocell16      3350   9281  1987975  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5     2243  11525  1987975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Net_1275\/main_0
Capture Clock  : \TB9051_QD1:Net_1275\/clock_0
Path slack     : 1988032p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8458
-------------------------------------   ---- 
End-of-path arrival time (ps)           8458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  1975075  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  1975075  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  1975075  RISE       1
\TB9051_QD1:Net_1275\/main_0                             macrocell74      4958   8458  1988032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1275\/clock_0                              macrocell74         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_4
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1988170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q       macrocell99   1250   1250  1982570  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_4  macrocell99   7070   8320  1988170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_4
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1988170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q     macrocell99   1250   1250  1982570  RISE       1
\TB9051_QD2:bQuadDec:error\/main_4  macrocell98   7070   8320  1988170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1988234p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q   macrocell79   1250   1250  1983342  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_1  macrocell84   7006   8256  1988234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:Net_1251\/main_2
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1988234p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  1983342  RISE       1
\TB9051_QD1:Net_1251\/main_2         macrocell71   7006   8256  1988234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:bQuadDec:Stsreg\/status_3
Capture Clock  : \TB9051_QD2:bQuadDec:Stsreg\/clock
Path slack     : 1988236p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11264
-------------------------------------   ----- 
End-of-path arrival time (ps)           11264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q          macrocell98     1250   1250  1984094  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/status_3  statusicell10  10014  11264  1988236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/clock                         statusicell10       0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_0\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1988257p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8233
-------------------------------------   ---- 
End-of-path arrival time (ps)           8233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_0\/q  macrocell33   1250   1250  1988257  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/main_0  macrocell80   6983   8233  1988257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_0\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 1988268p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_0\/q       macrocell33   1250   1250  1988257  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/main_0  macrocell34   6972   8222  1988268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:bQuadDec:Stsreg\/status_2
Capture Clock  : \TB9051_QD1:bQuadDec:Stsreg\/clock
Path slack     : 1988649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10851
-------------------------------------   ----- 
End-of-path arrival time (ps)           10851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q                macrocell81    1250   1250  1974234  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/status_2  statusicell6   9601  10851  1988649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/clock                         statusicell6        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:Net_1251\/main_3
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1988664p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7826
-------------------------------------   ---- 
End-of-path arrival time (ps)           7826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  1983161  RISE       1
\TB9051_QD1:Net_1251\/main_3         macrocell71   6576   7826  1988664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_0\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 1988752p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7738
-------------------------------------   ---- 
End-of-path arrival time (ps)           7738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_0\/q       macrocell30   1250   1250  1988752  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/main_0  macrocell31   6488   7738  1988752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_0\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1988766p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7724
-------------------------------------   ---- 
End-of-path arrival time (ps)           7724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_0\/q  macrocell30   1250   1250  1988752  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/main_0  macrocell79   6474   7724  1988766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Net_1203\/main_0
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1988803p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7687
-------------------------------------   ---- 
End-of-path arrival time (ps)           7687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q       macrocell97   1250   1250  1974539  RISE       1
\TB9051_QD2:Net_1203\/main_0  macrocell94   6437   7687  1988803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1988862p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7628
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q         macrocell82   1250   1250  1983835  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_3  macrocell84   6378   7628  1988862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 1988886p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  1975075  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  1975075  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  1975075  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell73      4104   7604  1988886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell73         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:bQuadDec:Stsreg\/status_3
Capture Clock  : \TB9051_QD1:bQuadDec:Stsreg\/clock
Path slack     : 1988950p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10550
-------------------------------------   ----- 
End-of-path arrival time (ps)           10550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q          macrocell82    1250   1250  1983835  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/status_3  statusicell6   9300  10550  1988950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/clock                         statusicell6        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD2:Net_1275\/main_0
Capture Clock  : \TB9051_QD2:Net_1275\/clock_0
Path slack     : 1989162p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell19    760    760  1976386  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell20      0    760  1976386  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell20   2740   3500  1976386  RISE       1
\TB9051_QD2:Net_1275\/main_0                             macrocell90      3828   7328  1989162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1275\/clock_0                              macrocell90         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1989178p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7312
-------------------------------------   ---- 
End-of-path arrival time (ps)           7312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q   macrocell80   1250   1250  1983161  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_2  macrocell84   6062   7312  1989178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1989211p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 2000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10789
-------------------------------------   ----- 
End-of-path arrival time (ps)           10789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                                            model name    delay     AT    slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q                             macrocell81    1250   1250  1974234  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   9539  10789  1989211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Net_1251\/main_1
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1989584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q       macrocell81   1250   1250  1974234  RISE       1
\TB9051_QD1:Net_1251\/main_1  macrocell71   5656   6906  1989584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1989586p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q               macrocell81   1250   1250  1974234  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_0  macrocell84   5654   6904  1989586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \TB9051_QD2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 1989619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6871
-------------------------------------   ---- 
End-of-path arrival time (ps)           6871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell19   1370   1370  1987275  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell20      0   1370  1987275  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell20   2260   3630  1987275  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell91      3241   6871  1989619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell91         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD1:Net_1275\/main_1
Capture Clock  : \TB9051_QD1:Net_1275\/clock_0
Path slack     : 1989640p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6850
-------------------------------------   ---- 
End-of-path arrival time (ps)           6850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  1976718  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  1976718  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  1976718  RISE       1
\TB9051_QD1:Net_1275\/main_1                             macrocell74      3460   6850  1989640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1275\/clock_0                              macrocell74         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1989748p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9752
-------------------------------------   ---- 
End-of-path arrival time (ps)           9752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  1975075  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  1975075  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  1975075  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5     6252   9752  1989748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:Net_1251\/main_4
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1989814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q  macrocell82   1250   1250  1983835  RISE       1
\TB9051_QD1:Net_1251\/main_4   macrocell71   5426   6676  1989814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:Net_1251\/main_6
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1989847p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6643
-------------------------------------   ---- 
End-of-path arrival time (ps)           6643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q  macrocell100   1250   1250  1985069  RISE       1
\TB9051_QD2:Net_1251\/main_6     macrocell87    5393   6643  1989847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD2:Net_1275\/main_1
Capture Clock  : \TB9051_QD2:Net_1275\/clock_0
Path slack     : 1990187p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell19    670    670  1977129  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell20      0    670  1977129  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell20   2720   3390  1977129  RISE       1
\TB9051_QD2:Net_1275\/main_1                             macrocell90      2913   6303  1990187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1275\/clock_0                              macrocell90         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1990377p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6113
-------------------------------------   ---- 
End-of-path arrival time (ps)           6113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q       macrocell98   1250   1250  1984094  RISE       1
\TB9051_QD2:bQuadDec:error\/main_3  macrocell98   4863   6113  1990377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1990401p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q         macrocell98   1250   1250  1984094  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_3  macrocell99   4839   6089  1990401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:Net_1251\/main_4
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1990415p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q  macrocell98   1250   1250  1984094  RISE       1
\TB9051_QD2:Net_1251\/main_4   macrocell87   4825   6075  1990415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 1990559p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  1976718  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  1976718  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  1976718  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell72      2541   5931  1990559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell72         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:Net_1260\/main_2
Capture Clock  : \TB9051_QD1:Net_1260\/clock_0
Path slack     : 1990564p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q  macrocell83   1250   1250  1984101  RISE       1
\TB9051_QD1:Net_1260\/main_2     macrocell81   4676   5926  1990564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_5
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1990577p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q       macrocell84   1250   1250  1985718  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_5  macrocell84   4663   5913  1990577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:bQuadDec:Stsreg\/status_2
Capture Clock  : \TB9051_QD2:bQuadDec:Stsreg\/clock
Path slack     : 1990584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8916
-------------------------------------   ---- 
End-of-path arrival time (ps)           8916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                macrocell97     1250   1250  1974539  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/status_2  statusicell10   7666   8916  1990584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/clock                         statusicell10       0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Net_1260\/main_0
Capture Clock  : \TB9051_QD2:Net_1260\/clock_0
Path slack     : 1990715p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q       macrocell97   1250   1250  1974539  RISE       1
\TB9051_QD2:Net_1260\/main_0  macrocell97   4525   5775  1990715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_5
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1990791p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q       macrocell100   1250   1250  1985069  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_5  macrocell100   4449   5699  1990791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_5
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1990800p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q     macrocell100   1250   1250  1985069  RISE       1
\TB9051_QD2:bQuadDec:error\/main_5  macrocell98    4440   5690  1990800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1990826p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q             macrocell81   1250   1250  1974234  RISE       1
\TB9051_QD1:bQuadDec:error\/main_0  macrocell82   4414   5664  1990826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1991005p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q       macrocell82   1250   1250  1983835  RISE       1
\TB9051_QD1:bQuadDec:error\/main_3  macrocell82   4235   5485  1991005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_1\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 1991078p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  1991078  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   4162   5412  1991078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_4
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1991116p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q     macrocell83   1250   1250  1984101  RISE       1
\TB9051_QD1:bQuadDec:error\/main_4  macrocell82   4124   5374  1991116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:Net_1251\/main_6
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1991257p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q  macrocell84   1250   1250  1985718  RISE       1
\TB9051_QD1:Net_1251\/main_6     macrocell71   3983   5233  1991257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_1\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 1991290p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/q       macrocell31   1250   1250  1991290  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_2\/main_0  macrocell32   3950   5200  1991290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1991339p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q         macrocell98    1250   1250  1984094  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_3  macrocell100   3901   5151  1991339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Net_1260\/main_0
Capture Clock  : \TB9051_QD1:Net_1260\/clock_0
Path slack     : 1991349p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q       macrocell81   1250   1250  1974234  RISE       1
\TB9051_QD1:Net_1260\/main_0  macrocell81   3891   5141  1991349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1991351p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell81         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q               macrocell81   1250   1250  1974234  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_0  macrocell83   3889   5139  1991351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_5
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1991354p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q       macrocell100   1250   1250  1985069  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_5  macrocell99    3886   5136  1991354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1251\/q
Path End       : \TB9051_QD2:Net_1251\/main_0
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1991435p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1251\/q       macrocell87   1250   1250  1978594  RISE       1
\TB9051_QD2:Net_1251\/main_0  macrocell87   3805   5055  1991435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_2\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1991570p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_2\/q  macrocell32   1250   1250  1991570  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/main_2  macrocell79   3670   4920  1991570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1991589p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q         macrocell82   1250   1250  1983835  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_3  macrocell83   3651   4901  1991589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1991598p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell19    760    760  1976386  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell20      0    760  1976386  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell20   2740   3500  1976386  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell9     4402   7902  1991598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell9        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_1\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1991630p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/q  macrocell40   1250   1250  1991078  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/main_1  macrocell96   3610   4860  1991630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1991660p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q   macrocell79   1250   1250  1983342  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_1  macrocell83   3580   4830  1991660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1991670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q  macrocell79   1250   1250  1983342  RISE       1
\TB9051_QD1:bQuadDec:error\/main_1   macrocell82   3570   4820  1991670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1991722p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 2000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8278
-------------------------------------   ---- 
End-of-path arrival time (ps)           8278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell97         0      0  RISE       1

Data path
pin name                                            model name    delay     AT    slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                             macrocell97    1250   1250  1974539  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell9   7028   8278  1991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell9        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1991740p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q       macrocell96   1250   1250  1975600  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/main_3  macrocell96   3500   4750  1991740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1991760p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q       macrocell95   1250   1250  1978256  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/main_3  macrocell95   3480   4730  1991760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:Net_1251\/main_0
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1991926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q       macrocell71   1250   1250  1980907  RISE       1
\TB9051_QD1:Net_1251\/main_0  macrocell71   3314   4564  1991926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell71         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_4
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1991967p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q       macrocell83   1250   1250  1984101  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_4  macrocell83   3273   4523  1991967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_0\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 1992028p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  1992028  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   3212   4462  1992028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1992122p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q  macrocell80   1250   1250  1983161  RISE       1
\TB9051_QD1:bQuadDec:error\/main_2   macrocell82   3118   4368  1992122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1992127p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q   macrocell80   1250   1250  1983161  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_2  macrocell83   3113   4363  1992127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1203\/q
Path End       : \TB9051_QD2:Net_1203\/main_1
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1992145p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1203\/q       macrocell94   1250   1250  1979119  RISE       1
\TB9051_QD2:Net_1203\/main_1  macrocell94   3095   4345  1992145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_1\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 1992149p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  1992149  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   3091   4341  1992149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_1\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1992159p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/q  macrocell37   1250   1250  1992149  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/main_1  macrocell95   3081   4331  1992159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1992256p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q       macrocell80   1250   1250  1983161  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/main_3  macrocell80   2984   4234  1992256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1203\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 1992285p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                                             model name   delay     AT    slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1203\/q                              macrocell94   1250   1250  1979119  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell93   2955   4205  1992285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell93         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_1\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 1992453p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/q       macrocell34   1250   1250  1992453  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_2\/main_0  macrocell35   2787   4037  1992453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_0\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1992461p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_0\/q  macrocell39   1250   1250  1992461  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/main_0  macrocell96   2779   4029  1992461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_0\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 1992464p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  1992461  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   2776   4026  1992464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_1\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1992477p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/q  macrocell34   1250   1250  1992453  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/main_1  macrocell80   2763   4013  1992477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1992633p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q       macrocell79   1250   1250  1983342  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/main_3  macrocell79   2607   3857  1992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1203\/q
Path End       : \TB9051_QD1:Net_1203\/main_1
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1992705p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1203\/q       macrocell78   1250   1250  1980070  RISE       1
\TB9051_QD1:Net_1203\/main_1  macrocell78   2535   3785  1992705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1203\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 1992706p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell78         0      0  RISE       1

Data path
pin name                                             model name   delay     AT    slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1203\/q                              macrocell78   1250   1250  1980070  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell77   2534   3784  1992706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell77         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_2\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1992926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_2\/q  macrocell41   1250   1250  1992926  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/main_2  macrocell96   2314   3564  1992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_1\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1992932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/q  macrocell31   1250   1250  1991290  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/main_1  macrocell79   2308   3558  1992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_2\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1992937p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_2\/q  macrocell35   1250   1250  1992937  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/main_2  macrocell80   2303   3553  1992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_2\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_2\/q  macrocell38   1250   1250  1992938  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/main_2  macrocell95   2302   3552  1992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_0\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_0\/q  macrocell36   1250   1250  1992028  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/main_0  macrocell95   2295   3545  1992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_240/main_4
Capture Clock  : Net_240/clock_0
Path slack     : 3108054p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q                macrocell44     1250   1250  3108054  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_1  datapathcell1   3582   4832  3108054  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell1   6000  10832  3108054  RISE       1
Net_240/main_4                      macrocell43     2604  13436  3108054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_282/main_2
Capture Clock  : Net_282/clock_0
Path slack     : 3108067p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13423
-------------------------------------   ----- 
End-of-path arrival time (ps)           13423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q                macrocell44     1250   1250  3108054  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_1  datapathcell1   3582   4832  3108054  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell1   6000  10832  3108054  RISE       1
Net_282/main_2                      macrocell46     2591  13423  3108067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_283/main_3
Capture Clock  : Net_283/clock_0
Path slack     : 3108067p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13423
-------------------------------------   ----- 
End-of-path arrival time (ps)           13423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q                macrocell44     1250   1250  3108054  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_1  datapathcell1   3582   4832  3108054  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell1   6000  10832  3108054  RISE       1
Net_283/main_3                      macrocell47     2591  13423  3108067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : \QuadPWM:PwmDatapath:u0\/cs_addr_1
Capture Clock  : \QuadPWM:PwmDatapath:u0\/clock
Path slack     : 3114108p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q                macrocell44     1250   1250  3108054  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_1  datapathcell1   3582   4832  3114108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : \QuadPWM:PwmDatapath:u0\/cs_addr_0
Capture Clock  : \QuadPWM:PwmDatapath:u0\/clock
Path slack     : 3114314p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell45         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q                macrocell45     1250   1250  3108260  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_0  datapathcell1   3376   4626  3114314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_282/main_0
Capture Clock  : Net_282/clock_0
Path slack     : 3115377p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6113
-------------------------------------   ---- 
End-of-path arrival time (ps)           6113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell44   1250   1250  3108054  RISE       1
Net_282/main_0        macrocell46   4863   6113  3115377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_283/main_0
Capture Clock  : Net_283/clock_0
Path slack     : 3115377p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6113
-------------------------------------   ---- 
End-of-path arrival time (ps)           6113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell44   1250   1250  3108054  RISE       1
Net_283/main_0        macrocell47   4863   6113  3115377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_240/main_1
Capture Clock  : Net_240/clock_0
Path slack     : 3115935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell44   1250   1250  3108054  RISE       1
Net_240/main_1        macrocell43   4305   5555  3115935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f0_comb
Path End       : Net_240/main_3
Capture Clock  : Net_240/clock_0
Path slack     : 3116187p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f0_comb  datapathcell1   2200   2200  3116187  RISE       1
Net_240/main_3                    macrocell43     3103   5303  3116187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f0_comb
Path End       : Net_283/main_2
Capture Clock  : Net_283/clock_0
Path slack     : 3116197p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f0_comb  datapathcell1   2200   2200  3116187  RISE       1
Net_283/main_2                    macrocell47     3093   5293  3116197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f0_comb
Path End       : Net_239/main_3
Capture Clock  : Net_239/clock_0
Path slack     : 3116318p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f0_comb  datapathcell1   2200   2200  3116187  RISE       1
Net_239/main_3                    macrocell42     2972   5172  3116318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_282/q
Path End       : Net_282/main_3
Capture Clock  : Net_282/clock_0
Path slack     : 3116458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell46         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_282/q       macrocell46   1250   1250  3116458  RISE       1
Net_282/main_3  macrocell46   3782   5032  3116458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_239/q
Path End       : Net_239/main_0
Capture Clock  : Net_239/clock_0
Path slack     : 3116474p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell42         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_239/q       macrocell42   1250   1250  3116474  RISE       1
Net_239/main_0  macrocell42   3766   5016  3116474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_239/main_1
Capture Clock  : Net_239/clock_0
Path slack     : 3116666p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell44   1250   1250  3108054  RISE       1
Net_239/main_1        macrocell42   3574   4824  3116666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_240/q
Path End       : Net_240/main_0
Capture Clock  : Net_240/clock_0
Path slack     : 3116743p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_240/q       macrocell43   1250   1250  3116743  RISE       1
Net_240/main_0  macrocell43   3497   4747  3116743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_283/q
Path End       : Net_283/main_4
Capture Clock  : Net_283/clock_0
Path slack     : 3116748p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell47         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_283/q       macrocell47   1250   1250  3116748  RISE       1
Net_283/main_4  macrocell47   3492   4742  3116748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_282/main_1
Capture Clock  : Net_282/clock_0
Path slack     : 3116869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell45         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell45   1250   1250  3108260  RISE       1
Net_282/main_1        macrocell46   3371   4621  3116869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_283/main_1
Capture Clock  : Net_283/clock_0
Path slack     : 3116869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell45         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell45   1250   1250  3108260  RISE       1
Net_283/main_1        macrocell47   3371   4621  3116869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_239/main_2
Capture Clock  : Net_239/clock_0
Path slack     : 3116878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell45         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell45   1250   1250  3108260  RISE       1
Net_239/main_2        macrocell42   3362   4612  3116878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : \QuadPWM:toggle_1\/main_0
Capture Clock  : \QuadPWM:toggle_1\/clock_0
Path slack     : 3116878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell45         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q       macrocell45   1250   1250  3108260  RISE       1
\QuadPWM:toggle_1\/main_0  macrocell44   3362   4612  3116878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/ce0_comb
Path End       : Net_239/main_4
Capture Clock  : Net_239/clock_0
Path slack     : 3116879p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                           model name     delay     AT    slack  edge  Fanout
---------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/ce0_comb  datapathcell1   2300   2300  3116879  RISE       1
Net_239/main_4                     macrocell42     2311   4611  3116879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f1_comb
Path End       : Net_282/main_4
Capture Clock  : Net_282/clock_0
Path slack     : 3117090p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f1_comb  datapathcell1   2110   2110  3117090  RISE       1
Net_282/main_4                    macrocell46     2290   4400  3117090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_240/main_2
Capture Clock  : Net_240/clock_0
Path slack     : 3117148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell45         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell45   1250   1250  3108260  RISE       1
Net_240/main_2        macrocell43   3092   4342  3117148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

