#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Dec 06 16:34:55 2016
# Process ID: 4688
# Current directory: C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5680 C:\Users\pva5115\Lab7_PunnavitAkkarapitakchai\CMPEN331_Lab7\CMPEN331_Lab7.xpr
# Log file: C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/vivado.log
# Journal file: C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/pva5115/CMPEN331_Lab7' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 756.234 ; gain = 190.250
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_insmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_MIPSALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux4_pcsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_pcsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_extendImmediate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_Immediate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sim_1/imports/lab 7/lab7_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 28ca2e09f2ee4839b382db45d5e1bca7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d0 [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_top.v:46]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wn [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_top.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_pc.v" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_insmem.v" Line 1. Module instruction_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_controlUnit.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_extendImmediate.v" Line 1. Module Extend_Immediate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_MIPSALU.v" Line 1. Module MIPSALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_dataMemory.v" Line 1. Module Data_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux4_pcsrc.v" Line 1. Module mux4_pcsrc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_pc.v" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_insmem.v" Line 1. Module instruction_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_controlUnit.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_extendImmediate.v" Line 1. Module Extend_Immediate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_MIPSALU.v" Line 1. Module MIPSALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_dataMemory.v" Line 1. Module Data_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux4_pcsrc.v" Line 1. Module mux4_pcsrc doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.Extend_Immediate
Compiling module xil_defaultlib.MIPSALU
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux4_pcsrc
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 06 16:36:05 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 761.117 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 822.988 ; gain = 61.871
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_MIPSALU.v" into library work [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_MIPSALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_adder.v" into library work [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_adder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_controlUnit.v" into library work [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_controlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_dataMemory.v" into library work [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_dataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_extendImmediate.v" into library work [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_extendImmediate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_insmem.v" into library work [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_insmem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v" into library work [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux4_pcsrc.v" into library work [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_mux4_pcsrc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_pc.v" into library work [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_pc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_regfile.v" into library work [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_regfile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_top.v" into library work [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/sources_1/imports/lab 7/lab7_top.v:1]
[Tue Dec 06 16:38:18 2016] Launched synth_1...
Run output will be captured here: C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/constrs_1/new/clock11.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clock1' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/constrs_1/new/clock11.xdc:1]
Finished Parsing XDC File [C:/Users/pva5115/Lab7_PunnavitAkkarapitakchai/CMPEN331_Lab7/CMPEN331_Lab7.srcs/constrs_1/new/clock11.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1073.996 ; gain = 223.293
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 06 16:42:19 2016...
