============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Sun Apr 28 16:53:13 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(88)
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(91)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(112)
HDL-1007 : undeclared symbol 'isp_out_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(465)
HDL-1007 : undeclared symbol 'isp_out_en', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(467)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(570)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.389213s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (15.7%)

RUN-1004 : used memory is 295 MB, reserved memory is 272 MB, peak memory is 300 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4200478015488"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 68 trigger nets, 68 data nets.
KIT-1004 : Chipwatcher code = 0100101111011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=170) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=170) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=170)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=170)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 26241/17 useful/useless nets, 15126/6 useful/useless insts
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 25830/16 useful/useless nets, 15675/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 538 better
SYN-1014 : Optimize round 2
SYN-1032 : 25420/45 useful/useless nets, 15265/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.512299s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (40.3%)

RUN-1004 : used memory is 309 MB, reserved memory is 284 MB, peak memory is 311 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 68 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 26044/2 useful/useless nets, 15896/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 84104, tnet num: 17596, tinst num: 15895, tnode num: 98338, tedge num: 136495.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 309 (3.19), #lev = 7 (1.50)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 309 (3.19), #lev = 7 (1.50)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 624 instances into 309 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 503 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 184 adder to BLE ...
SYN-4008 : Packed 184 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.495961s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (23.8%)

RUN-1004 : used memory is 331 MB, reserved memory is 319 MB, peak memory is 447 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.220680s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (29.2%)

RUN-1004 : used memory is 332 MB, reserved memory is 319 MB, peak memory is 447 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25085/16 useful/useless nets, 14908/2 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (361 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14908 instances
RUN-0007 : 8860 luts, 3025 seqs, 1928 mslices, 962 lslices, 101 pads, 23 brams, 3 dsps
RUN-1001 : There are total 25085 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 14499 nets have 2 pins
RUN-1001 : 9219 nets have [3 - 5] pins
RUN-1001 : 701 nets have [6 - 10] pins
RUN-1001 : 344 nets have [11 - 20] pins
RUN-1001 : 224 nets have [21 - 99] pins
RUN-1001 : 71 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     217     
RUN-1001 :   No   |  No   |  Yes  |    1293     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     712     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  51   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 66
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14906 instances, 8860 luts, 3025 seqs, 2890 slices, 869 macros(2890 instances: 1928 mslices 962 lslices)
PHY-0007 : Cell area utilization is 74%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81976, tnet num: 16635, tinst num: 14906, tnode num: 95753, tedge num: 134064.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.274944s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (24.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.41179e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14906.
PHY-3001 : Level 1 #clusters 1984.
PHY-3001 : End clustering;  0.175317s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 74%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.1422e+06, overlap = 847.719
PHY-3002 : Step(2): len = 1.0074e+06, overlap = 980.094
PHY-3002 : Step(3): len = 691331, overlap = 1233.56
PHY-3002 : Step(4): len = 596001, overlap = 1370.62
PHY-3002 : Step(5): len = 472759, overlap = 1495
PHY-3002 : Step(6): len = 396011, overlap = 1578.91
PHY-3002 : Step(7): len = 333861, overlap = 1676.78
PHY-3002 : Step(8): len = 279241, overlap = 1735.88
PHY-3002 : Step(9): len = 247442, overlap = 1762.91
PHY-3002 : Step(10): len = 210563, overlap = 1806.12
PHY-3002 : Step(11): len = 190031, overlap = 1851.53
PHY-3002 : Step(12): len = 168437, overlap = 1871.69
PHY-3002 : Step(13): len = 158846, overlap = 1884.81
PHY-3002 : Step(14): len = 148425, overlap = 1913.16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.95784e-07
PHY-3002 : Step(15): len = 156374, overlap = 1904.53
PHY-3002 : Step(16): len = 183125, overlap = 1868.84
PHY-3002 : Step(17): len = 160631, overlap = 1852.03
PHY-3002 : Step(18): len = 159080, overlap = 1814.94
PHY-3002 : Step(19): len = 148628, overlap = 1819.22
PHY-3002 : Step(20): len = 147967, overlap = 1832.78
PHY-3002 : Step(21): len = 140519, overlap = 1836.41
PHY-3002 : Step(22): len = 142958, overlap = 1834.78
PHY-3002 : Step(23): len = 138392, overlap = 1835.34
PHY-3002 : Step(24): len = 139690, overlap = 1834.22
PHY-3002 : Step(25): len = 135183, overlap = 1840.69
PHY-3002 : Step(26): len = 135891, overlap = 1870.72
PHY-3002 : Step(27): len = 130754, overlap = 1865.47
PHY-3002 : Step(28): len = 130131, overlap = 1873.69
PHY-3002 : Step(29): len = 125225, overlap = 1876.16
PHY-3002 : Step(30): len = 124693, overlap = 1889.22
PHY-3002 : Step(31): len = 122171, overlap = 1865.38
PHY-3002 : Step(32): len = 120719, overlap = 1866.19
PHY-3002 : Step(33): len = 119335, overlap = 1873.75
PHY-3002 : Step(34): len = 118376, overlap = 1863.09
PHY-3002 : Step(35): len = 116845, overlap = 1850.78
PHY-3002 : Step(36): len = 114736, overlap = 1862.28
PHY-3002 : Step(37): len = 112330, overlap = 1898.03
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.91568e-07
PHY-3002 : Step(38): len = 120718, overlap = 1870.22
PHY-3002 : Step(39): len = 138265, overlap = 1811.16
PHY-3002 : Step(40): len = 141045, overlap = 1791.09
PHY-3002 : Step(41): len = 146120, overlap = 1742.75
PHY-3002 : Step(42): len = 145245, overlap = 1732.06
PHY-3002 : Step(43): len = 146983, overlap = 1720.31
PHY-3002 : Step(44): len = 145479, overlap = 1703.72
PHY-3002 : Step(45): len = 147238, overlap = 1713.62
PHY-3002 : Step(46): len = 145795, overlap = 1728.84
PHY-3002 : Step(47): len = 146910, overlap = 1702.22
PHY-3002 : Step(48): len = 145465, overlap = 1730.5
PHY-3002 : Step(49): len = 145949, overlap = 1715.62
PHY-3002 : Step(50): len = 142238, overlap = 1706.38
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.18314e-06
PHY-3002 : Step(51): len = 157653, overlap = 1692.12
PHY-3002 : Step(52): len = 169118, overlap = 1704.44
PHY-3002 : Step(53): len = 169635, overlap = 1650.19
PHY-3002 : Step(54): len = 170180, overlap = 1654.56
PHY-3002 : Step(55): len = 169712, overlap = 1648.16
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.36627e-06
PHY-3002 : Step(56): len = 184248, overlap = 1587.66
PHY-3002 : Step(57): len = 201749, overlap = 1540.97
PHY-3002 : Step(58): len = 206626, overlap = 1457.31
PHY-3002 : Step(59): len = 210846, overlap = 1415.06
PHY-3002 : Step(60): len = 209156, overlap = 1384.22
PHY-3002 : Step(61): len = 211658, overlap = 1397.75
PHY-3002 : Step(62): len = 209070, overlap = 1382.25
PHY-3002 : Step(63): len = 209619, overlap = 1361.47
PHY-3002 : Step(64): len = 208954, overlap = 1375.34
PHY-3002 : Step(65): len = 209602, overlap = 1357.62
PHY-3002 : Step(66): len = 209863, overlap = 1371.47
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.73254e-06
PHY-3002 : Step(67): len = 233256, overlap = 1263.12
PHY-3002 : Step(68): len = 249205, overlap = 1171.28
PHY-3002 : Step(69): len = 253540, overlap = 1164.44
PHY-3002 : Step(70): len = 255206, overlap = 1166.38
PHY-3002 : Step(71): len = 252728, overlap = 1176.66
PHY-3002 : Step(72): len = 253549, overlap = 1159.72
PHY-3002 : Step(73): len = 249029, overlap = 1148.84
PHY-3002 : Step(74): len = 247462, overlap = 1190.06
PHY-3002 : Step(75): len = 245782, overlap = 1226.06
PHY-3002 : Step(76): len = 245162, overlap = 1241.84
PHY-3002 : Step(77): len = 242128, overlap = 1217.69
PHY-3002 : Step(78): len = 240490, overlap = 1235.75
PHY-3002 : Step(79): len = 239922, overlap = 1244.69
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.46509e-06
PHY-3002 : Step(80): len = 258942, overlap = 1194.16
PHY-3002 : Step(81): len = 272338, overlap = 1150.91
PHY-3002 : Step(82): len = 274275, overlap = 1144.94
PHY-3002 : Step(83): len = 276607, overlap = 1130.38
PHY-3002 : Step(84): len = 279956, overlap = 1107.62
PHY-3002 : Step(85): len = 282665, overlap = 1085.62
PHY-3002 : Step(86): len = 280126, overlap = 1031.38
PHY-3002 : Step(87): len = 279510, overlap = 1019.19
PHY-3002 : Step(88): len = 279526, overlap = 984.062
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.89302e-05
PHY-3002 : Step(89): len = 297036, overlap = 932.375
PHY-3002 : Step(90): len = 312239, overlap = 876.188
PHY-3002 : Step(91): len = 317880, overlap = 816.5
PHY-3002 : Step(92): len = 319755, overlap = 811.312
PHY-3002 : Step(93): len = 322945, overlap = 779.438
PHY-3002 : Step(94): len = 324197, overlap = 759.031
PHY-3002 : Step(95): len = 321284, overlap = 767.719
PHY-3002 : Step(96): len = 321485, overlap = 765.281
PHY-3002 : Step(97): len = 322013, overlap = 763.438
PHY-3002 : Step(98): len = 323115, overlap = 743.812
PHY-3002 : Step(99): len = 321618, overlap = 760.438
PHY-3002 : Step(100): len = 321500, overlap = 772.25
PHY-3002 : Step(101): len = 320672, overlap = 767.844
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.78603e-05
PHY-3002 : Step(102): len = 335976, overlap = 715.688
PHY-3002 : Step(103): len = 346859, overlap = 676.219
PHY-3002 : Step(104): len = 349332, overlap = 675.906
PHY-3002 : Step(105): len = 349835, overlap = 701.281
PHY-3002 : Step(106): len = 350019, overlap = 711.281
PHY-3002 : Step(107): len = 350179, overlap = 711.719
PHY-3002 : Step(108): len = 347508, overlap = 717.5
PHY-3002 : Step(109): len = 346275, overlap = 717.938
PHY-3002 : Step(110): len = 345723, overlap = 718.531
PHY-3002 : Step(111): len = 346097, overlap = 736.625
PHY-3002 : Step(112): len = 345002, overlap = 744.531
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.33077e-05
PHY-3002 : Step(113): len = 354270, overlap = 715.438
PHY-3002 : Step(114): len = 361211, overlap = 691.5
PHY-3002 : Step(115): len = 363914, overlap = 704
PHY-3002 : Step(116): len = 364853, overlap = 697.594
PHY-3002 : Step(117): len = 365672, overlap = 669.062
PHY-3002 : Step(118): len = 366299, overlap = 666.219
PHY-3002 : Step(119): len = 365425, overlap = 648.156
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000134889
PHY-3002 : Step(120): len = 371823, overlap = 630.156
PHY-3002 : Step(121): len = 376397, overlap = 629.938
PHY-3002 : Step(122): len = 377904, overlap = 631.781
PHY-3002 : Step(123): len = 378933, overlap = 616.75
PHY-3002 : Step(124): len = 381460, overlap = 589.656
PHY-3002 : Step(125): len = 384069, overlap = 582.438
PHY-3002 : Step(126): len = 384303, overlap = 553.469
PHY-3002 : Step(127): len = 384781, overlap = 538.031
PHY-3002 : Step(128): len = 385833, overlap = 544.375
PHY-3002 : Step(129): len = 386086, overlap = 553
PHY-3002 : Step(130): len = 384741, overlap = 545.812
PHY-3002 : Step(131): len = 384352, overlap = 547.094
PHY-3002 : Step(132): len = 384807, overlap = 560.688
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000269006
PHY-3002 : Step(133): len = 389540, overlap = 527.438
PHY-3002 : Step(134): len = 393665, overlap = 496.156
PHY-3002 : Step(135): len = 394996, overlap = 495.875
PHY-3002 : Step(136): len = 396187, overlap = 510.688
PHY-3002 : Step(137): len = 397527, overlap = 499.344
PHY-3002 : Step(138): len = 398392, overlap = 485.875
PHY-3002 : Step(139): len = 398530, overlap = 491
PHY-3002 : Step(140): len = 398682, overlap = 491.125
PHY-3002 : Step(141): len = 399232, overlap = 482.438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000516314
PHY-3002 : Step(142): len = 401989, overlap = 484.969
PHY-3002 : Step(143): len = 404423, overlap = 483.875
PHY-3002 : Step(144): len = 404941, overlap = 480.281
PHY-3002 : Step(145): len = 405406, overlap = 478.844
PHY-3002 : Step(146): len = 406309, overlap = 481.875
PHY-3002 : Step(147): len = 406952, overlap = 478.531
PHY-3002 : Step(148): len = 407452, overlap = 482.156
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 0/25085.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 591264, over cnt = 1736(4%), over = 15267, worst = 283
PHY-1001 : End global iterations;  0.487406s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (38.5%)

PHY-1001 : Congestion index: top1 = 148.79, top5 = 98.10, top10 = 77.30, top15 = 65.71.
PHY-3001 : End congestion estimation;  0.699205s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (35.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.403343s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (19.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.33276e-05
PHY-3002 : Step(149): len = 457617, overlap = 454.625
PHY-3002 : Step(150): len = 458689, overlap = 451.531
PHY-3002 : Step(151): len = 448519, overlap = 449.406
PHY-3002 : Step(152): len = 435071, overlap = 407.75
PHY-3002 : Step(153): len = 436135, overlap = 397.031
PHY-3002 : Step(154): len = 424717, overlap = 408.125
PHY-3002 : Step(155): len = 425934, overlap = 401.094
PHY-3002 : Step(156): len = 415713, overlap = 394.531
PHY-3002 : Step(157): len = 415320, overlap = 393.094
PHY-3002 : Step(158): len = 412291, overlap = 385.562
PHY-3002 : Step(159): len = 412392, overlap = 388.094
PHY-3002 : Step(160): len = 412202, overlap = 395.094
PHY-3002 : Step(161): len = 413088, overlap = 395.875
PHY-3002 : Step(162): len = 410524, overlap = 390.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000126655
PHY-3002 : Step(163): len = 414710, overlap = 378.062
PHY-3002 : Step(164): len = 416021, overlap = 375.938
PHY-3002 : Step(165): len = 424401, overlap = 367.75
PHY-3002 : Step(166): len = 427801, overlap = 367.719
PHY-3002 : Step(167): len = 431527, overlap = 368.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000253311
PHY-3002 : Step(168): len = 432282, overlap = 345.938
PHY-3002 : Step(169): len = 432863, overlap = 343.625
PHY-3002 : Step(170): len = 439386, overlap = 335.031
PHY-3002 : Step(171): len = 445369, overlap = 315.594
PHY-3002 : Step(172): len = 447633, overlap = 309.875
PHY-3002 : Step(173): len = 448504, overlap = 308.125
PHY-3002 : Step(174): len = 450212, overlap = 301.75
PHY-3002 : Step(175): len = 450569, overlap = 311.312
PHY-3002 : Step(176): len = 447501, overlap = 298.625
PHY-3002 : Step(177): len = 444256, overlap = 294.062
PHY-3002 : Step(178): len = 441659, overlap = 281.281
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 142/25085.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589544, over cnt = 2386(6%), over = 17379, worst = 172
PHY-1001 : End global iterations;  0.589517s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (58.3%)

PHY-1001 : Congestion index: top1 = 133.19, top5 = 89.74, top10 = 73.87, top15 = 64.82.
PHY-3001 : End congestion estimation;  0.831397s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (52.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.517242s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.55803e-05
PHY-3002 : Step(179): len = 451297, overlap = 715.281
PHY-3002 : Step(180): len = 458136, overlap = 637.406
PHY-3002 : Step(181): len = 439447, overlap = 553.156
PHY-3002 : Step(182): len = 440606, overlap = 560.094
PHY-3002 : Step(183): len = 429326, overlap = 545.875
PHY-3002 : Step(184): len = 427872, overlap = 550.875
PHY-3002 : Step(185): len = 421269, overlap = 525.969
PHY-3002 : Step(186): len = 415153, overlap = 513.531
PHY-3002 : Step(187): len = 413971, overlap = 510.656
PHY-3002 : Step(188): len = 409105, overlap = 507.5
PHY-3002 : Step(189): len = 406737, overlap = 509.062
PHY-3002 : Step(190): len = 405367, overlap = 498.781
PHY-3002 : Step(191): len = 401606, overlap = 505.656
PHY-3002 : Step(192): len = 397999, overlap = 500
PHY-3002 : Step(193): len = 397038, overlap = 505.812
PHY-3002 : Step(194): len = 391151, overlap = 517.625
PHY-3002 : Step(195): len = 389101, overlap = 520.281
PHY-3002 : Step(196): len = 385582, overlap = 525.594
PHY-3002 : Step(197): len = 384988, overlap = 523.25
PHY-3002 : Step(198): len = 383549, overlap = 531.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.11606e-05
PHY-3002 : Step(199): len = 388515, overlap = 521.281
PHY-3002 : Step(200): len = 390267, overlap = 521.375
PHY-3002 : Step(201): len = 397868, overlap = 497.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102321
PHY-3002 : Step(202): len = 402388, overlap = 478.5
PHY-3002 : Step(203): len = 405085, overlap = 470.625
PHY-3002 : Step(204): len = 418200, overlap = 431.656
PHY-3002 : Step(205): len = 419762, overlap = 426.906
PHY-3002 : Step(206): len = 420063, overlap = 425.969
PHY-3002 : Step(207): len = 419396, overlap = 416.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000204642
PHY-3002 : Step(208): len = 422652, overlap = 379.562
PHY-3002 : Step(209): len = 425781, overlap = 375.219
PHY-3002 : Step(210): len = 428744, overlap = 371.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000338752
PHY-3002 : Step(211): len = 429716, overlap = 382.188
PHY-3002 : Step(212): len = 431794, overlap = 375.781
PHY-3002 : Step(213): len = 441158, overlap = 363.281
PHY-3002 : Step(214): len = 449128, overlap = 358.625
PHY-3002 : Step(215): len = 451389, overlap = 356.719
PHY-3002 : Step(216): len = 452163, overlap = 355
PHY-3002 : Step(217): len = 451818, overlap = 359.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000677504
PHY-3002 : Step(218): len = 452841, overlap = 362.531
PHY-3002 : Step(219): len = 453853, overlap = 359.344
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81976, tnet num: 16635, tinst num: 14906, tnode num: 95753, tedge num: 134064.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.137117s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (35.7%)

RUN-1004 : used memory is 542 MB, reserved memory is 523 MB, peak memory is 580 MB
OPT-1001 : Total overflow 902.53 peak overflow 9.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 526/25085.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 636304, over cnt = 2986(8%), over = 16321, worst = 63
PHY-1001 : End global iterations;  0.744537s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (48.3%)

PHY-1001 : Congestion index: top1 = 80.62, top5 = 66.10, top10 = 58.80, top15 = 54.36.
PHY-1001 : End incremental global routing;  0.969132s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (41.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.440126s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (10.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.713969s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (33.7%)

OPT-1001 : Current memory(MB): used = 562, reserve = 543, peak = 580.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 16611/25085.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 636304, over cnt = 2986(8%), over = 16321, worst = 63
PHY-1002 : len = 755232, over cnt = 2763(7%), over = 9424, worst = 46
PHY-1002 : len = 871288, over cnt = 1456(4%), over = 3164, worst = 46
PHY-1002 : len = 903056, over cnt = 727(2%), over = 1544, worst = 27
PHY-1002 : len = 947160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.859600s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (71.4%)

PHY-1001 : Congestion index: top1 = 65.97, top5 = 58.08, top10 = 54.07, top15 = 51.40.
OPT-1001 : End congestion update;  2.118060s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (62.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341015s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (22.9%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.459297s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (57.2%)

OPT-1001 : Current memory(MB): used = 569, reserve = 551, peak = 580.
OPT-1001 : End physical optimization;  5.485948s wall, 2.500000s user + 0.015625s system = 2.515625s CPU (45.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8860 LUT to BLE ...
SYN-4008 : Packed 8860 LUT and 1220 SEQ to BLE.
SYN-4003 : Packing 1805 remaining SEQ's ...
SYN-4005 : Packed 1522 SEQ with LUT/SLICE
SYN-4006 : 6199 single LUT's are left
SYN-4006 : 283 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9143/12534 primitive instances ...
SYN-4036 : The kept net VGA_PSEL is useless
SYN-4036 : The kept net VGA_PSEL is useless
PHY-3001 : End packing;  0.692142s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (56.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7872 instances
RUN-1001 : 3870 mslices, 3869 lslices, 101 pads, 23 brams, 3 dsps
RUN-1001 : There are total 24066 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 13258 nets have 2 pins
RUN-1001 : 9363 nets have [3 - 5] pins
RUN-1001 : 767 nets have [6 - 10] pins
RUN-1001 : 353 nets have [11 - 20] pins
RUN-1001 : 231 nets have [21 - 99] pins
RUN-1001 : 67 nets have 100+ pins
PHY-3001 : design contains 7870 instances, 7739 slices, 869 macros(2890 instances: 1928 mslices 962 lslices)
PHY-3001 : Cell area utilization is 83%
PHY-3001 : After packing: Len = 463272, Over = 478
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 12043/24066.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 888840, over cnt = 2022(5%), over = 3373, worst = 9
PHY-1002 : len = 892808, over cnt = 1410(4%), over = 1973, worst = 9
PHY-1002 : len = 903464, over cnt = 800(2%), over = 1054, worst = 7
PHY-1002 : len = 915648, over cnt = 347(0%), over = 431, worst = 7
PHY-1002 : len = 930264, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End global iterations;  1.522587s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (83.1%)

PHY-1001 : Congestion index: top1 = 65.80, top5 = 57.08, top10 = 53.09, top15 = 50.57.
PHY-3001 : End congestion estimation;  1.864756s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (82.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78786, tnet num: 15616, tinst num: 7870, tnode num: 90168, tedge num: 131361.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.285700s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (62.0%)

RUN-1004 : used memory is 601 MB, reserved memory is 586 MB, peak memory is 601 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.837559s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (64.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3504e-05
PHY-3002 : Step(220): len = 447453, overlap = 473.25
PHY-3002 : Step(221): len = 445227, overlap = 481.5
PHY-3002 : Step(222): len = 438047, overlap = 496.5
PHY-3002 : Step(223): len = 435551, overlap = 498.75
PHY-3002 : Step(224): len = 432101, overlap = 511.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.70081e-05
PHY-3002 : Step(225): len = 433872, overlap = 500.5
PHY-3002 : Step(226): len = 434667, overlap = 498.5
PHY-3002 : Step(227): len = 441146, overlap = 489.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.40161e-05
PHY-3002 : Step(228): len = 449585, overlap = 470
PHY-3002 : Step(229): len = 454329, overlap = 465.75
PHY-3002 : Step(230): len = 465758, overlap = 456.75
PHY-3002 : Step(231): len = 469194, overlap = 445.75
PHY-3002 : Step(232): len = 470567, overlap = 440.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000108032
PHY-3002 : Step(233): len = 479778, overlap = 427.25
PHY-3002 : Step(234): len = 484363, overlap = 426.5
PHY-3002 : Step(235): len = 496020, overlap = 410.5
PHY-3002 : Step(236): len = 500644, overlap = 398.75
PHY-3002 : Step(237): len = 502136, overlap = 387.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000216064
PHY-3002 : Step(238): len = 510652, overlap = 380.75
PHY-3002 : Step(239): len = 518223, overlap = 374.25
PHY-3002 : Step(240): len = 526717, overlap = 368
PHY-3002 : Step(241): len = 529291, overlap = 363.25
PHY-3002 : Step(242): len = 530646, overlap = 362.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.626445s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (10.0%)

PHY-3001 : Trial Legalized: Len = 653564
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 379/24066.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 890768, over cnt = 3726(10%), over = 6720, worst = 7
PHY-1002 : len = 923832, over cnt = 2179(6%), over = 3186, worst = 7
PHY-1002 : len = 951880, over cnt = 659(1%), over = 919, worst = 6
PHY-1002 : len = 965624, over cnt = 173(0%), over = 255, worst = 6
PHY-1002 : len = 969920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.874750s wall, 2.593750s user + 0.015625s system = 2.609375s CPU (90.8%)

PHY-1001 : Congestion index: top1 = 60.30, top5 = 54.96, top10 = 51.89, top15 = 49.81.
PHY-3001 : End congestion estimation;  3.218583s wall, 2.828125s user + 0.015625s system = 2.843750s CPU (88.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.471513s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (66.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00010333
PHY-3002 : Step(243): len = 576898, overlap = 123.75
PHY-3002 : Step(244): len = 548198, overlap = 173.25
PHY-3002 : Step(245): len = 538368, overlap = 187.75
PHY-3002 : Step(246): len = 534594, overlap = 194
PHY-3002 : Step(247): len = 531230, overlap = 196
PHY-3002 : Step(248): len = 529858, overlap = 197.75
PHY-3002 : Step(249): len = 528439, overlap = 197.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00020666
PHY-3002 : Step(250): len = 539699, overlap = 194.5
PHY-3002 : Step(251): len = 549334, overlap = 186.75
PHY-3002 : Step(252): len = 553501, overlap = 185.5
PHY-3002 : Step(253): len = 554971, overlap = 185.25
PHY-3002 : Step(254): len = 555847, overlap = 187.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000379449
PHY-3002 : Step(255): len = 563233, overlap = 185.5
PHY-3002 : Step(256): len = 574569, overlap = 183
PHY-3002 : Step(257): len = 586171, overlap = 173
PHY-3002 : Step(258): len = 585551, overlap = 177.25
PHY-3002 : Step(259): len = 584009, overlap = 176.25
PHY-3002 : Step(260): len = 583047, overlap = 176
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017322s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 620130, Over = 0
PHY-3001 : Spreading special nets. 66 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.047167s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.4%)

PHY-3001 : 108 instances has been re-located, deltaX = 42, deltaY = 56, maxDist = 2.
PHY-3001 : Final: Len = 621616, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78786, tnet num: 15616, tinst num: 7870, tnode num: 90168, tedge num: 131361.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.338158s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (85.2%)

RUN-1004 : used memory is 600 MB, reserved memory is 586 MB, peak memory is 637 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 3350/24066.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 881632, over cnt = 3375(9%), over = 5775, worst = 8
PHY-1002 : len = 901952, over cnt = 2252(6%), over = 3269, worst = 7
PHY-1002 : len = 931096, over cnt = 658(1%), over = 912, worst = 7
PHY-1002 : len = 939704, over cnt = 279(0%), over = 424, worst = 7
PHY-1002 : len = 948792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.612215s wall, 2.062500s user + 0.000000s system = 2.062500s CPU (79.0%)

PHY-1001 : Congestion index: top1 = 58.97, top5 = 53.86, top10 = 50.98, top15 = 48.82.
PHY-1001 : End incremental global routing;  2.995373s wall, 2.234375s user + 0.000000s system = 2.234375s CPU (74.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.563010s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (66.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.907903s wall, 2.843750s user + 0.000000s system = 2.843750s CPU (72.8%)

OPT-1001 : Current memory(MB): used = 615, reserve = 603, peak = 637.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 14626/24066.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 948792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.193689s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (48.4%)

PHY-1001 : Congestion index: top1 = 58.97, top5 = 53.86, top10 = 50.98, top15 = 48.82.
OPT-1001 : End congestion update;  0.576582s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (59.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.380439s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (45.2%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.957179s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (53.9%)

OPT-1001 : Current memory(MB): used = 621, reserve = 609, peak = 637.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.399263s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (66.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 14626/24066.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 948792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.132813s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (82.4%)

PHY-1001 : Congestion index: top1 = 58.97, top5 = 53.86, top10 = 50.98, top15 = 48.82.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.373316s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (83.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 58.413793
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.617295s wall, 5.578125s user + 0.000000s system = 5.578125s CPU (73.2%)

RUN-1003 : finish command "place" in  36.638920s wall, 16.828125s user + 0.328125s system = 17.156250s CPU (46.8%)

RUN-1004 : used memory is 580 MB, reserved memory is 571 MB, peak memory is 637 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.428779s wall, 1.343750s user + 0.031250s system = 1.375000s CPU (96.2%)

RUN-1004 : used memory is 581 MB, reserved memory is 572 MB, peak memory is 637 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7872 instances
RUN-1001 : 3870 mslices, 3869 lslices, 101 pads, 23 brams, 3 dsps
RUN-1001 : There are total 24066 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 13258 nets have 2 pins
RUN-1001 : 9363 nets have [3 - 5] pins
RUN-1001 : 767 nets have [6 - 10] pins
RUN-1001 : 353 nets have [11 - 20] pins
RUN-1001 : 231 nets have [21 - 99] pins
RUN-1001 : 67 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78786, tnet num: 15616, tinst num: 7870, tnode num: 90168, tedge num: 131361.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.215037s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (73.3%)

RUN-1004 : used memory is 583 MB, reserved memory is 572 MB, peak memory is 637 MB
PHY-1001 : 3870 mslices, 3869 lslices, 101 pads, 23 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 852016, over cnt = 3550(10%), over = 6508, worst = 8
PHY-1002 : len = 883296, over cnt = 2167(6%), over = 3221, worst = 7
PHY-1002 : len = 909648, over cnt = 874(2%), over = 1270, worst = 7
PHY-1002 : len = 928488, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 929048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.870717s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (72.4%)

PHY-1001 : Congestion index: top1 = 59.46, top5 = 54.01, top10 = 50.72, top15 = 48.45.
PHY-1001 : End global routing;  3.256452s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (67.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 631, reserve = 618, peak = 637.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net rd_data[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[14] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[13] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[7] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 901, reserve = 891, peak = 901.
PHY-1001 : End build detailed router design. 2.996898s wall, 2.328125s user + 0.015625s system = 2.343750s CPU (78.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 164760, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.629217s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (62.3%)

PHY-1001 : Current memory(MB): used = 936, reserve = 928, peak = 936.
PHY-1001 : End phase 1; 1.635072s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (62.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.98778e+06, over cnt = 3126(0%), over = 3150, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 956, reserve = 947, peak = 956.
PHY-1001 : End initial routed; 29.211571s wall, 15.062500s user + 0.125000s system = 15.187500s CPU (52.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15058(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.184883s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (71.5%)

PHY-1001 : Current memory(MB): used = 973, reserve = 966, peak = 973.
PHY-1001 : End phase 2; 31.396597s wall, 16.625000s user + 0.125000s system = 16.750000s CPU (53.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.98778e+06, over cnt = 3126(0%), over = 3150, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.103640s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (60.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.889e+06, over cnt = 1481(0%), over = 1489, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.202064s wall, 3.484375s user + 0.000000s system = 3.484375s CPU (108.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.87113e+06, over cnt = 577(0%), over = 577, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.482312s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (87.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.86758e+06, over cnt = 127(0%), over = 127, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.928280s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (60.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.86989e+06, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.428958s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (91.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.87111e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.317898s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (63.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.87132e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.270374s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (63.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.87132e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.374774s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (70.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.87132e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.164235s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (76.1%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.87132e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.176957s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (70.6%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.87132e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.202873s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (46.2%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.87132e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.153349s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (50.9%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.87132e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.305840s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (92.0%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.87133e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.158164s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (69.2%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.87126e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.186244s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (58.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15058(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.371    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.098597s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (81.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 835 feed throughs used by 446 nets
PHY-1001 : End commit to database; 1.837205s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (89.3%)

PHY-1001 : Current memory(MB): used = 1072, reserve = 1068, peak = 1072.
PHY-1001 : End phase 3; 12.641225s wall, 10.906250s user + 0.015625s system = 10.921875s CPU (86.4%)

PHY-1003 : Routed, final wirelength = 2.87126e+06
PHY-1001 : Current memory(MB): used = 1077, reserve = 1074, peak = 1077.
PHY-1001 : End export database. 0.129368s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (72.5%)

PHY-1001 : End detail routing;  49.163084s wall, 31.156250s user + 0.156250s system = 31.312500s CPU (63.7%)

RUN-1003 : finish command "route" in  54.332222s wall, 34.578125s user + 0.156250s system = 34.734375s CPU (63.9%)

RUN-1004 : used memory is 1005 MB, reserved memory is 1003 MB, peak memory is 1077 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15001   out of  19600   76.54%
#reg                     3093   out of  19600   15.78%
#le                     15283
  #lut only             12190   out of  15283   79.76%
  #reg only               282   out of  15283    1.85%
  #lut&reg               2811   out of  15283   18.39%
#dsp                        3   out of     29   10.34%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2116
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    241
#3        config_inst_syn_9                        GCLK               config             config_inst.jtck               206
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    203
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 73
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    40
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15283  |14415   |586     |3109    |23      |3       |
|  ISP                               |AHBISP                                      |8095   |7811    |202     |543     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7627   |7511    |76      |274     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1782   |1776    |6       |26      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1769   |1763    |6       |24      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1775   |1769    |6       |24      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |44     |38      |6       |28      |2       |0       |
|    u_demosaic                      |demosaic                                    |367    |211     |114     |204     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |123    |64      |34      |81      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |79     |42      |27      |51      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |139    |91      |45      |58      |0       |0       |
|    u_gamma                         |gamma                                       |7      |7       |0       |5       |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |7      |7       |0       |5       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |18     |18      |0       |16      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |12     |12      |0       |11      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |5      |5       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |7      |7       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |2      |0       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |33     |10      |0       |33      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |14     |14      |0       |8       |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |635    |529     |99      |317     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |293    |256     |34      |145     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |694    |507     |103     |342     |5       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |344    |203     |57      |219     |5       |0       |
|      rd_fifo_data                  |fifo_data                                   |143    |71      |21      |110     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |13     |7       |0       |13      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |36     |22      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |32     |19      |0       |32      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |97     |52      |12      |83      |3       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |22     |19      |0       |22      |3       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |20     |8       |0       |20      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |29     |13      |0       |29      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |350    |304     |46      |123     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |61     |49      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |72     |72      |0       |17      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |43     |39      |4       |26      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |104    |86      |18      |32      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |70     |58      |12      |27      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5005   |4946    |51      |1360    |0       |3       |
|  cw_top                            |CW_TOP_WRAPPER                              |759    |552     |131     |457     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |759    |552     |131     |457     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |337    |261     |0       |322     |0       |0       |
|        reg_inst                    |register                                    |337    |261     |0       |322     |0       |0       |
|      trigger_inst                  |trigger                                     |422    |291     |131     |135     |0       |0       |
|        bus_inst                    |bus_top                                     |206    |132     |74      |63      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |14     |8       |6       |6       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |98     |64      |34      |31      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |94     |60      |34      |26      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |122    |93      |29      |52      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13211  
    #2          2       7927   
    #3          3        868   
    #4          4        568   
    #5        5-10       814   
    #6        11-50      510   
    #7       51-100      26    
    #8       101-500     44    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.860531s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (110.0%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1005 MB, peak memory is 1077 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78786, tnet num: 15616, tinst num: 7870, tnode num: 90168, tedge num: 131361.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.201680s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (76.7%)

RUN-1004 : used memory is 1010 MB, reserved memory is 1008 MB, peak memory is 1077 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 94174abed14bda210c0741c48ff2b07496490a339b428d5a33e883645f2f1209 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7870
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24066, pip num: 187329
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 835
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3167 valid insts, and 492657 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111010010100101111011111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  28.850270s wall, 129.187500s user + 1.156250s system = 130.343750s CPU (451.8%)

RUN-1004 : used memory is 1107 MB, reserved memory is 1110 MB, peak memory is 1280 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240428_165313.log"
