@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO106 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|Found ROM .delname. (in view: work.seven_seg(verilog)) with 16 words by 7 bits.
@N: MO106 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|Found ROM .delname. (in view: work.seven_seg(verilog)) with 16 words by 7 bits.
@N: FX271 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Replicating instance uart_rx.state[0] (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Replicating instance uart_rx.state_nss_0_i[0] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX1016 :"c:\users\seba\documents\go_board\uart_complete\top.v":4:7:4:11|SB_GB_IO inserted on the port i_Clk.
@N: MT611 :|Automatically generated clock uart_tx|state_derived_clock[2] is not used and is being removed
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
