<profile>

<section name = "Vivado HLS Report for 'aesl_mux_load_4_4_x_s'" level="0">
<item name = "Date">Sat May  6 15:26:33 2017
</item>
<item name = "Version">2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)</item>
<item name = "Project">hls_minver_float</item>
<item name = "Solution">minver_4b_4x4</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100tcsg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.13, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 100</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, 4, -</column>
<specialColumn name="Available">270, 240, 126800, 63400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sel_tmp2_fu_119_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="sel_tmp4_fu_132_p2">icmp, 0, 0, 2, 2, 3</column>
<column name="sel_tmp_fu_106_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="ap_return">select, 0, 0, 32, 1, 32</column>
<column name="sel_tmp1_fu_111_p3">select, 0, 0, 32, 1, 32</column>
<column name="sel_tmp3_fu_124_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="tmp_64_reg_145">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, aesl_mux_load_4_4_x_s, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, aesl_mux_load_4_4_x_s, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, aesl_mux_load_4_4_x_s, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, aesl_mux_load_4_4_x_s, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, aesl_mux_load_4_4_x_s, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, aesl_mux_load_4_4_x_s, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, aesl_mux_load_4_4_x_s, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, aesl_mux_load_4_4_x_s, return value</column>
<column name="empty_7_Addr_A">out, 32, bram, empty_7, array</column>
<column name="empty_7_EN_A">out, 1, bram, empty_7, array</column>
<column name="empty_7_WEN_A">out, 4, bram, empty_7, array</column>
<column name="empty_7_Din_A">out, 32, bram, empty_7, array</column>
<column name="empty_7_Dout_A">in, 32, bram, empty_7, array</column>
<column name="empty_8_Addr_A">out, 32, bram, empty_8, array</column>
<column name="empty_8_EN_A">out, 1, bram, empty_8, array</column>
<column name="empty_8_WEN_A">out, 4, bram, empty_8, array</column>
<column name="empty_8_Din_A">out, 32, bram, empty_8, array</column>
<column name="empty_8_Dout_A">in, 32, bram, empty_8, array</column>
<column name="empty_9_Addr_A">out, 32, bram, empty_9, array</column>
<column name="empty_9_EN_A">out, 1, bram, empty_9, array</column>
<column name="empty_9_WEN_A">out, 4, bram, empty_9, array</column>
<column name="empty_9_Din_A">out, 32, bram, empty_9, array</column>
<column name="empty_9_Dout_A">in, 32, bram, empty_9, array</column>
<column name="empty_10_Addr_A">out, 32, bram, empty_10, array</column>
<column name="empty_10_EN_A">out, 1, bram, empty_10, array</column>
<column name="empty_10_WEN_A">out, 4, bram, empty_10, array</column>
<column name="empty_10_Din_A">out, 32, bram, empty_10, array</column>
<column name="empty_10_Dout_A">in, 32, bram, empty_10, array</column>
<column name="empty_11">in, 2, ap_none, empty_11, scalar</column>
<column name="empty">in, 32, ap_none, empty, scalar</column>
</table>
</item>
</section>
</profile>
