User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/ReadDynamicEnergy/SRAM/64KB/64KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 64KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read energy ...

=============
CONFIGURATION
=============
Bank Organization: 16 x 1
 - Row Activation   : 1 / 16
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 16 Rows x 512 Columns
Mux Level:
 - Senseamp Mux      : 16
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 204.186um x 239.464um = 48895.387um^2
 |--- Mat Area      = 12.762um x 239.464um = 3055.962um^2   (75.771%)
 |--- Subarray Area = 6.381um x 118.077um = 753.427um^2   (76.833%)
 - Area Efficiency = 75.771%
Timing:
 -  Read Latency = 703.001ps
 |--- H-Tree Latency = 4.743ps
 |--- Mat Latency    = 698.258ps
    |--- Predecoder Latency = 143.770ps
    |--- Subarray Latency   = 554.488ps
       |--- Row Decoder Latency = 381.490ps
       |--- Bitline Latency     = 120.580ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 48.430ps
       |--- Precharge Latency   = 51.551ps
 - Write Latency = 700.629ps
 |--- H-Tree Latency = 2.371ps
 |--- Mat Latency    = 698.258ps
    |--- Predecoder Latency = 143.770ps
    |--- Subarray Latency   = 554.488ps
       |--- Row Decoder Latency = 381.490ps
       |--- Charge Latency      = 14.345ps
 - Read Bandwidth  = 71.254GB/s
 - Write Bandwidth = 28.855GB/s
Power:
 -  Read Dynamic Energy = 4.751pJ
 |--- H-Tree Dynamic Energy = 2.494pJ
 |--- Mat Dynamic Energy    = 2.257pJ per mat
    |--- Predecoder Dynamic Energy = 0.061pJ
    |--- Subarray Dynamic Energy   = 0.549pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.052pJ
       |--- Mux Decoder Dynamic Energy = 0.120pJ
       |--- Senseamp Dynamic Energy    = 0.012pJ
       |--- Mux Dynamic Energy         = 0.017pJ
       |--- Precharge Dynamic Energy   = 0.202pJ
 - Write Dynamic Energy = 3.346pJ
 |--- H-Tree Dynamic Energy = 2.494pJ
 |--- Mat Dynamic Energy    = 0.852pJ per mat
    |--- Predecoder Dynamic Energy = 0.061pJ
    |--- Subarray Dynamic Energy   = 0.198pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.052pJ
       |--- Mux Decoder Dynamic Energy = 0.120pJ
       |--- Mux Dynamic Energy         = 0.017pJ
 - Leakage Power = 6.748uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 421.730nW per mat

Finished!
