Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed May 14 18:58:16 2025
| Host         : legolas running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clk_setup_wrapper_timing_summary_routed.rpt -pb clk_setup_wrapper_timing_summary_routed.pb -rpx clk_setup_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : clk_setup_wrapper
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.535        0.000                      0                   28        0.197        0.000                      0                   28        3.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
CLK                                      {0.000 5.000}        10.000          100.000         
  SYSCLK_clk_setup_clk_wiz_0_0           {0.000 5.536}        11.072          90.316          
  clkfbout_clk_setup_clk_wiz_0_0         {0.000 25.000}       50.000          20.000          
VIRTUAL_SYSCLK_clk_setup_clk_wiz_0_0     {0.000 10.172}       20.344          49.155          
VIRTUAL_clk_setup_i/CLK_MGR_0/inst/BCLK  {0.000 325.501}      651.003         1.536           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                                 3.000        0.000                       0                     1  
  SYSCLK_clk_setup_clk_wiz_0_0          8.535        0.000                      0                   28        0.197        0.000                      0                   28        5.036        0.000                       0                    30  
  clkfbout_clk_setup_clk_wiz_0_0                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                                                                                          
(none)                          SYSCLK_clk_setup_clk_wiz_0_0                                    
(none)                          clkfbout_clk_setup_clk_wiz_0_0                                  
(none)                                                          SYSCLK_clk_setup_clk_wiz_0_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_clk_setup_clk_wiz_0_0
  To Clock:  SYSCLK_clk_setup_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 clk_setup_i/PWM_output_0/inst/dsync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/PWM_output_0/inst/EN_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@11.072ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.761ns (30.487%)  route 1.735ns (69.513%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 10.161 - 11.072 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -0.465    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.433    -0.032 r  clk_setup_i/PWM_output_0/inst/dsync_reg[1]/Q
                         net (fo=1, routed)           0.695     0.663    clk_setup_i/PWM_output_0/inst/dsync[1]
    SLICE_X64Y46         LUT6 (Prop_lut6_I3_O)        0.105     0.768 r  clk_setup_i/PWM_output_0/inst/EN_i_3/O
                         net (fo=1, routed)           0.371     1.139    clk_setup_i/PWM_output_0/inst/EN_i_3_n_0
    SLICE_X64Y46         LUT5 (Prop_lut5_I0_O)        0.105     1.244 r  clk_setup_i/PWM_output_0/inst/EN_i_2/O
                         net (fo=1, routed)           0.669     1.913    clk_setup_i/PWM_output_0/inst/EN_i_2_n_0
    SLICE_X64Y45         LUT5 (Prop_lut5_I0_O)        0.118     2.031 r  clk_setup_i/PWM_output_0/inst/EN_i_1/O
                         net (fo=1, routed)           0.000     2.031    clk_setup_i/PWM_output_0/inst/EN_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  clk_setup_i/PWM_output_0/inst/EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                     11.072    11.072 r  
    N14                                               0.000    11.072 r  CLK (IN)
                         net (fo=0)                   0.000    11.072    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    12.454 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    13.457    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     7.396 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     8.753    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.830 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    10.161    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y45         FDRE                                         r  clk_setup_i/PWM_output_0/inst/EN_reg/C
                         clock pessimism              0.418    10.579    
                         clock uncertainty           -0.119    10.460    
    SLICE_X64Y45         FDRE (Setup_fdre_C_D)        0.106    10.566    clk_setup_i/PWM_output_0/inst/EN_reg
  -------------------------------------------------------------------
                         required time                         10.566    
                         arrival time                          -2.031    
  -------------------------------------------------------------------
                         slack                                  8.535    

Slack (MET) :             8.916ns  (required time - arrival time)
  Source:                 clk_setup_i/PWM_output_0/inst/DCLKD_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/PWM_output_0/inst/cntr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@11.072ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.560ns (30.604%)  route 1.270ns (69.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 10.161 - 11.072 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -0.465    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y45         FDRE                                         r  clk_setup_i/PWM_output_0/inst/DCLKD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.433    -0.032 r  clk_setup_i/PWM_output_0/inst/DCLKD_reg/Q
                         net (fo=8, routed)           0.724     0.691    clk_setup_i/PWM_output_0/inst/DCLKD
    SLICE_X64Y47         LUT3 (Prop_lut3_I1_O)        0.127     0.818 r  clk_setup_i/PWM_output_0/inst/cntr[0]_i_1/O
                         net (fo=1, routed)           0.546     1.364    clk_setup_i/PWM_output_0/inst/cntr[0]_i_1_n_0
    SLICE_X64Y47         FDCE                                         r  clk_setup_i/PWM_output_0/inst/cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                     11.072    11.072 r  
    N14                                               0.000    11.072 r  CLK (IN)
                         net (fo=0)                   0.000    11.072    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    12.454 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    13.457    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     7.396 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     8.753    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.830 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    10.161    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y47         FDCE                                         r  clk_setup_i/PWM_output_0/inst/cntr_reg[0]/C
                         clock pessimism              0.418    10.579    
                         clock uncertainty           -0.119    10.460    
    SLICE_X64Y47         FDCE (Setup_fdce_C_D)       -0.180    10.280    clk_setup_i/PWM_output_0/inst/cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.280    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  8.916    

Slack (MET) :             9.091ns  (required time - arrival time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/PWM_output_0/inst/dsync_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@11.072ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.549ns (36.105%)  route 0.972ns (63.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 10.161 - 11.072 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -0.465    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y48         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.433    -0.032 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/Q
                         net (fo=8, routed)           0.683     0.650    clk_setup_i/PWM_output_0/inst/DCLK
    SLICE_X64Y46         LUT3 (Prop_lut3_I2_O)        0.116     0.766 r  clk_setup_i/PWM_output_0/inst/dsync[4]_i_1/O
                         net (fo=5, routed)           0.289     1.055    clk_setup_i/PWM_output_0/inst/dsync0
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                     11.072    11.072 r  
    N14                                               0.000    11.072 r  CLK (IN)
                         net (fo=0)                   0.000    11.072    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    12.454 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    13.457    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     7.396 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     8.753    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.830 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    10.161    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[0]/C
                         clock pessimism              0.418    10.579    
                         clock uncertainty           -0.119    10.460    
    SLICE_X64Y46         FDRE (Setup_fdre_C_CE)      -0.314    10.146    clk_setup_i/PWM_output_0/inst/dsync_reg[0]
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  9.091    

Slack (MET) :             9.091ns  (required time - arrival time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/PWM_output_0/inst/dsync_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@11.072ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.549ns (36.105%)  route 0.972ns (63.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 10.161 - 11.072 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -0.465    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y48         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.433    -0.032 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/Q
                         net (fo=8, routed)           0.683     0.650    clk_setup_i/PWM_output_0/inst/DCLK
    SLICE_X64Y46         LUT3 (Prop_lut3_I2_O)        0.116     0.766 r  clk_setup_i/PWM_output_0/inst/dsync[4]_i_1/O
                         net (fo=5, routed)           0.289     1.055    clk_setup_i/PWM_output_0/inst/dsync0
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                     11.072    11.072 r  
    N14                                               0.000    11.072 r  CLK (IN)
                         net (fo=0)                   0.000    11.072    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    12.454 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    13.457    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     7.396 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     8.753    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.830 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    10.161    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[1]/C
                         clock pessimism              0.418    10.579    
                         clock uncertainty           -0.119    10.460    
    SLICE_X64Y46         FDRE (Setup_fdre_C_CE)      -0.314    10.146    clk_setup_i/PWM_output_0/inst/dsync_reg[1]
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  9.091    

Slack (MET) :             9.091ns  (required time - arrival time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/PWM_output_0/inst/dsync_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@11.072ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.549ns (36.105%)  route 0.972ns (63.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 10.161 - 11.072 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -0.465    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y48         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.433    -0.032 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/Q
                         net (fo=8, routed)           0.683     0.650    clk_setup_i/PWM_output_0/inst/DCLK
    SLICE_X64Y46         LUT3 (Prop_lut3_I2_O)        0.116     0.766 r  clk_setup_i/PWM_output_0/inst/dsync[4]_i_1/O
                         net (fo=5, routed)           0.289     1.055    clk_setup_i/PWM_output_0/inst/dsync0
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                     11.072    11.072 r  
    N14                                               0.000    11.072 r  CLK (IN)
                         net (fo=0)                   0.000    11.072    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    12.454 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    13.457    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     7.396 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     8.753    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.830 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    10.161    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[2]/C
                         clock pessimism              0.418    10.579    
                         clock uncertainty           -0.119    10.460    
    SLICE_X64Y46         FDRE (Setup_fdre_C_CE)      -0.314    10.146    clk_setup_i/PWM_output_0/inst/dsync_reg[2]
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  9.091    

Slack (MET) :             9.091ns  (required time - arrival time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/PWM_output_0/inst/dsync_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@11.072ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.549ns (36.105%)  route 0.972ns (63.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 10.161 - 11.072 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -0.465    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y48         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.433    -0.032 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/Q
                         net (fo=8, routed)           0.683     0.650    clk_setup_i/PWM_output_0/inst/DCLK
    SLICE_X64Y46         LUT3 (Prop_lut3_I2_O)        0.116     0.766 r  clk_setup_i/PWM_output_0/inst/dsync[4]_i_1/O
                         net (fo=5, routed)           0.289     1.055    clk_setup_i/PWM_output_0/inst/dsync0
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                     11.072    11.072 r  
    N14                                               0.000    11.072 r  CLK (IN)
                         net (fo=0)                   0.000    11.072    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    12.454 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    13.457    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     7.396 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     8.753    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.830 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    10.161    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[3]/C
                         clock pessimism              0.418    10.579    
                         clock uncertainty           -0.119    10.460    
    SLICE_X64Y46         FDRE (Setup_fdre_C_CE)      -0.314    10.146    clk_setup_i/PWM_output_0/inst/dsync_reg[3]
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  9.091    

Slack (MET) :             9.091ns  (required time - arrival time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/PWM_output_0/inst/dsync_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@11.072ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.549ns (36.105%)  route 0.972ns (63.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 10.161 - 11.072 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -0.465    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y48         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.433    -0.032 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/Q
                         net (fo=8, routed)           0.683     0.650    clk_setup_i/PWM_output_0/inst/DCLK
    SLICE_X64Y46         LUT3 (Prop_lut3_I2_O)        0.116     0.766 r  clk_setup_i/PWM_output_0/inst/dsync[4]_i_1/O
                         net (fo=5, routed)           0.289     1.055    clk_setup_i/PWM_output_0/inst/dsync0
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                     11.072    11.072 r  
    N14                                               0.000    11.072 r  CLK (IN)
                         net (fo=0)                   0.000    11.072    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    12.454 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    13.457    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     7.396 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     8.753    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.830 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    10.161    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[4]/C
                         clock pessimism              0.418    10.579    
                         clock uncertainty           -0.119    10.460    
    SLICE_X64Y46         FDRE (Setup_fdre_C_CE)      -0.314    10.146    clk_setup_i/PWM_output_0/inst/dsync_reg[4]
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  9.091    

Slack (MET) :             9.168ns  (required time - arrival time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@11.072ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 1.304ns (71.788%)  route 0.512ns (28.212%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 10.161 - 11.072 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -0.465    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y45         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.379    -0.086 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[1]/Q
                         net (fo=1, routed)           0.512     0.426    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.988 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.086 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.086    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.351 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.351    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[8]_i_1_n_6
    SLICE_X65Y47         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                     11.072    11.072 r  
    N14                                               0.000    11.072 r  CLK (IN)
                         net (fo=0)                   0.000    11.072    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    12.454 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    13.457    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     7.396 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     8.753    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.830 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    10.161    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y47         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[9]/C
                         clock pessimism              0.418    10.579    
                         clock uncertainty           -0.119    10.460    
    SLICE_X65Y47         FDCE (Setup_fdce_C_D)        0.059    10.519    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         10.519    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  9.168    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@11.072ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 1.239ns (70.741%)  route 0.512ns (29.259%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 10.161 - 11.072 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -0.465    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y45         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.379    -0.086 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[1]/Q
                         net (fo=1, routed)           0.512     0.426    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.988 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.086 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.086    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.286 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.286    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[8]_i_1_n_5
    SLICE_X65Y47         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                     11.072    11.072 r  
    N14                                               0.000    11.072 r  CLK (IN)
                         net (fo=0)                   0.000    11.072    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    12.454 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    13.457    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     7.396 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     8.753    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.830 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    10.161    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y47         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[10]/C
                         clock pessimism              0.418    10.579    
                         clock uncertainty           -0.119    10.460    
    SLICE_X65Y47         FDCE (Setup_fdce_C_D)        0.059    10.519    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         10.519    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  9.233    

Slack (MET) :             9.252ns  (required time - arrival time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@11.072ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 1.220ns (70.420%)  route 0.512ns (29.580%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 10.161 - 11.072 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -0.465    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y45         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.379    -0.086 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[1]/Q
                         net (fo=1, routed)           0.512     0.426    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg_n_0_[1]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     0.988 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.988    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[0]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.086 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.086    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.267 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.267    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[8]_i_1_n_7
    SLICE_X65Y47         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                     11.072    11.072 r  
    N14                                               0.000    11.072 r  CLK (IN)
                         net (fo=0)                   0.000    11.072    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381    12.454 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    13.457    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     7.396 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     8.753    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.830 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    10.161    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y47         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[8]/C
                         clock pessimism              0.418    10.579    
                         clock uncertainty           -0.119    10.460    
    SLICE_X65Y47         FDCE (Setup_fdce_C_D)        0.059    10.519    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         10.519    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  9.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.785%)  route 0.147ns (44.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.596    -0.528    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y47         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[9]/Q
                         net (fo=2, routed)           0.147    -0.239    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg_n_0_[9]
    SLICE_X64Y48         LUT3 (Prop_lut3_I2_O)        0.045    -0.194 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_i_1/O
                         net (fo=1, routed)           0.000    -0.194    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L0
    SLICE_X64Y48         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.867    -0.764    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y48         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
                         clock pessimism              0.252    -0.512    
    SLICE_X64Y48         FDRE (Hold_fdre_C_D)         0.120    -0.392    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 clk_setup_i/PWM_output_0/inst/cntr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/PWM_output_0/inst/cntr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.647%)  route 0.141ns (40.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.596    -0.528    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y47         FDCE                                         r  clk_setup_i/PWM_output_0/inst/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  clk_setup_i/PWM_output_0/inst/cntr_reg[1]/Q
                         net (fo=5, routed)           0.141    -0.222    clk_setup_i/PWM_output_0/inst/cntr_reg[1]
    SLICE_X64Y47         LUT6 (Prop_lut6_I3_O)        0.045    -0.177 r  clk_setup_i/PWM_output_0/inst/cntr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    clk_setup_i/PWM_output_0/inst/cntr[3]_i_1_n_0
    SLICE_X64Y47         FDCE                                         r  clk_setup_i/PWM_output_0/inst/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.867    -0.764    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y47         FDCE                                         r  clk_setup_i/PWM_output_0/inst/cntr_reg[3]/C
                         clock pessimism              0.236    -0.528    
    SLICE_X64Y47         FDCE (Hold_fdce_C_D)         0.121    -0.407    clk_setup_i/PWM_output_0/inst/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clk_setup_i/PWM_output_0/inst/DCLKD_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/PWM_output_0/inst/EN_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.326%)  route 0.174ns (45.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.595    -0.529    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y45         FDRE                                         r  clk_setup_i/PWM_output_0/inst/DCLKD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  clk_setup_i/PWM_output_0/inst/DCLKD_reg/Q
                         net (fo=8, routed)           0.174    -0.191    clk_setup_i/PWM_output_0/inst/DCLKD
    SLICE_X64Y45         LUT5 (Prop_lut5_I2_O)        0.043    -0.148 r  clk_setup_i/PWM_output_0/inst/EN_i_1/O
                         net (fo=1, routed)           0.000    -0.148    clk_setup_i/PWM_output_0/inst/EN_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  clk_setup_i/PWM_output_0/inst/EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y45         FDRE                                         r  clk_setup_i/PWM_output_0/inst/EN_reg/C
                         clock pessimism              0.236    -0.529    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.131    -0.398    clk_setup_i/PWM_output_0/inst/EN_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.595    -0.529    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y45         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.281    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg_n_0_[3]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.173    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[0]_i_1_n_4
    SLICE_X65Y45         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y45         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[3]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X65Y45         FDCE (Hold_fdce_C_D)         0.105    -0.424    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.595    -0.529    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y46         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[7]/Q
                         net (fo=1, routed)           0.107    -0.281    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg_n_0_[7]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.173    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]_i_1_n_4
    SLICE_X65Y46         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y46         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[7]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X65Y46         FDCE (Hold_fdce_C_D)         0.105    -0.424    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.595    -0.529    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y45         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[2]/Q
                         net (fo=1, routed)           0.107    -0.281    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg_n_0_[2]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.170 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.170    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[0]_i_1_n_5
    SLICE_X65Y45         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y45         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[2]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X65Y45         FDCE (Hold_fdce_C_D)         0.105    -0.424    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.256ns (71.197%)  route 0.104ns (28.803%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.595    -0.529    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y46         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]/Q
                         net (fo=1, routed)           0.104    -0.284    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg_n_0_[4]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.169 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.169    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]_i_1_n_7
    SLICE_X65Y46         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y46         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X65Y46         FDCE (Hold_fdce_C_D)         0.105    -0.424    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.947%)  route 0.195ns (58.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.596    -0.528    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y47         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[10]/Q
                         net (fo=4, routed)           0.195    -0.192    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/p_0_in3_in
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C
                         clock pessimism              0.252    -0.513    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.063    -0.450    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.802%)  route 0.188ns (57.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.595    -0.529    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y46         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[5]/Q
                         net (fo=3, routed)           0.188    -0.199    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg_n_0_[5]
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/C
                         clock pessimism              0.252    -0.513    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.052    -0.461    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_setup_i/PWM_output_0/inst/DCLKD_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/PWM_output_0/inst/DCLKD_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             SYSCLK_clk_setup_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns - SYSCLK_clk_setup_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.595    -0.529    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y45         FDRE                                         r  clk_setup_i/PWM_output_0/inst/DCLKD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  clk_setup_i/PWM_output_0/inst/DCLKD_reg/Q
                         net (fo=8, routed)           0.174    -0.191    clk_setup_i/PWM_output_0/inst/DCLKD
    SLICE_X64Y45         LUT3 (Prop_lut3_I2_O)        0.045    -0.146 r  clk_setup_i/PWM_output_0/inst/DCLKD_i_1/O
                         net (fo=1, routed)           0.000    -0.146    clk_setup_i/PWM_output_0/inst/DCLKD_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  clk_setup_i/PWM_output_0/inst/DCLKD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y45         FDRE                                         r  clk_setup_i/PWM_output_0/inst/DCLKD_reg/C
                         clock pessimism              0.236    -0.529    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.120    -0.409    clk_setup_i/PWM_output_0/inst/DCLKD_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_clk_setup_clk_wiz_0_0
Waveform(ns):       { 0.000 5.536 }
Period(ns):         11.072
Sources:            { clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         11.072      9.480      BUFGCTRL_X0Y0    clk_setup_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.072      9.823      MMCME2_ADV_X0Y0  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.072      10.072     SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.072      10.072     SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         11.072      10.072     SLICE_X64Y48     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.072      10.072     SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.072      10.072     SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         11.072      10.072     SLICE_X65Y45     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.072      10.072     SLICE_X65Y47     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.072      10.072     SLICE_X65Y45     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.072      202.288    MMCME2_ADV_X0Y0  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y48     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y48     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y48     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y48     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.536       5.036      SLICE_X64Y43     clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_setup_clk_wiz_0_0
  To Clock:  clkfbout_clk_setup_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_setup_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y1    clk_setup_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 1.546ns (25.313%)  route 4.561ns (74.687%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/control/RST
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.709 r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L[15]_i_1/O
                         net (fo=5, routed)           0.398     6.107    clk_setup_i/I2S_interconnect_0/inst/control/DO_L0
    SLICE_X65Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 1.546ns (25.313%)  route 4.561ns (74.687%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/control/RST
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.709 r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L[15]_i_1/O
                         net (fo=5, routed)           0.398     6.107    clk_setup_i/I2S_interconnect_0/inst/control/DO_L0
    SLICE_X65Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 1.546ns (25.313%)  route 4.561ns (74.687%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/control/RST
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.709 r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L[15]_i_1/O
                         net (fo=5, routed)           0.398     6.107    clk_setup_i/I2S_interconnect_0/inst/control/DO_L0
    SLICE_X65Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 1.546ns (25.313%)  route 4.561ns (74.687%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/control/RST
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.709 r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L[15]_i_1/O
                         net (fo=5, routed)           0.398     6.107    clk_setup_i/I2S_interconnect_0/inst/control/DO_L0
    SLICE_X65Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 1.546ns (25.313%)  route 4.561ns (74.687%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/control/RST
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.709 r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L[15]_i_1/O
                         net (fo=5, routed)           0.398     6.107    clk_setup_i/I2S_interconnect_0/inst/control/DO_L0
    SLICE_X65Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.546ns  (logic 1.546ns (27.875%)  route 4.000ns (72.125%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.000     5.441    clk_setup_i/I2S_interconnect_0/inst/control/RST
    SLICE_X64Y44         LUT6 (Prop_lut6_I1_O)        0.105     5.546 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp[14]_i_1/O
                         net (fo=1, routed)           0.000     5.546    clk_setup_i/I2S_interconnect_0/inst/control/d_temp[14]_i_1_n_0
    SLICE_X64Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.480ns  (logic 1.546ns (28.210%)  route 3.934ns (71.790%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          3.934     5.375    clk_setup_i/I2S_interconnect_0/inst/control/RST
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.105     5.480 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp[13]_i_1/O
                         net (fo=1, routed)           0.000     5.480    clk_setup_i/I2S_interconnect_0/inst/control/d_temp[13]_i_1_n_0
    SLICE_X62Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/wsd_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.357ns  (logic 1.546ns (28.859%)  route 3.811ns (71.141%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          3.811     5.252    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.105     5.357 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/wsd_i_1/O
                         net (fo=1, routed)           0.000     5.357    clk_setup_i/I2S_interconnect_0/inst/control/wsd_reg_0
    SLICE_X64Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/wsd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.334ns  (logic 1.546ns (28.984%)  route 3.788ns (71.016%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          3.788     5.229    clk_setup_i/I2S_interconnect_0/inst/control/RST
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.105     5.334 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp[11]_i_1/O
                         net (fo=1, routed)           0.000     5.334    clk_setup_i/I2S_interconnect_0/inst/control/d_temp[11]_i_1_n_0
    SLICE_X62Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.180ns  (logic 1.546ns (29.841%)  route 3.634ns (70.159%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          3.634     5.075    clk_setup_i/I2S_interconnect_0/inst/control/RST
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.105     5.180 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp[15]_i_1/O
                         net (fo=1, routed)           0.000     5.180    clk_setup_i/I2S_interconnect_0/inst/control/d_temp[15]_i_1_n_0
    SLICE_X62Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.687%)  route 0.108ns (43.313%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[11]/C
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[11]/Q
                         net (fo=2, routed)           0.108     0.249    clk_setup_i/I2S_interconnect_0/inst/control/d_temp[11]
    SLICE_X65Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.591%)  route 0.113ns (44.409%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[13]/C
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[13]/Q
                         net (fo=2, routed)           0.113     0.254    clk_setup_i/I2S_interconnect_0/inst/control/d_temp[13]
    SLICE_X65Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.224%)  route 0.114ns (44.776%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[12]/C
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[12]/Q
                         net (fo=2, routed)           0.114     0.255    clk_setup_i/I2S_interconnect_0/inst/control/d_temp[12]
    SLICE_X65Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.414%)  route 0.169ns (54.586%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[15]/C
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[15]/Q
                         net (fo=2, routed)           0.169     0.310    clk_setup_i/I2S_interconnect_0/inst/control/d_temp[15]
    SLICE_X65Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.164ns (48.018%)  route 0.178ns (51.982%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[14]/C
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[14]/Q
                         net (fo=2, routed)           0.178     0.342    clk_setup_i/I2S_interconnect_0/inst/control/d_temp[14]
    SLICE_X65Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.991%)  route 0.172ns (48.009%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[11]/C
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[11]/Q
                         net (fo=2, routed)           0.172     0.313    clk_setup_i/I2S_interconnect_0/inst/control/d_temp[11]
    SLICE_X62Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp[11]_i_1/O
                         net (fo=1, routed)           0.000     0.358    clk_setup_i/I2S_interconnect_0/inst/control/d_temp[11]_i_1_n_0
    SLICE_X62Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.929%)  route 0.172ns (48.071%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDSE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[2]/C
    SLICE_X63Y44         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[2]/Q
                         net (fo=7, routed)           0.172     0.313    clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[2]
    SLICE_X64Y44         LUT6 (Prop_lut6_I4_O)        0.045     0.358 r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp[14]_i_1/O
                         net (fo=1, routed)           0.000     0.358    clk_setup_i/I2S_interconnect_0/inst/control/d_temp[14]_i_1_n_0
    SLICE_X64Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/d_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDSE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[0]/C
    SLICE_X63Y44         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[0]/Q
                         net (fo=8, routed)           0.177     0.318    clk_setup_i/I2S_interconnect_0/inst/control/Q[0]
    SLICE_X63Y44         LUT3 (Prop_lut3_I1_O)        0.042     0.360 r  clk_setup_i/I2S_interconnect_0/inst/control/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.360    clk_setup_i/I2S_interconnect_0/inst/control/cnt[1]_i_1_n_0
    SLICE_X63Y44         FDSE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.172%)  route 0.177ns (48.828%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDSE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[0]/C
    SLICE_X63Y44         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[0]/Q
                         net (fo=8, routed)           0.177     0.318    clk_setup_i/I2S_interconnect_0/inst/control/Q[0]
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.363 r  clk_setup_i/I2S_interconnect_0/inst/control/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.363    clk_setup_i/I2S_interconnect_0/inst/control/cnt[0]_i_1_n_0
    SLICE_X63Y44         FDSE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.184ns (50.622%)  route 0.179ns (49.378%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDSE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[0]/C
    SLICE_X63Y44         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[0]/Q
                         net (fo=8, routed)           0.179     0.320    clk_setup_i/I2S_interconnect_0/inst/control/Q[0]
    SLICE_X63Y44         LUT5 (Prop_lut5_I2_O)        0.043     0.363 r  clk_setup_i/I2S_interconnect_0/inst/control/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.363    clk_setup_i/I2S_interconnect_0/inst/control/cnt[3]_i_1_n_0
    SLICE_X63Y44         FDSE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SYSCLK_clk_setup_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_setup_i/PWM_output_0/inst/EN_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            EN_L
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.206ns  (logic 3.809ns (73.167%)  route 1.397ns (26.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.441    -0.465    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y45         FDRE                                         r  clk_setup_i/PWM_output_0/inst/EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.398    -0.067 r  clk_setup_i/PWM_output_0/inst/EN_reg/Q
                         net (fo=2, routed)           1.397     1.330    EN_L_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.411     4.741 r  EN_L_OBUF_inst/O
                         net (fo=0)                   0.000     4.741    EN_L
    M2                                                                r  EN_L (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            WS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.187ns  (logic 3.715ns (71.620%)  route 1.472ns (28.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.440    -0.466    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.433    -0.033 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg_lopt_replica/Q
                         net (fo=1, routed)           1.472     1.439    lopt_1
    N1                   OBUF (Prop_obuf_I_O)         3.282     4.721 r  WS_OBUF_inst/O
                         net (fo=0)                   0.000     4.721    WS
    N1                                                                r  WS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            BCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.068ns  (logic 3.702ns (73.041%)  route 1.366ns (26.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.440    -0.466    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.433    -0.033 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/Q
                         net (fo=1, routed)           1.366     1.333    lopt
    N3                   OBUF (Prop_obuf_I_O)         3.269     4.601 r  BCK_OBUF_inst/O
                         net (fo=0)                   0.000     4.601    BCK
    N3                                                                r  BCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/wsd_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.074ns  (logic 0.538ns (50.086%)  route 0.536ns (49.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.440    -0.466    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.433    -0.033 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/Q
                         net (fo=2, routed)           0.536     0.503    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.105     0.608 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/wsd_i_1/O
                         net (fo=1, routed)           0.000     0.608    clk_setup_i/I2S_interconnect_0/inst/control/wsd_reg_0
    SLICE_X64Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/wsd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/wsp_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.018ns  (logic 0.538ns (52.841%)  route 0.480ns (47.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.412 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.987    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.906 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.440    -0.466    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.433    -0.033 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/Q
                         net (fo=2, routed)           0.480     0.447    clk_setup_i/I2S_interconnect_0/inst/control/WS
    SLICE_X64Y44         LUT4 (Prop_lut4_I0_O)        0.105     0.552 r  clk_setup_i/I2S_interconnect_0/inst/control/wsp_i_1/O
                         net (fo=1, routed)           0.000     0.552    clk_setup_i/I2S_interconnect_0/inst/control/wsp_i_1_n_0
    SLICE_X64Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/wsp_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/wsp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.209ns (50.587%)  route 0.204ns (49.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.595    -0.529    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/Q
                         net (fo=2, routed)           0.204    -0.161    clk_setup_i/I2S_interconnect_0/inst/control/WS
    SLICE_X64Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.116 r  clk_setup_i/I2S_interconnect_0/inst/control/wsp_i_1/O
                         net (fo=1, routed)           0.000    -0.116    clk_setup_i/I2S_interconnect_0/inst/control/wsp_i_1_n_0
    SLICE_X64Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/wsp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            clk_setup_i/I2S_interconnect_0/inst/control/wsd_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.209ns (47.919%)  route 0.227ns (52.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.595    -0.529    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/Q
                         net (fo=2, routed)           0.227    -0.138    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.045    -0.093 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/wsd_i_1/O
                         net (fo=1, routed)           0.000    -0.093    clk_setup_i/I2S_interconnect_0/inst/control/wsd_reg_0
    SLICE_X64Y44         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/control/wsd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            BCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.388ns (80.827%)  route 0.329ns (19.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.595    -0.529    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/Q
                         net (fo=1, routed)           0.329    -0.036    lopt
    N3                   OBUF (Prop_obuf_I_O)         1.224     1.188 r  BCK_OBUF_inst/O
                         net (fo=0)                   0.000     1.188    BCK
    N3                                                                r  BCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/PWM_output_0/inst/EN_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            EN_L
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.440ns (81.269%)  route 0.332ns (18.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.595    -0.529    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y45         FDRE                                         r  clk_setup_i/PWM_output_0/inst/EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  clk_setup_i/PWM_output_0/inst/EN_reg/Q
                         net (fo=2, routed)           0.332    -0.049    EN_L_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.292     1.243 r  EN_L_OBUF_inst/O
                         net (fo=0)                   0.000     1.243    EN_L
    M2                                                                r  EN_L (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            WS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.401ns (78.574%)  route 0.382ns (21.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.595    -0.529    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg_lopt_replica/Q
                         net (fo=1, routed)           0.382     0.017    lopt_1
    N1                   OBUF (Prop_obuf_I_O)         1.237     1.254 r  WS_OBUF_inst/O
                         net (fo=0)                   0.000     1.254    WS
    N1                                                                r  WS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_setup_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_setup_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.081ns (2.799%)  route 2.812ns (97.201%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_setup_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    N14                                               0.000    25.000 f  CLK (IN)
                         net (fo=0)                   0.000    25.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.448    26.448 f  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.513    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.924    21.588 f  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.425    23.013    clk_setup_i/clk_wiz_0/inst/clkfbout_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.094 f  clk_setup_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.388    24.482    clk_setup_i/clk_wiz_0/inst/clkfbout_buf_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_setup_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.718ns  (logic 0.077ns (2.833%)  route 2.641ns (97.167%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.385    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.061    -3.676 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.357    -2.319    clk_setup_i/clk_wiz_0/inst/clkfbout_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.242 r  clk_setup_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.284    -0.958    clk_setup_i/clk_wiz_0/inst/clkfbout_buf_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SYSCLK_clk_setup_clk_wiz_0_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[10]/CLR
                            (recovery check against rising-edge clock SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 1.563ns (24.011%)  route 4.946ns (75.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.122     5.726 f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div[0]_i_2/O
                         net (fo=11, routed)          0.783     6.509    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/clear
    SLICE_X65Y47         FDCE                                         f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.385    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -3.676 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.319    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.242 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    -0.911    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y47         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[8]/CLR
                            (recovery check against rising-edge clock SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 1.563ns (24.011%)  route 4.946ns (75.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.122     5.726 f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div[0]_i_2/O
                         net (fo=11, routed)          0.783     6.509    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/clear
    SLICE_X65Y47         FDCE                                         f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.385    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -3.676 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.319    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.242 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    -0.911    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y47         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[9]/CLR
                            (recovery check against rising-edge clock SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 1.563ns (24.011%)  route 4.946ns (75.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.122     5.726 f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div[0]_i_2/O
                         net (fo=11, routed)          0.783     6.509    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/clear
    SLICE_X65Y47         FDCE                                         f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.385    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -3.676 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.319    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.242 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    -0.911    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y47         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]/CLR
                            (recovery check against rising-edge clock SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.563ns (24.961%)  route 4.698ns (75.039%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.122     5.726 f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div[0]_i_2/O
                         net (fo=11, routed)          0.535     6.261    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/clear
    SLICE_X65Y46         FDCE                                         f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.385    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -3.676 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.319    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.242 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    -0.911    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y46         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[5]/CLR
                            (recovery check against rising-edge clock SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.563ns (24.961%)  route 4.698ns (75.039%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.122     5.726 f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div[0]_i_2/O
                         net (fo=11, routed)          0.535     6.261    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/clear
    SLICE_X65Y46         FDCE                                         f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.385    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -3.676 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.319    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.242 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    -0.911    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y46         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[6]/CLR
                            (recovery check against rising-edge clock SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.563ns (24.961%)  route 4.698ns (75.039%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.122     5.726 f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div[0]_i_2/O
                         net (fo=11, routed)          0.535     6.261    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/clear
    SLICE_X65Y46         FDCE                                         f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.385    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -3.676 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.319    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.242 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    -0.911    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y46         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[7]/CLR
                            (recovery check against rising-edge clock SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.563ns (24.961%)  route 4.698ns (75.039%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.122     5.726 f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div[0]_i_2/O
                         net (fo=11, routed)          0.535     6.261    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/clear
    SLICE_X65Y46         FDCE                                         f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.385    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -3.676 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.319    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.242 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    -0.911    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y46         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[0]/CLR
                            (recovery check against rising-edge clock SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.141ns  (logic 1.563ns (25.449%)  route 4.578ns (74.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.122     5.726 f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div[0]_i_2/O
                         net (fo=11, routed)          0.415     6.141    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/clear
    SLICE_X65Y45         FDCE                                         f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.385    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -3.676 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.319    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.242 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    -0.911    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y45         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[1]/CLR
                            (recovery check against rising-edge clock SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.141ns  (logic 1.563ns (25.449%)  route 4.578ns (74.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.122     5.726 f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div[0]_i_2/O
                         net (fo=11, routed)          0.415     6.141    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/clear
    SLICE_X65Y45         FDCE                                         f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.385    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -3.676 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.319    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.242 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    -0.911    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y45         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[2]/CLR
                            (recovery check against rising-edge clock SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.141ns  (logic 1.563ns (25.449%)  route 4.578ns (74.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=23, routed)          4.163     5.604    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.122     5.726 f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div[0]_i_2/O
                         net (fo=11, routed)          0.415     6.141    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/clear
    SLICE_X65Y45         FDCE                                         f  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.385    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -3.676 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.319    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.242 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.331    -0.911    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X65Y45         FDCE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/sclk_div_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_setup_i/PWM_output_0/inst/dsync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[12]/C
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[12]/Q
                         net (fo=1, routed)           0.115     0.256    clk_setup_i/PWM_output_0/inst/DIN[1]
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[1]/C

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_setup_i/PWM_output_0/inst/dsync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[14]/C
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[14]/Q
                         net (fo=1, routed)           0.115     0.256    clk_setup_i/PWM_output_0/inst/DIN[3]
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[3]/C

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_setup_i/PWM_output_0/inst/dsync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.035%)  route 0.165ns (53.965%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[11]/C
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[11]/Q
                         net (fo=1, routed)           0.165     0.306    clk_setup_i/PWM_output_0/inst/DIN[0]
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[0]/C

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_setup_i/PWM_output_0/inst/dsync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.035%)  route 0.165ns (53.965%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[13]/C
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[13]/Q
                         net (fo=1, routed)           0.165     0.306    clk_setup_i/PWM_output_0/inst/DIN[2]
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[2]/C

Slack:                    inf
  Source:                 clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_setup_i/PWM_output_0/inst/dsync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.227ns (65.975%)  route 0.117ns (34.025%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE                         0.000     0.000 r  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[15]/C
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  clk_setup_i/I2S_interconnect_0/inst/control/DO_L_reg[15]/Q
                         net (fo=1, routed)           0.117     0.245    clk_setup_i/PWM_output_0/inst/DIN[4]
    SLICE_X64Y46         LUT1 (Prop_lut1_I0_O)        0.099     0.344 r  clk_setup_i/PWM_output_0/inst/dsync[4]_i_2/O
                         net (fo=1, routed)           0.000     0.344    clk_setup_i/PWM_output_0/inst/p_0_in[4]
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/PWM_output_0/inst/SCLK
    SLICE_X64Y46         FDRE                                         r  clk_setup_i/PWM_output_0/inst/dsync_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.196ns  (logic 0.277ns (12.630%)  route 1.919ns (87.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  RST_IBUF_inst/O
                         net (fo=23, routed)          1.919     2.196    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.196ns  (logic 0.277ns (12.630%)  route 1.919ns (87.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  RST_IBUF_inst/O
                         net (fo=23, routed)          1.919     2.196    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/BCLK_reg_lopt_replica/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.196ns  (logic 0.277ns (12.630%)  route 1.919ns (87.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  RST_IBUF_inst/O
                         net (fo=23, routed)          1.919     2.196    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.196ns  (logic 0.277ns (12.630%)  route 1.919ns (87.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  RST_IBUF_inst/O
                         net (fo=23, routed)          1.919     2.196    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.866    -0.765    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y43         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/WS_reg_lopt_replica/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_clk_setup_clk_wiz_0_0  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.304ns  (logic 0.277ns (12.041%)  route 2.026ns (87.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  RST_IBUF_inst/O
                         net (fo=23, routed)          2.026     2.304    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/RST
    SLICE_X64Y48         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_clk_setup_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_setup_i/clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_setup_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_setup_i/clk_wiz_0/inst/clk_in1_clk_setup_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clk_setup_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clk_setup_i/clk_wiz_0/inst/SYSCLK_clk_setup_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_setup_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.867    -0.764    clk_setup_i/I2S_interconnect_0/inst/clk_mgr/CLK
    SLICE_X64Y48         FDRE                                         r  clk_setup_i/I2S_interconnect_0/inst/clk_mgr/FSYNC_L_reg/C





