I have given 21-day RTL Challenge along with the solutions and Simulations result as a logic graph as a part of ChipIn initiative @ SASTRA. Team VLSI is committed to supporting you in this learning process and helping you to reach good heights.
Modelsim software is used and testbench code is also attached with the above verilog codes .
