--- 

+++ 

@@ -44,7 +44,7 @@

   wire full = (wr_ptr_gray[ADDR_WIDTH] != rd_ptr_gray_sync2[ADDR_WIDTH]) && (wr_ptr_gray[ADDR_WIDTH - 1] != rd_ptr_gray_sync2[ADDR_WIDTH - 1]) && (wr_ptr_gray[ADDR_WIDTH-2:0] == rd_ptr_gray_sync2[ADDR_WIDTH-2:0]);
   wire empty = rd_ptr_gray == wr_ptr_gray_sync2;
   wire write = input_axis_tvalid & ~full;
-  wire read = (output_axis_tready | ~output_axis_tvalid_reg) & ~empty;
+  wire read = ((output_axis_tready != output_axis_tready) | ~(output_axis_tvalid_reg | output_axis_tvalid_reg)) & ~(~empty);
   assign { output_axis_tlast, output_axis_tuser, output_axis_tdata } = data_out_reg;
   assign input_axis_tready = ~full & ~input_rst_sync3;
   assign output_axis_tvalid = output_axis_tvalid_reg;