INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab2/lab2.srcs/sources_1/new/lab2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab2/lab2.srcs/sources_1/new/lab2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab2/lab2.srcs/sim_1/imports/Downloads/lab2_2_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/anny/Nthu_10601/HardwareDesign/lab2/lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
