<module name="NSS_0_CFG_CPPIDMA0_CONFIG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CDMA_REVISION_REG" acronym="CDMA_REVISION_REG" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x4E5AA900" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="CDMA_PERF_CONTROL_REG" acronym="CDMA_PERF_CONTROL_REG" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WARB_FIFO_DEPTH" width="6" begin="21" end="16" resetval="0x20" description="This field sets the depth of the write arbitration FIFO which stores write transaction information between the command arbiter and write data arbiters in the Bus Interface Unit. This value can be set to a range of 1 to 32. Setting this field to smaller values will cause prevent the CDMAHP from having an excess of write transactions outstanding whose data is still waiting to be transferred. System performance can suffer if write commands are allowed to be issued long before the corresponding write data will be transferred. This field allows the command count to be optimized based on system dynamics." range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_CNT" width="16" begin="15" end="0" resetval="0x0" description="This field sets the timeout duration in clock cycles. This field controls the minimum amount of time that an Rx channel will be required to wait when it encounters a buffer starvation condition and the Rx error handling bit is set to 1 (packet is to be preserved - no discard). If the Rx error handling bit in the flow table is cleared, this field will have no effect on the Rx operation. When this field is set to 0, the Rx engine will not force an Rx channel to wait after encountering a starvation event (the feature is disabled). When this field is set to a value other than 0, the Rx engine will force any channel whose associated flow had the Rx error handling bit asserted and which encounters starvation to wait for at least the specified # of clock cycles before coming into context again to retry the access to the QM. This is intended to control potentially debilitating effects on the QM performance that can becaused by the CDMAHP modules continually polling the QM. The exact # of clock cycles between QM access attempts is not important and will not be exact. The only guarantee is that the # of cycles waited will be at least as large as the TIMEOUT_CNT." range="" rwaccess="RW"/>
  </register>
  <register id="CDMA_EMULATION_CONTROL_REG" acronym="CDMA_EMULATION_CONTROL_REG" offset="0x8" width="32" description="">
    <bitfield id="LOOPBACK_EN" width="1" begin="31" end="31" resetval="0x1" description="Streaming Interface loopback enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="29" begin="30" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOFT" width="1" begin="1" end="1" resetval="0x0" description="Soft" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Free" range="" rwaccess="RW"/>
  </register>
  <register id="CDMA_QM_BASE_ADDRESS_REG_0" acronym="CDMA_QM_BASE_ADDRESS_REG_0" offset="0xA" width="32" description="">
    <bitfield id="QMI_BASE" width="32" begin="31" end="0" resetval="0x0" description="Provides a programmable pointer to the base address of the queues region for this instance of the Queue Manager" range="" rwaccess="RW"/>
  </register>
  <register id="CDMA_PRIORITY_CONTROL_REG" acronym="CDMA_PRIORITY_CONTROL_REG" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_PRIORITY" width="3" begin="18" end="16" resetval="0x0" description="Rx priority: This field contains the 3-bit value which will be output on the mem_cpriority and mem_cepriority outputs during all Rx transactions." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_PRIORITY" width="3" begin="2" end="0" resetval="0x0" description="Tx priority: This field contains the 3-bit value which will be output on the mem_cpriority and mem_cepriority outputs during all Tx transactions." range="" rwaccess="RW"/>
  </register>
  <register id="CDMA_QM_BASE_ADDRESS_REG_1" acronym="CDMA_QM_BASE_ADDRESS_REG_1" offset="0xE" width="32" description="">
    <bitfield id="QMI_BASE" width="32" begin="31" end="0" resetval="0x0" description="Provides a programmable pointer to the base address of the queues region for this instance of the Queue Manager" range="" rwaccess="RW"/>
  </register>
  <register id="CDMA_QM_BASE_ADDRESS_REG_2" acronym="CDMA_QM_BASE_ADDRESS_REG_2" offset="0x12" width="32" description="">
    <bitfield id="QMI_BASE" width="32" begin="31" end="0" resetval="0x0" description="Provides a programmable pointer to the base address of the queues region for this instance of the Queue Manager" range="" rwaccess="RW"/>
  </register>
</module>
