###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Tue Mar 10 01:13:17 2020
#  Design:            routingCache
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix routingCache_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin cfg_reg[1]/CP 
Endpoint:   cfg_reg[1]/E       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.377
= Slack Time                    8.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.496 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.496 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.496 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.622 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.802 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.974 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.052 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.162 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.326 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.414 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.602 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.709 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.870 | 
     | cfg_reg[1]       | E ^          | EDFQD2   | 0.002 |   1.377 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.496 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.496 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.496 | 
     | cfg_reg[1] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.496 | 
     +---------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin cfg_reg[15]/CP 
Endpoint:   cfg_reg[15]/E      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.377
= Slack Time                    8.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.496 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.496 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.496 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.622 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.802 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.974 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.052 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.162 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.326 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.414 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.602 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.709 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.870 | 
     | cfg_reg[15]      | E ^          | EDFQD2   | 0.002 |   1.377 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.496 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.496 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.496 | 
     | cfg_reg[15] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.496 | 
     +----------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin cfg_reg[18]/CP 
Endpoint:   cfg_reg[18]/E      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.377
= Slack Time                    8.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.496 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.496 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.496 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.622 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.803 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.974 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.052 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.162 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.327 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.414 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.602 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.709 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.870 | 
     | cfg_reg[18]      | E ^          | EDFQD2   | 0.002 |   1.377 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.496 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.496 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.496 | 
     | cfg_reg[18] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.496 | 
     +----------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin cfg_reg[7]/CP 
Endpoint:   cfg_reg[7]/E       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.377
= Slack Time                    8.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.496 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.496 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.496 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.622 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.803 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.974 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.052 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.162 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.327 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.414 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.602 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.709 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.871 | 
     | cfg_reg[7]       | E ^          | EDFQD2   | 0.002 |   1.377 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.496 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.496 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.496 | 
     | cfg_reg[7] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.496 | 
     +---------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin cfg_reg[14]/CP 
Endpoint:   cfg_reg[14]/E      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.377
= Slack Time                    8.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.496 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.496 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.496 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.622 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.803 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.974 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.052 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.162 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.327 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.414 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.602 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.709 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.871 | 
     | cfg_reg[14]      | E ^          | EDFQD2   | 0.002 |   1.377 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.496 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.496 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.496 | 
     | cfg_reg[14] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.496 | 
     +----------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin cfg_reg[9]/CP 
Endpoint:   cfg_reg[9]/E       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.377
= Slack Time                    8.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.496 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.496 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.496 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.622 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.803 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.974 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.052 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.162 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.327 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.414 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.603 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.709 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.871 | 
     | cfg_reg[9]       | E ^          | EDFQD2   | 0.002 |   1.377 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.496 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.496 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.496 | 
     | cfg_reg[9] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.496 | 
     +---------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin cfg_reg[4]/CP 
Endpoint:   cfg_reg[4]/E       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.377
= Slack Time                    8.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.496 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.496 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.496 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.622 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.803 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.974 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.052 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.162 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.327 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.414 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.603 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.709 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.871 | 
     | cfg_reg[4]       | E ^          | EDFQD2   | 0.002 |   1.377 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.496 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.496 | 
     | clk__L2_I5 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.496 | 
     | cfg_reg[4] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.496 | 
     +---------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin cfg_reg[6]/CP 
Endpoint:   cfg_reg[6]/E       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.377
= Slack Time                    8.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.496 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.496 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.496 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.622 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.803 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.974 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.052 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.162 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.327 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.414 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.603 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.709 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.871 | 
     | cfg_reg[6]       | E ^          | EDFQD2   | 0.002 |   1.377 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.496 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.496 | 
     | clk__L2_I5 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.496 | 
     | cfg_reg[6] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.496 | 
     +---------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin cfg_reg[16]/CP 
Endpoint:   cfg_reg[16]/E      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.376
= Slack Time                    8.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.496 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.496 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.496 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.623 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.803 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.974 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.053 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.163 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.327 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.414 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.603 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.709 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.871 | 
     | cfg_reg[16]      | E ^          | EDFQD2   | 0.001 |   1.376 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.496 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.496 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.496 | 
     | cfg_reg[16] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.496 | 
     +----------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin cfg_reg[0]/CP 
Endpoint:   cfg_reg[0]/E       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.376
= Slack Time                    8.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.496 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.496 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.496 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.623 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.803 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.974 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.053 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.163 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.327 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.415 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.603 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.710 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.871 | 
     | cfg_reg[0]       | E ^          | EDFQD2   | 0.001 |   1.376 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.496 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.496 | 
     | clk__L2_I4 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.496 | 
     | cfg_reg[0] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.496 | 
     +---------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin cfg_reg[12]/CP 
Endpoint:   cfg_reg[12]/E      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.376
= Slack Time                    8.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.497 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.497 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.497 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.623 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.804 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.975 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.053 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.163 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.328 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.415 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.603 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.710 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.872 | 
     | cfg_reg[12]      | E ^          | EDFQD2   | 0.001 |   1.376 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.497 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.497 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.497 | 
     | cfg_reg[12] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.497 | 
     +----------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin cfg_reg[19]/CP 
Endpoint:   cfg_reg[19]/E      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.376
= Slack Time                    8.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.497 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.497 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.497 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.623 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.804 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.975 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.053 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.163 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.328 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.415 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.603 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.710 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.872 | 
     | cfg_reg[19]      | E ^          | EDFQD2   | 0.001 |   1.376 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.497 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.497 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.497 | 
     | cfg_reg[19] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.497 | 
     +----------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin cfg_reg[3]/CP 
Endpoint:   cfg_reg[3]/E       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.376
= Slack Time                    8.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.497 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.497 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.497 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.623 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.804 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.975 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.053 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.163 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.328 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.415 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.604 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.710 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.872 | 
     | cfg_reg[3]       | E ^          | EDFQD2   | 0.001 |   1.376 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.497 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.497 | 
     | clk__L2_I4 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.497 | 
     | cfg_reg[3] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.497 | 
     +---------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin cfg_reg[8]/CP 
Endpoint:   cfg_reg[8]/E       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.376
= Slack Time                    8.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.497 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.497 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.497 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.623 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.804 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.975 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.053 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.163 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.328 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.415 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.604 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.710 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.872 | 
     | cfg_reg[8]       | E ^          | EDFQD2   | 0.001 |   1.376 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.497 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.497 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.497 | 
     | cfg_reg[8] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.497 | 
     +---------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin cfg_reg[13]/CP 
Endpoint:   cfg_reg[13]/E      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.376
= Slack Time                    8.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.497 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.497 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.497 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.623 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.804 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.975 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.053 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.163 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.328 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.415 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.604 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.710 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.872 | 
     | cfg_reg[13]      | E ^          | EDFQD2   | 0.001 |   1.376 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.497 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.497 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.497 | 
     | cfg_reg[13] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.497 | 
     +----------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin cfg_reg[17]/CP 
Endpoint:   cfg_reg[17]/E      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.376
= Slack Time                    8.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.497 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.497 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.497 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.623 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.804 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.975 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.053 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.163 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.328 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.415 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.604 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.710 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.872 | 
     | cfg_reg[17]      | E ^          | EDFQD2   | 0.001 |   1.376 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.497 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.497 | 
     | clk__L2_I1  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.497 | 
     | cfg_reg[17] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.497 | 
     +----------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin cfg_reg[5]/CP 
Endpoint:   cfg_reg[5]/E       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.375
= Slack Time                    8.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.497 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.497 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.497 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.623 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.804 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.975 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.053 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.163 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.328 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.415 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.604 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.710 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.872 | 
     | cfg_reg[5]       | E ^          | EDFQD2   | 0.001 |   1.375 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.497 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.497 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.497 | 
     | cfg_reg[5] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.497 | 
     +---------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin cfg_reg[10]/CP 
Endpoint:   cfg_reg[10]/E      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.375
= Slack Time                    8.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.497 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.497 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.497 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.623 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.804 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.975 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.053 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.163 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.328 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.415 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.604 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.710 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.872 | 
     | cfg_reg[10]      | E ^          | EDFQD2   | 0.001 |   1.375 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.497 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.497 | 
     | clk__L2_I0  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.497 | 
     | cfg_reg[10] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.497 | 
     +----------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin cfg_reg[2]/CP 
Endpoint:   cfg_reg[2]/E       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.375
= Slack Time                    8.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.497 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.497 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.497 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.624 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.804 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.975 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.054 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.164 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.328 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.415 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.604 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.710 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.872 | 
     | cfg_reg[2]       | E ^          | EDFQD2   | 0.000 |   1.375 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.497 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.497 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.497 | 
     | cfg_reg[2] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.497 | 
     +---------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin cfg_reg[11]/CP 
Endpoint:   cfg_reg[11]/E      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  10.000
= Required Time                 9.873
- Arrival Time                  1.375
= Slack Time                    8.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.497 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.497 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.497 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.624 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.804 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    8.975 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.054 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.164 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.328 | 
     | U703             | B1 ^ -> ZN v | IND3D0   | 0.087 |   0.918 |    9.415 | 
     | U702             | I v -> ZN ^  | CKND1    | 0.189 |   1.107 |    9.604 | 
     | U701             | A4 ^ -> ZN v | NR4D0    | 0.106 |   1.213 |    9.710 | 
     | U553             | A4 v -> ZN ^ | ND4D2    | 0.162 |   1.375 |    9.872 | 
     | cfg_reg[11]      | E ^          | EDFQD2   | 0.000 |   1.375 |    9.873 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.497 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.497 | 
     | clk__L2_I0  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.497 | 
     | cfg_reg[11] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.497 | 
     +----------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin cfg_reg[14]/CP 
Endpoint:   cfg_reg[14]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.354
= Slack Time                    8.545
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.545 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.545 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.545 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.671 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.852 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.023 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.101 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.211 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.376 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.525 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.734 | 
     | U627             | B2 ^ -> ZN v | AOI22D0  | 0.108 |   1.298 |    9.842 | 
     | U624             | A2 v -> ZN ^ | ND4D0    | 0.056 |   1.354 |    9.899 | 
     | cfg_reg[14]      | D ^          | EDFQD2   | 0.000 |   1.354 |    9.899 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.545 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.545 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.545 | 
     | cfg_reg[14] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.545 | 
     +----------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin cfg_reg[12]/CP 
Endpoint:   cfg_reg[12]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                  10.000
= Required Time                 9.896
- Arrival Time                  1.347
= Slack Time                    8.549
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.549 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.549 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.549 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.676 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.856 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.027 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.106 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.216 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.380 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.529 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.739 | 
     | U637             | B2 ^ -> ZN v | AOI22D0  | 0.098 |   1.288 |    9.837 | 
     | U634             | A2 v -> ZN ^ | ND4D0    | 0.059 |   1.347 |    9.896 | 
     | cfg_reg[12]      | D ^          | EDFQD2   | 0.000 |   1.347 |    9.896 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.549 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.549 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.549 | 
     | cfg_reg[12] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.549 | 
     +----------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin cfg_reg[19]/CP 
Endpoint:   cfg_reg[19]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  1.347
= Slack Time                    8.551
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.551 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.551 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.551 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.677 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.858 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.029 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.107 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.217 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.382 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.531 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.740 | 
     | U602             | B2 ^ -> ZN v | AOI22D0  | 0.100 |   1.290 |    9.840 | 
     | U599             | A2 v -> ZN ^ | ND4D0    | 0.057 |   1.347 |    9.897 | 
     | cfg_reg[19]      | D ^          | EDFQD2   | 0.000 |   1.347 |    9.897 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.551 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.551 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.551 | 
     | cfg_reg[19] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.551 | 
     +----------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin cfg_reg[7]/CP 
Endpoint:   cfg_reg[7]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  1.345
= Slack Time                    8.552
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.552 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.552 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.552 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.679 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.859 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.030 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.109 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.219 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.383 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.532 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.742 | 
     | U662             | B2 ^ -> ZN v | AOI22D0  | 0.099 |   1.288 |    9.840 | 
     | U659             | A2 v -> ZN ^ | ND4D0    | 0.057 |   1.345 |    9.897 | 
     | cfg_reg[7]       | D ^          | EDFQD2   | 0.000 |   1.345 |    9.897 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.552 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.552 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.552 | 
     | cfg_reg[7] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.552 | 
     +---------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin cfg_reg[6]/CP 
Endpoint:   cfg_reg[6]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.345
= Slack Time                    8.553
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.553 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.553 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.553 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.679 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.860 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.031 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.109 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.219 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.384 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.533 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.742 | 
     | U667             | B2 ^ -> ZN v | AOI22D0  | 0.099 |   1.288 |    9.842 | 
     | U664             | A2 v -> ZN ^ | ND4D0    | 0.056 |   1.345 |    9.898 | 
     | cfg_reg[6]       | D ^          | EDFQD2   | 0.000 |   1.345 |    9.898 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.553 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.553 | 
     | clk__L2_I5 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.553 | 
     | cfg_reg[6] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.553 | 
     +---------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin cfg_reg[11]/CP 
Endpoint:   cfg_reg[11]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.344
= Slack Time                    8.553
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.553 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.553 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.553 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.679 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.860 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.031 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.109 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.219 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.384 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.533 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.742 | 
     | U642             | B2 ^ -> ZN v | AOI22D0  | 0.099 |   1.288 |    9.841 | 
     | U639             | A2 v -> ZN ^ | ND4D0    | 0.056 |   1.344 |    9.898 | 
     | cfg_reg[11]      | D ^          | EDFQD2   | 0.000 |   1.344 |    9.898 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.553 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.553 | 
     | clk__L2_I0  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.553 | 
     | cfg_reg[11] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.553 | 
     +----------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin cfg_reg[16]/CP 
Endpoint:   cfg_reg[16]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.345
= Slack Time                    8.553
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.553 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.553 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.553 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.679 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.860 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.031 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.109 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.219 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.384 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.533 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.742 | 
     | U617             | B2 ^ -> ZN v | AOI22D0  | 0.100 |   1.289 |    9.842 | 
     | U614             | A2 v -> ZN ^ | ND4D0    | 0.056 |   1.345 |    9.898 | 
     | cfg_reg[16]      | D ^          | EDFQD2   | 0.000 |   1.345 |    9.898 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.553 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.553 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.553 | 
     | cfg_reg[16] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.553 | 
     +----------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin cfg_reg[8]/CP 
Endpoint:   cfg_reg[8]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.345
= Slack Time                    8.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.554 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.554 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.554 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.680 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.861 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.032 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.110 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.220 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.385 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.534 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.743 | 
     | U657             | B2 ^ -> ZN v | AOI22D0  | 0.102 |   1.292 |    9.845 | 
     | U654             | A2 v -> ZN ^ | ND4D0    | 0.053 |   1.345 |    9.899 | 
     | cfg_reg[8]       | D ^          | EDFQD2   | 0.000 |   1.345 |    9.899 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.554 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.554 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.554 | 
     | cfg_reg[8] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.554 | 
     +---------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin cfg_reg[5]/CP 
Endpoint:   cfg_reg[5]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  1.343
= Slack Time                    8.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.554 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.554 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.554 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.681 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.861 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.032 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.111 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.221 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.385 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.535 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.744 | 
     | U672             | B2 ^ -> ZN v | AOI22D0  | 0.099 |   1.288 |    9.842 | 
     | U669             | A2 v -> ZN ^ | ND4D0    | 0.055 |   1.343 |    9.897 | 
     | cfg_reg[5]       | D ^          | EDFQD2   | 0.000 |   1.343 |    9.897 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.554 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.554 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.554 | 
     | cfg_reg[5] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.554 | 
     +---------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin cfg_reg[2]/CP 
Endpoint:   cfg_reg[2]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.343
= Slack Time                    8.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.555 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.555 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.555 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.682 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.862 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.033 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.111 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.222 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.386 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.535 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.745 | 
     | U687             | B2 ^ -> ZN v | AOI22D0  | 0.099 |   1.288 |    9.844 | 
     | U684             | A2 v -> ZN ^ | ND4D0    | 0.055 |   1.343 |    9.898 | 
     | cfg_reg[2]       | D ^          | EDFQD2   | 0.000 |   1.343 |    9.898 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.555 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.555 | 
     | clk__L2_I1 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.555 | 
     | cfg_reg[2] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.555 | 
     +---------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin cfg_reg[4]/CP 
Endpoint:   cfg_reg[4]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.342
= Slack Time                    8.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.556 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.556 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.556 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.682 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.863 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.034 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.112 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.222 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.387 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.536 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.745 | 
     | U677             | B2 ^ -> ZN v | AOI22D0  | 0.097 |   1.287 |    9.843 | 
     | U674             | A2 v -> ZN ^ | ND4D0    | 0.055 |   1.342 |    9.898 | 
     | cfg_reg[4]       | D ^          | EDFQD2   | 0.000 |   1.342 |    9.898 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.556 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.556 | 
     | clk__L2_I5 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.556 | 
     | cfg_reg[4] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.556 | 
     +---------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin cfg_reg[15]/CP 
Endpoint:   cfg_reg[15]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.342
= Slack Time                    8.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.556 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.556 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.556 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.682 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.863 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.034 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.112 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.222 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.387 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.536 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.745 | 
     | U622             | B2 ^ -> ZN v | AOI22D0  | 0.100 |   1.289 |    9.845 | 
     | U619             | A2 v -> ZN ^ | ND4D0    | 0.053 |   1.342 |    9.899 | 
     | cfg_reg[15]      | D ^          | EDFQD2   | 0.000 |   1.342 |    9.899 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.556 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.556 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.556 | 
     | cfg_reg[15] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.556 | 
     +----------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin cfg_reg[13]/CP 
Endpoint:   cfg_reg[13]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.342
= Slack Time                    8.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.556 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.556 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.556 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.683 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.863 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.034 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.113 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.223 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.387 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.536 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.746 | 
     | U632             | B2 ^ -> ZN v | AOI22D0  | 0.099 |   1.288 |    9.845 | 
     | U629             | A2 v -> ZN ^ | ND4D0    | 0.054 |   1.342 |    9.899 | 
     | cfg_reg[13]      | D ^          | EDFQD2   | 0.000 |   1.342 |    9.899 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.556 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.556 | 
     | clk__L2_I4  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.556 | 
     | cfg_reg[13] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.556 | 
     +----------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin cfg_reg[3]/CP 
Endpoint:   cfg_reg[3]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.342
= Slack Time                    8.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.557 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.557 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.557 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.684 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.864 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.035 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.113 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.224 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.388 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.537 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.747 | 
     | U682             | B2 ^ -> ZN v | AOI22D0  | 0.100 |   1.289 |    9.846 | 
     | U679             | A2 v -> ZN ^ | ND4D0    | 0.053 |   1.342 |    9.899 | 
     | cfg_reg[3]       | D ^          | EDFQD2   | 0.000 |   1.342 |    9.899 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.557 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.557 | 
     | clk__L2_I4 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.557 | 
     | cfg_reg[3] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.557 | 
     +---------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin cfg_reg[10]/CP 
Endpoint:   cfg_reg[10]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.340
= Slack Time                    8.558
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.558 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.558 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.558 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.684 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.865 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.036 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.114 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.224 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.389 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.538 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.747 | 
     | U647             | B2 ^ -> ZN v | AOI22D0  | 0.097 |   1.286 |    9.844 | 
     | U644             | A2 v -> ZN ^ | ND4D0    | 0.054 |   1.340 |    9.898 | 
     | cfg_reg[10]      | D ^          | EDFQD2   | 0.000 |   1.340 |    9.898 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.558 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.558 | 
     | clk__L2_I0  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.558 | 
     | cfg_reg[10] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.558 | 
     +----------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin cfg_reg[18]/CP 
Endpoint:   cfg_reg[18]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.339
= Slack Time                    8.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.559 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.559 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.559 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.685 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.866 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.037 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.115 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.225 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.390 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.539 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.748 | 
     | U607             | B2 ^ -> ZN v | AOI22D0  | 0.095 |   1.284 |    9.843 | 
     | U604             | A2 v -> ZN ^ | ND4D0    | 0.055 |   1.339 |    9.898 | 
     | cfg_reg[18]      | D ^          | EDFQD2   | 0.000 |   1.339 |    9.898 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.559 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.559 | 
     | clk__L2_I3  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.559 | 
     | cfg_reg[18] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.559 | 
     +----------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin cfg_reg[1]/CP 
Endpoint:   cfg_reg[1]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.338
= Slack Time                    8.560
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.560 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.560 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.560 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.686 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.867 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.038 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.116 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.226 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.391 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.540 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.749 | 
     | U692             | B2 ^ -> ZN v | AOI22D0  | 0.095 |   1.285 |    9.845 | 
     | U689             | A2 v -> ZN ^ | ND4D0    | 0.054 |   1.338 |    9.898 | 
     | cfg_reg[1]       | D ^          | EDFQD2   | 0.000 |   1.338 |    9.898 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.560 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.560 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.560 | 
     | cfg_reg[1] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.560 | 
     +---------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin cfg_reg[0]/CP 
Endpoint:   cfg_reg[0]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.337
= Slack Time                    8.561
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.561 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.561 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.561 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.687 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.868 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.039 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.117 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.227 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.392 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.541 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.750 | 
     | U697             | B2 ^ -> ZN v | AOI22D0  | 0.095 |   1.284 |    9.845 | 
     | U694             | A2 v -> ZN ^ | ND4D0    | 0.053 |   1.337 |    9.898 | 
     | cfg_reg[0]       | D ^          | EDFQD2   | 0.000 |   1.337 |    9.898 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.561 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.561 | 
     | clk__L2_I4 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.561 | 
     | cfg_reg[0] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.561 | 
     +---------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin cfg_reg[17]/CP 
Endpoint:   cfg_reg[17]/D      (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.337
= Slack Time                    8.562
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.562 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.562 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.562 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.688 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.869 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.040 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.118 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.228 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.393 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.542 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.751 | 
     | U612             | B2 ^ -> ZN v | AOI22D0  | 0.095 |   1.284 |    9.846 | 
     | U609             | A2 v -> ZN ^ | ND4D0    | 0.052 |   1.337 |    9.899 | 
     | cfg_reg[17]      | D ^          | EDFQD2   | 0.000 |   1.337 |    9.899 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell  | Delay | Arrival | Required | 
     |             |            |        |       |  Time   |   Time   | 
     |-------------+------------+--------+-------+---------+----------| 
     |             | clk ^      |        |       |   0.000 |   -8.562 | 
     | clk__L1_I0  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.562 | 
     | clk__L2_I1  | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.562 | 
     | cfg_reg[17] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.562 | 
     +----------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin cfg_reg[9]/CP 
Endpoint:   cfg_reg[9]/D       (^) checked with  leading edge of 'clk'
Beginpoint: entry_reg[0][30]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.337
= Slack Time                    8.562
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | clk ^        |          |       |   0.000 |    8.562 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24   | 0.000 |   0.000 |    8.562 | 
     | clk__L2_I7       | I ^ -> Z ^   | CKBD20   | 0.000 |   0.000 |    8.562 | 
     | entry_reg[0][30] | CP ^ -> Q v  | EDFQD1   | 0.126 |   0.126 |    8.689 | 
     | U798             | C1 v -> ZN ^ | AOI222D0 | 0.181 |   0.307 |    8.869 | 
     | U794             | A1 ^ -> Z ^  | AN4D0    | 0.171 |   0.478 |    9.040 | 
     | U793             | A2 ^ -> ZN v | CKND2D0  | 0.078 |   0.556 |    9.118 | 
     | U769             | B1 v -> ZN ^ | INR3D0   | 0.110 |   0.666 |    9.229 | 
     | U735             | A1 ^ -> ZN ^ | INR4D0   | 0.165 |   0.831 |    9.393 | 
     | U711             | B ^ -> ZN v  | OAI211D0 | 0.149 |   0.980 |    9.542 | 
     | U698             | I v -> ZN ^  | CKND1    | 0.209 |   1.189 |    9.752 | 
     | U652             | B2 ^ -> ZN v | AOI22D0  | 0.095 |   1.284 |    9.847 | 
     | U649             | A2 v -> ZN ^ | ND4D0    | 0.052 |   1.337 |    9.899 | 
     | cfg_reg[9]       | D ^          | EDFQD2   | 0.000 |   1.337 |    9.899 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell  | Delay | Arrival | Required | 
     |            |            |        |       |  Time   |   Time   | 
     |------------+------------+--------+-------+---------+----------| 
     |            | clk ^      |        |       |   0.000 |   -8.562 | 
     | clk__L1_I0 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.562 | 
     | clk__L2_I3 | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.562 | 
     | cfg_reg[9] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.562 | 
     +---------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin entry_reg[1][8]/CP 
Endpoint:   entry_reg[1][8]/E (^) checked with  leading edge of 'clk'
Beginpoint: count_reg[1]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  0.842
= Slack Time                    9.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.000 |    9.040 | 
     | clk__L1_I0      | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.040 | 
     | clk__L2_I1      | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.040 | 
     | count_reg[1]    | CP ^ -> Q v  | EDFQD1  | 0.150 |   0.150 |    9.190 | 
     | U809            | I v -> ZN ^  | CKND0   | 0.103 |   0.253 |    9.293 | 
     | U808            | A2 ^ -> ZN v | ND3D0   | 0.152 |   0.405 |    9.445 | 
     | U548            | A2 v -> ZN ^ | OAI21D2 | 0.248 |   0.653 |    9.693 | 
     | FE_OFCC3_N94    | I ^ -> Z ^   | BUFFD3  | 0.187 |   0.840 |    9.880 | 
     | entry_reg[1][8] | E ^          | EDFQD1  | 0.002 |   0.842 |    9.883 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.040 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.040 | 
     | clk__L2_I1      | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.040 | 
     | entry_reg[1][8] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.040 | 
     +--------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin entry_reg[1][10]/CP 
Endpoint:   entry_reg[1][10]/E (^) checked with  leading edge of 'clk'
Beginpoint: count_reg[1]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  0.842
= Slack Time                    9.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    9.040 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.040 | 
     | clk__L2_I1       | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.040 | 
     | count_reg[1]     | CP ^ -> Q v  | EDFQD1  | 0.150 |   0.150 |    9.190 | 
     | U809             | I v -> ZN ^  | CKND0   | 0.103 |   0.253 |    9.293 | 
     | U808             | A2 ^ -> ZN v | ND3D0   | 0.152 |   0.405 |    9.445 | 
     | U548             | A2 v -> ZN ^ | OAI21D2 | 0.248 |   0.653 |    9.693 | 
     | FE_OFCC3_N94     | I ^ -> Z ^   | BUFFD3  | 0.187 |   0.840 |    9.880 | 
     | entry_reg[1][10] | E ^          | EDFQD1  | 0.002 |   0.842 |    9.883 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.040 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.040 | 
     | clk__L2_I1       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.040 | 
     | entry_reg[1][10] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.040 | 
     +---------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin entry_reg[1][5]/CP 
Endpoint:   entry_reg[1][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: count_reg[1]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  0.842
= Slack Time                    9.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.000 |    9.041 | 
     | clk__L1_I0      | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.041 | 
     | clk__L2_I1      | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.041 | 
     | count_reg[1]    | CP ^ -> Q v  | EDFQD1  | 0.150 |   0.150 |    9.190 | 
     | U809            | I v -> ZN ^  | CKND0   | 0.103 |   0.253 |    9.294 | 
     | U808            | A2 ^ -> ZN v | ND3D0   | 0.152 |   0.405 |    9.445 | 
     | U548            | A2 v -> ZN ^ | OAI21D2 | 0.248 |   0.653 |    9.693 | 
     | FE_OFCC3_N94    | I ^ -> Z ^   | BUFFD3  | 0.187 |   0.840 |    9.880 | 
     | entry_reg[1][5] | E ^          | EDFQD1  | 0.002 |   0.842 |    9.883 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.041 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.041 | 
     | clk__L2_I1      | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.041 | 
     | entry_reg[1][5] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.041 | 
     +--------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin entry_reg[1][17]/CP 
Endpoint:   entry_reg[1][17]/E (^) checked with  leading edge of 'clk'
Beginpoint: count_reg[1]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  0.842
= Slack Time                    9.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    9.041 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.041 | 
     | clk__L2_I1       | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.041 | 
     | count_reg[1]     | CP ^ -> Q v  | EDFQD1  | 0.150 |   0.150 |    9.190 | 
     | U809             | I v -> ZN ^  | CKND0   | 0.103 |   0.253 |    9.294 | 
     | U808             | A2 ^ -> ZN v | ND3D0   | 0.152 |   0.405 |    9.445 | 
     | U548             | A2 v -> ZN ^ | OAI21D2 | 0.248 |   0.653 |    9.693 | 
     | FE_OFCC3_N94     | I ^ -> Z ^   | BUFFD3  | 0.187 |   0.840 |    9.880 | 
     | entry_reg[1][17] | E ^          | EDFQD1  | 0.002 |   0.842 |    9.883 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.041 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.041 | 
     | clk__L2_I1       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.041 | 
     | entry_reg[1][17] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.041 | 
     +---------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin entry_reg[1][3]/CP 
Endpoint:   entry_reg[1][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: count_reg[1]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  0.842
= Slack Time                    9.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.000 |    9.041 | 
     | clk__L1_I0      | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.041 | 
     | clk__L2_I1      | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.041 | 
     | count_reg[1]    | CP ^ -> Q v  | EDFQD1  | 0.150 |   0.150 |    9.191 | 
     | U809            | I v -> ZN ^  | CKND0   | 0.103 |   0.253 |    9.294 | 
     | U808            | A2 ^ -> ZN v | ND3D0   | 0.152 |   0.405 |    9.446 | 
     | U548            | A2 v -> ZN ^ | OAI21D2 | 0.248 |   0.653 |    9.694 | 
     | FE_OFCC3_N94    | I ^ -> Z ^   | BUFFD3  | 0.187 |   0.840 |    9.881 | 
     | entry_reg[1][3] | E ^          | EDFQD1  | 0.002 |   0.842 |    9.883 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.041 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.041 | 
     | clk__L2_I1      | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.041 | 
     | entry_reg[1][3] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.041 | 
     +--------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin entry_reg[1][2]/CP 
Endpoint:   entry_reg[1][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: count_reg[1]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  0.842
= Slack Time                    9.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.000 |    9.041 | 
     | clk__L1_I0      | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.041 | 
     | clk__L2_I1      | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.041 | 
     | count_reg[1]    | CP ^ -> Q v  | EDFQD1  | 0.150 |   0.150 |    9.191 | 
     | U809            | I v -> ZN ^  | CKND0   | 0.103 |   0.253 |    9.294 | 
     | U808            | A2 ^ -> ZN v | ND3D0   | 0.152 |   0.405 |    9.446 | 
     | U548            | A2 v -> ZN ^ | OAI21D2 | 0.248 |   0.653 |    9.694 | 
     | FE_OFCC3_N94    | I ^ -> Z ^   | BUFFD3  | 0.187 |   0.840 |    9.881 | 
     | entry_reg[1][2] | E ^          | EDFQD1  | 0.002 |   0.842 |    9.883 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.041 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.041 | 
     | clk__L2_I1      | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.041 | 
     | entry_reg[1][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.041 | 
     +--------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin entry_reg[1][11]/CP 
Endpoint:   entry_reg[1][11]/E (^) checked with  leading edge of 'clk'
Beginpoint: count_reg[1]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  0.842
= Slack Time                    9.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    9.041 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.041 | 
     | clk__L2_I1       | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.041 | 
     | count_reg[1]     | CP ^ -> Q v  | EDFQD1  | 0.150 |   0.150 |    9.191 | 
     | U809             | I v -> ZN ^  | CKND0   | 0.103 |   0.253 |    9.294 | 
     | U808             | A2 ^ -> ZN v | ND3D0   | 0.152 |   0.405 |    9.446 | 
     | U548             | A2 v -> ZN ^ | OAI21D2 | 0.248 |   0.653 |    9.694 | 
     | FE_OFCC3_N94     | I ^ -> Z ^   | BUFFD3  | 0.187 |   0.840 |    9.881 | 
     | entry_reg[1][11] | E ^          | EDFQD1  | 0.002 |   0.842 |    9.883 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.041 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.041 | 
     | clk__L2_I0       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.041 | 
     | entry_reg[1][11] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.041 | 
     +---------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin entry_reg[1][12]/CP 
Endpoint:   entry_reg[1][12]/E (^) checked with  leading edge of 'clk'
Beginpoint: count_reg[1]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  0.842
= Slack Time                    9.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    9.041 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.041 | 
     | clk__L2_I1       | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.041 | 
     | count_reg[1]     | CP ^ -> Q v  | EDFQD1  | 0.150 |   0.150 |    9.191 | 
     | U809             | I v -> ZN ^  | CKND0   | 0.103 |   0.253 |    9.294 | 
     | U808             | A2 ^ -> ZN v | ND3D0   | 0.152 |   0.405 |    9.446 | 
     | U548             | A2 v -> ZN ^ | OAI21D2 | 0.248 |   0.653 |    9.694 | 
     | FE_OFCC3_N94     | I ^ -> Z ^   | BUFFD3  | 0.187 |   0.840 |    9.881 | 
     | entry_reg[1][12] | E ^          | EDFQD1  | 0.002 |   0.842 |    9.883 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.041 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.041 | 
     | clk__L2_I4       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.041 | 
     | entry_reg[1][12] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.041 | 
     +---------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin entry_reg[1][4]/CP 
Endpoint:   entry_reg[1][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: count_reg[1]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  0.841
= Slack Time                    9.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.000 |    9.041 | 
     | clk__L1_I0      | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.041 | 
     | clk__L2_I1      | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.041 | 
     | count_reg[1]    | CP ^ -> Q v  | EDFQD1  | 0.150 |   0.150 |    9.191 | 
     | U809            | I v -> ZN ^  | CKND0   | 0.103 |   0.253 |    9.294 | 
     | U808            | A2 ^ -> ZN v | ND3D0   | 0.152 |   0.405 |    9.446 | 
     | U548            | A2 v -> ZN ^ | OAI21D2 | 0.248 |   0.653 |    9.694 | 
     | FE_OFCC3_N94    | I ^ -> Z ^   | BUFFD3  | 0.187 |   0.840 |    9.881 | 
     | entry_reg[1][4] | E ^          | EDFQD1  | 0.002 |   0.841 |    9.883 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.041 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.041 | 
     | clk__L2_I3      | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.041 | 
     | entry_reg[1][4] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.041 | 
     +--------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin entry_reg[1][15]/CP 
Endpoint:   entry_reg[1][15]/E (^) checked with  leading edge of 'clk'
Beginpoint: count_reg[1]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  0.841
= Slack Time                    9.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    9.041 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.041 | 
     | clk__L2_I1       | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.041 | 
     | count_reg[1]     | CP ^ -> Q v  | EDFQD1  | 0.150 |   0.150 |    9.191 | 
     | U809             | I v -> ZN ^  | CKND0   | 0.103 |   0.253 |    9.294 | 
     | U808             | A2 ^ -> ZN v | ND3D0   | 0.152 |   0.405 |    9.446 | 
     | U548             | A2 v -> ZN ^ | OAI21D2 | 0.248 |   0.653 |    9.694 | 
     | FE_OFCC3_N94     | I ^ -> Z ^   | BUFFD3  | 0.187 |   0.840 |    9.881 | 
     | entry_reg[1][15] | E ^          | EDFQD1  | 0.002 |   0.841 |    9.883 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.041 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.041 | 
     | clk__L2_I3       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.041 | 
     | entry_reg[1][15] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.041 | 
     +---------------------------------------------------------------------+ 

