<stg><name>top_kernel_Pipeline_VITIS_LOOP_33_4</name>


<trans_list>

<trans id="151" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %i_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i_1

]]></Node>
<StgValue><ssdm name="i_1_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln33 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i24 0, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body23:0 %j_2 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.body23:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_2, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body23:2 %br_ln33 = br i1 %tmp, void %for.body23.split, void %for.end30.exitStub

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body23.split:4 %lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %j_2, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.body23.split:5 %tmp_107 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %i_1_read, i3 %lshr_ln2

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="11">
<![CDATA[
for.body23.split:6 %zext_ln36 = zext i11 %tmp_107

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:7 %A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:16 %A_1_load = load i11 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body23.split:111 %add_ln33 = add i7 %j_2, i7 8

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body23.split:112 %store_ln33 = store i7 %add_ln33, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:8 %A_1_addr_45 = getelementptr i24 %A_1_20, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="A_1_addr_45"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:9 %A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="A_2_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:10 %A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="A_3_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:11 %A_4_addr = getelementptr i24 %A_4, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="A_4_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:12 %A_5_addr = getelementptr i24 %A_5, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="A_5_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:13 %A_6_addr = getelementptr i24 %A_6, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="A_6_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.split:14 %A_7_addr = getelementptr i24 %A_7, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="A_7_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:16 %A_1_load = load i11 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:28 %A_1_load_46 = load i11 %A_1_addr_45

]]></Node>
<StgValue><ssdm name="A_1_load_46"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:40 %A_2_load = load i11 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:52 %A_3_load = load i11 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:64 %A_4_load = load i11 %A_4_addr

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:76 %A_5_load = load i11 %A_5_addr

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:88 %A_6_load = load i11 %A_6_addr

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:100 %A_7_load = load i11 %A_7_addr

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.end30.exitStub:0 %p_load2 = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load2"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.end30.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0">
<![CDATA[
for.end30.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.body23.split:0 %p_load = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body23.split:1 %specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln34"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body23.split:2 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body23.split:3 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:15 %sext_ln36 = sext i24 %p_load

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:17 %sext_ln36_1 = sext i24 %A_1_load

]]></Node>
<StgValue><ssdm name="sext_ln36_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body23.split:18 %add_ln36 = add i24 %A_1_load, i24 %p_load

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body23.split:19 %add_ln36_1 = add i25 %sext_ln36_1, i25 %sext_ln36

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
for.body23.split:20 %tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.body23.split:21 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36, i32 23

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:22 %xor_ln36 = xor i1 %tmp_167, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln36"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:23 %and_ln36 = and i1 %tmp_168, i1 %xor_ln36

]]></Node>
<StgValue><ssdm name="and_ln36"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:24 %xor_ln36_1 = xor i1 %tmp_167, i1 %tmp_168

]]></Node>
<StgValue><ssdm name="xor_ln36_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:25 %select_ln36 = select i1 %and_ln36, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln36"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:26 %select_ln36_1 = select i1 %xor_ln36_1, i24 %select_ln36, i24 %add_ln36

]]></Node>
<StgValue><ssdm name="select_ln36_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:27 %sext_ln36_2 = sext i24 %select_ln36_1

]]></Node>
<StgValue><ssdm name="sext_ln36_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:28 %A_1_load_46 = load i11 %A_1_addr_45

]]></Node>
<StgValue><ssdm name="A_1_load_46"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:29 %sext_ln36_3 = sext i24 %A_1_load_46

]]></Node>
<StgValue><ssdm name="sext_ln36_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body23.split:30 %add_ln36_2 = add i24 %A_1_load_46, i24 %select_ln36_1

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body23.split:31 %add_ln36_3 = add i25 %sext_ln36_2, i25 %sext_ln36_3

]]></Node>
<StgValue><ssdm name="add_ln36_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
for.body23.split:32 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_3, i32 24

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.body23.split:33 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:34 %xor_ln36_2 = xor i1 %tmp_169, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln36_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:35 %and_ln36_1 = and i1 %tmp_170, i1 %xor_ln36_2

]]></Node>
<StgValue><ssdm name="and_ln36_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:36 %xor_ln36_3 = xor i1 %tmp_169, i1 %tmp_170

]]></Node>
<StgValue><ssdm name="xor_ln36_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:37 %select_ln36_2 = select i1 %and_ln36_1, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln36_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:38 %select_ln36_3 = select i1 %xor_ln36_3, i24 %select_ln36_2, i24 %add_ln36_2

]]></Node>
<StgValue><ssdm name="select_ln36_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:39 %sext_ln36_4 = sext i24 %select_ln36_3

]]></Node>
<StgValue><ssdm name="sext_ln36_4"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:40 %A_2_load = load i11 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:41 %sext_ln36_5 = sext i24 %A_2_load

]]></Node>
<StgValue><ssdm name="sext_ln36_5"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body23.split:42 %add_ln36_4 = add i24 %A_2_load, i24 %select_ln36_3

]]></Node>
<StgValue><ssdm name="add_ln36_4"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body23.split:43 %add_ln36_5 = add i25 %sext_ln36_4, i25 %sext_ln36_5

]]></Node>
<StgValue><ssdm name="add_ln36_5"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
for.body23.split:44 %tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_5, i32 24

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.body23.split:45 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:46 %xor_ln36_4 = xor i1 %tmp_171, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln36_4"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:47 %and_ln36_2 = and i1 %tmp_172, i1 %xor_ln36_4

]]></Node>
<StgValue><ssdm name="and_ln36_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:48 %xor_ln36_5 = xor i1 %tmp_171, i1 %tmp_172

]]></Node>
<StgValue><ssdm name="xor_ln36_5"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:49 %select_ln36_4 = select i1 %and_ln36_2, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln36_4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:50 %select_ln36_5 = select i1 %xor_ln36_5, i24 %select_ln36_4, i24 %add_ln36_4

]]></Node>
<StgValue><ssdm name="select_ln36_5"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:51 %sext_ln36_6 = sext i24 %select_ln36_5

]]></Node>
<StgValue><ssdm name="sext_ln36_6"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:52 %A_3_load = load i11 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:53 %sext_ln36_7 = sext i24 %A_3_load

]]></Node>
<StgValue><ssdm name="sext_ln36_7"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body23.split:54 %add_ln36_6 = add i24 %A_3_load, i24 %select_ln36_5

]]></Node>
<StgValue><ssdm name="add_ln36_6"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body23.split:55 %add_ln36_7 = add i25 %sext_ln36_6, i25 %sext_ln36_7

]]></Node>
<StgValue><ssdm name="add_ln36_7"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
for.body23.split:56 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_7, i32 24

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.body23.split:57 %tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_6, i32 23

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:58 %xor_ln36_6 = xor i1 %tmp_173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln36_6"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:59 %and_ln36_3 = and i1 %tmp_174, i1 %xor_ln36_6

]]></Node>
<StgValue><ssdm name="and_ln36_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:60 %xor_ln36_7 = xor i1 %tmp_173, i1 %tmp_174

]]></Node>
<StgValue><ssdm name="xor_ln36_7"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:61 %select_ln36_6 = select i1 %and_ln36_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln36_6"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:62 %select_ln36_7 = select i1 %xor_ln36_7, i24 %select_ln36_6, i24 %add_ln36_6

]]></Node>
<StgValue><ssdm name="select_ln36_7"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:63 %sext_ln36_8 = sext i24 %select_ln36_7

]]></Node>
<StgValue><ssdm name="sext_ln36_8"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:64 %A_4_load = load i11 %A_4_addr

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:65 %sext_ln36_9 = sext i24 %A_4_load

]]></Node>
<StgValue><ssdm name="sext_ln36_9"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body23.split:66 %add_ln36_8 = add i24 %A_4_load, i24 %select_ln36_7

]]></Node>
<StgValue><ssdm name="add_ln36_8"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body23.split:67 %add_ln36_9 = add i25 %sext_ln36_8, i25 %sext_ln36_9

]]></Node>
<StgValue><ssdm name="add_ln36_9"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
for.body23.split:68 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.body23.split:69 %tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:70 %xor_ln36_8 = xor i1 %tmp_175, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln36_8"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:71 %and_ln36_4 = and i1 %tmp_176, i1 %xor_ln36_8

]]></Node>
<StgValue><ssdm name="and_ln36_4"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:72 %xor_ln36_9 = xor i1 %tmp_175, i1 %tmp_176

]]></Node>
<StgValue><ssdm name="xor_ln36_9"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:73 %select_ln36_8 = select i1 %and_ln36_4, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln36_8"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:74 %select_ln36_9 = select i1 %xor_ln36_9, i24 %select_ln36_8, i24 %add_ln36_8

]]></Node>
<StgValue><ssdm name="select_ln36_9"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:75 %sext_ln36_10 = sext i24 %select_ln36_9

]]></Node>
<StgValue><ssdm name="sext_ln36_10"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:76 %A_5_load = load i11 %A_5_addr

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:77 %sext_ln36_11 = sext i24 %A_5_load

]]></Node>
<StgValue><ssdm name="sext_ln36_11"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body23.split:78 %add_ln36_10 = add i24 %A_5_load, i24 %select_ln36_9

]]></Node>
<StgValue><ssdm name="add_ln36_10"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body23.split:79 %add_ln36_11 = add i25 %sext_ln36_10, i25 %sext_ln36_11

]]></Node>
<StgValue><ssdm name="add_ln36_11"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
for.body23.split:80 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_11, i32 24

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.body23.split:81 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_10, i32 23

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:82 %xor_ln36_10 = xor i1 %tmp_177, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln36_10"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:83 %and_ln36_5 = and i1 %tmp_178, i1 %xor_ln36_10

]]></Node>
<StgValue><ssdm name="and_ln36_5"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:84 %xor_ln36_11 = xor i1 %tmp_177, i1 %tmp_178

]]></Node>
<StgValue><ssdm name="xor_ln36_11"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:85 %select_ln36_10 = select i1 %and_ln36_5, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln36_10"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:86 %select_ln36_11 = select i1 %xor_ln36_11, i24 %select_ln36_10, i24 %add_ln36_10

]]></Node>
<StgValue><ssdm name="select_ln36_11"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:87 %sext_ln36_12 = sext i24 %select_ln36_11

]]></Node>
<StgValue><ssdm name="sext_ln36_12"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:88 %A_6_load = load i11 %A_6_addr

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:89 %sext_ln36_13 = sext i24 %A_6_load

]]></Node>
<StgValue><ssdm name="sext_ln36_13"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body23.split:90 %add_ln36_12 = add i24 %A_6_load, i24 %select_ln36_11

]]></Node>
<StgValue><ssdm name="add_ln36_12"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body23.split:91 %add_ln36_13 = add i25 %sext_ln36_12, i25 %sext_ln36_13

]]></Node>
<StgValue><ssdm name="add_ln36_13"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
for.body23.split:92 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_13, i32 24

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.body23.split:93 %tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_12, i32 23

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:94 %xor_ln36_12 = xor i1 %tmp_179, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln36_12"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:95 %and_ln36_6 = and i1 %tmp_180, i1 %xor_ln36_12

]]></Node>
<StgValue><ssdm name="and_ln36_6"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:96 %xor_ln36_13 = xor i1 %tmp_179, i1 %tmp_180

]]></Node>
<StgValue><ssdm name="xor_ln36_13"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:97 %select_ln36_12 = select i1 %and_ln36_6, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln36_12"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:98 %select_ln36_13 = select i1 %xor_ln36_13, i24 %select_ln36_12, i24 %add_ln36_12

]]></Node>
<StgValue><ssdm name="select_ln36_13"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:99 %sext_ln36_14 = sext i24 %select_ln36_13

]]></Node>
<StgValue><ssdm name="sext_ln36_14"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="11">
<![CDATA[
for.body23.split:100 %A_7_load = load i11 %A_7_addr

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="25" op_0_bw="24">
<![CDATA[
for.body23.split:101 %sext_ln36_15 = sext i24 %A_7_load

]]></Node>
<StgValue><ssdm name="sext_ln36_15"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body23.split:102 %add_ln36_14 = add i24 %A_7_load, i24 %select_ln36_13

]]></Node>
<StgValue><ssdm name="add_ln36_14"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body23.split:103 %add_ln36_15 = add i25 %sext_ln36_14, i25 %sext_ln36_15

]]></Node>
<StgValue><ssdm name="add_ln36_15"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
for.body23.split:104 %tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_15, i32 24

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.body23.split:105 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_14, i32 23

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:106 %xor_ln36_14 = xor i1 %tmp_181, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln36_14"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:107 %and_ln36_7 = and i1 %tmp_182, i1 %xor_ln36_14

]]></Node>
<StgValue><ssdm name="and_ln36_7"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body23.split:108 %xor_ln36_15 = xor i1 %tmp_181, i1 %tmp_182

]]></Node>
<StgValue><ssdm name="xor_ln36_15"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:109 %select_ln36_14 = select i1 %and_ln36_7, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln36_14"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body23.split:110 %select_ln36_15 = select i1 %xor_ln36_15, i24 %select_ln36_14, i24 %add_ln36_14

]]></Node>
<StgValue><ssdm name="select_ln36_15"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body23.split:113 %store_ln36 = store i24 %select_ln36_15, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
for.body23.split:114 %br_ln33 = br void %for.body23

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
