# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:11:10 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:11:10 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:11:10 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 09:11:11 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:11:11 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:11:11 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:11:11 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom
# 	Nordstrom_testbench
# End time: 09:11:12 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 09:11:12 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:15:03 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:15:03 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:15:03 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 09:15:03 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:15:04 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:15:04 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:15:04 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom
# 	Nordstrom_testbench
# End time: 09:15:04 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:15:06 on Jan 27,2025, Elapsed time: 0:03:54
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 09:15:06 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:16:36 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:16:36 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:16:36 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 09:16:37 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:16:37 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:16:37 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:16:37 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom
# 	Nordstrom_testbench
# End time: 09:16:37 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:16:39 on Jan 27,2025, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 09:16:39 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:05 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:18:05 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:05 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 09:18:05 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:05 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:18:05 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:05 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom
# 	Nordstrom_testbench
# End time: 09:18:06 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:18:07 on Jan 27,2025, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 09:18:07 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:14 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:19:14 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:14 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 09:19:15 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:15 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:19:15 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:15 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom
# 	Nordstrom_testbench
# End time: 09:19:15 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:19:17 on Jan 27,2025, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 09:19:17 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:05 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:21:05 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:05 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 09:21:05 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:05 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:21:06 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:06 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom
# 	Nordstrom_testbench
# End time: 09:21:06 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:21:08 on Jan 27,2025, Elapsed time: 0:01:51
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 09:21:08 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:45 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:21:46 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:46 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 09:21:46 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:46 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:21:46 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:46 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom
# 	Nordstrom_testbench
# End time: 09:21:47 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:21:48 on Jan 27,2025, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 09:21:48 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:47 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:22:47 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:47 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 09:22:47 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:47 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:22:47 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:47 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom
# 	Nordstrom_testbench
# End time: 09:22:48 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:22:55 on Jan 27,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 09:22:55 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:30 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:25:31 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:31 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 09:25:31 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:31 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:25:31 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:31 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom_testbench
# End time: 09:25:32 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:25:33 on Jan 27,2025, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 09:25:33 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.Nordstrom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:35:30 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:35:30 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:35:30 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 09:35:31 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:35:31 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:35:31 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:35:31 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom_testbench
# End time: 09:35:32 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:35:33 on Jan 27,2025, Elapsed time: 0:10:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 09:35:33 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.Nordstrom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./Nordstrom.sv(42)
#    Time: 10240 ps  Iteration: 0  Instance: /Nordstrom_testbench
# Break in Module Nordstrom_testbench at ./Nordstrom.sv line 42
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:08 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:36:09 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:09 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 09:36:09 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:09 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:36:10 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:10 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom_testbench
# End time: 09:36:10 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:36:12 on Jan 27,2025, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 09:36:12 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.Nordstrom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./Nordstrom.sv(42)
#    Time: 10240 ps  Iteration: 0  Instance: /Nordstrom_testbench
# Break in Module Nordstrom_testbench at ./Nordstrom.sv line 42
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:42 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:36:42 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:42 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 09:36:43 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:43 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:36:43 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:43 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom_testbench
# End time: 09:36:44 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:36:54 on Jan 27,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 09:36:54 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.Nordstrom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:41:40 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:41:40 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:41:40 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 09:41:41 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:41:41 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:41:41 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:41:41 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom_testbench
# End time: 09:41:41 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:41:43 on Jan 27,2025, Elapsed time: 0:04:49
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 09:41:43 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.Nordstrom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:50 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 09:49:50 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:50 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 09:49:51 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:51 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 09:49:51 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:51 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom_testbench
# End time: 09:49:51 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:49:53 on Jan 27,2025, Elapsed time: 0:08:10
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 09:49:53 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.Nordstrom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:36 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:10:36 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:36 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 10:10:36 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:36 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 10:10:36 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:10:36 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom_testbench
# End time: 10:10:37 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:10:39 on Jan 27,2025, Elapsed time: 0:20:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 10:10:39 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.Nordstrom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:40 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:18:40 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:40 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 10:18:40 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:40 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 10:18:40 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:40 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom_testbench
# End time: 10:18:41 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:18:43 on Jan 27,2025, Elapsed time: 0:08:04
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 10:18:43 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.Nordstrom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:39 on Jan 27,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:23:39 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:39 on Jan 27,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 10:23:40 on Jan 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:40 on Jan 27,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 10:23:40 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:40 on Jan 27,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom_testbench
# End time: 10:23:40 on Jan 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:23:42 on Jan 27,2025, Elapsed time: 0:04:59
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Nordstrom_testbench 
# Start time: 10:23:42 on Jan 27,2025
# Loading sv_std.std
# Loading work.Nordstrom_testbench
# Loading work.Nordstrom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 11:35:15 on Jan 27,2025, Elapsed time: 1:11:33
# Errors: 0, Warnings: 0
