Analysis & Synthesis report for voice_coder
Sat Dec 22 11:55:35 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |voice_coder|I2C_Audio_Config:myconfig|mi2c_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated
 18. Source assignments for ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated
 19. Parameter Settings for User Entity Instance: audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: clkgen:my_i2c_clk
 21. Parameter Settings for User Entity Instance: I2C_Audio_Config:myconfig
 22. Parameter Settings for User Entity Instance: ram2:inq1|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: ram2:outq2|altsyncram:altsyncram_component
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "ram2:outq2"
 26. Port Connectivity Checks: "ram2:inq1"
 27. Port Connectivity Checks: "I2C_Audio_Config:myconfig|I2C_Controller:u0"
 28. Port Connectivity Checks: "clkgen:my_i2c_clk"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 22 11:55:35 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; voice_coder                                 ;
; Top-level Entity Name           ; voice_coder                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 178                                         ;
; Total pins                      ; 168                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 32,768                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; voice_coder        ; voice_coder        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library   ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+-----------+
; voice_coder.v                    ; yes             ; User Verilog HDL File        ; D:/My_design/voice_coder/voice_coder.v                                       ;           ;
; I2C_Audio_Config.v               ; yes             ; User Verilog HDL File        ; D:/My_design/voice_coder/I2C_Audio_Config.v                                  ;           ;
; clkgen.v                         ; yes             ; User Verilog HDL File        ; D:/My_design/voice_coder/clkgen.v                                            ;           ;
; I2C_Controller.v                 ; yes             ; User Verilog HDL File        ; D:/My_design/voice_coder/I2C_Controller.v                                    ;           ;
; I2S_Audio.v                      ; yes             ; User Verilog HDL File        ; D:/My_design/voice_coder/I2S_Audio.v                                         ;           ;
; Sin_Generator.v                  ; yes             ; User Verilog HDL File        ; D:/My_design/voice_coder/Sin_Generator.v                                     ;           ;
; audio_clk.v                      ; yes             ; User Wizard-Generated File   ; D:/My_design/voice_coder/audio_clk.v                                         ; audio_clk ;
; audio_clk/audio_clk_0002.v       ; yes             ; User Verilog HDL File        ; D:/My_design/voice_coder/audio_clk/audio_clk_0002.v                          ; audio_clk ;
; I2S_Audioin.v                    ; yes             ; User Verilog HDL File        ; D:/My_design/voice_coder/I2S_Audioin.v                                       ;           ;
; ram2.v                           ; yes             ; User Wizard-Generated File   ; D:/My_design/voice_coder/ram2.v                                              ;           ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v          ;           ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;           ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;           ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;           ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;           ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;           ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;           ;
; db/altsyncram_jht1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/My_design/voice_coder/db/altsyncram_jht1.tdf                              ;           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+-----------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 163            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 300            ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 21             ;
;     -- 5 input functions                    ; 40             ;
;     -- 4 input functions                    ; 68             ;
;     -- <=3 input functions                  ; 169            ;
;                                             ;                ;
; Dedicated logic registers                   ; 178            ;
;                                             ;                ;
; I/O pins                                    ; 168            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 32768          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 107            ;
; Total fan-out                               ; 2489           ;
; Average fan-out                             ; 2.86           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Entity Name      ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+------------------+--------------+
; |voice_coder                              ; 300 (134)           ; 178 (71)                  ; 32768             ; 0          ; 168  ; 0            ; |voice_coder                                                                           ; voice_coder      ; work         ;
;    |I2C_Audio_Config:myconfig|            ; 46 (20)             ; 38 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |voice_coder|I2C_Audio_Config:myconfig                                                 ; I2C_Audio_Config ; work         ;
;       |I2C_Controller:u0|                 ; 26 (26)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |voice_coder|I2C_Audio_Config:myconfig|I2C_Controller:u0                               ; I2C_Controller   ; work         ;
;    |I2S_Audio:myaudio|                    ; 27 (27)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |voice_coder|I2S_Audio:myaudio                                                         ; I2S_Audio        ; work         ;
;    |I2S_Audioin:myaudioin|                ; 53 (53)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |voice_coder|I2S_Audioin:myaudioin                                                     ; I2S_Audioin      ; work         ;
;    |audio_clk:u1|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |voice_coder|audio_clk:u1                                                              ; audio_clk        ; audio_clk    ;
;       |audio_clk_0002:audio_clk_inst|     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |voice_coder|audio_clk:u1|audio_clk_0002:audio_clk_inst                                ; audio_clk_0002   ; audio_clk    ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |voice_coder|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i        ; altera_pll       ; work         ;
;    |clkgen:my_i2c_clk|                    ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |voice_coder|clkgen:my_i2c_clk                                                         ; clkgen           ; work         ;
;    |ram2:inq1|                            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |voice_coder|ram2:inq1                                                                 ; ram2             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |voice_coder|ram2:inq1|altsyncram:altsyncram_component                                 ; altsyncram       ; work         ;
;          |altsyncram_jht1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |voice_coder|ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated  ; altsyncram_jht1  ; work         ;
;    |ram2:outq2|                           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |voice_coder|ram2:outq2                                                                ; ram2             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |voice_coder|ram2:outq2|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;          |altsyncram_jht1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |voice_coder|ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated ; altsyncram_jht1  ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |voice_coder|ram2:inq1    ; ram2.v          ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |voice_coder|ram2:outq2   ; ram2.v          ;
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |voice_coder|audio_clk:u1 ; audio_clk.v     ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |voice_coder|I2C_Audio_Config:myconfig|mi2c_state             ;
+---------------+---------------+---------------+---------------+---------------+
; Name          ; mi2c_state.11 ; mi2c_state.10 ; mi2c_state.01 ; mi2c_state.00 ;
+---------------+---------------+---------------+---------------+---------------+
; mi2c_state.00 ; 0             ; 0             ; 0             ; 0             ;
; mi2c_state.01 ; 0             ; 0             ; 1             ; 1             ;
; mi2c_state.10 ; 0             ; 1             ; 0             ; 1             ;
; mi2c_state.11 ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; I2S_Audioin:myaudioin|audiodata[0]                  ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[1]                  ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[2]                  ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[3]                  ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[4]                  ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[5]                  ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[6]                  ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[7]                  ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[8]                  ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[9]                  ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[10]                 ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[11]                 ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[12]                 ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[13]                 ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[14]                 ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; I2S_Audioin:myaudioin|audiodata[15]                 ; I2S_Audioin:myaudioin|Decoder0 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+------------------------------------------------------------+---------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                            ;
+------------------------------------------------------------+---------------------------------------------------------------+
; I2C_Audio_Config:myconfig|mi2c_data[22,23]                 ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|mi2c_data[20,21]                 ; Stuck at VCC due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|mi2c_data[19]                    ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|mi2c_data[18]                    ; Stuck at VCC due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|mi2c_data[16,17]                 ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[22,23]      ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[20,21]      ; Stuck at VCC due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[19]         ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[18]         ; Stuck at VCC due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[16,17]      ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|mi2c_data[7,8,13..15]            ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[7,8,13..15] ; Stuck at GND due to stuck port data_in                        ;
; rdaddr[0]                                                  ; Merged with cntread[0]                                        ;
; I2C_Audio_Config:myconfig|mi2c_state~8                     ; Lost fanout                                                   ;
; I2C_Audio_Config:myconfig|mi2c_state~9                     ; Lost fanout                                                   ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[6]          ; Merged with I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[5] ;
; I2C_Audio_Config:myconfig|mi2c_data[6]                     ; Merged with I2C_Audio_Config:myconfig|mi2c_data[5]            ;
; Total Number of Removed Registers = 31                     ;                                                               ;
+------------------------------------------------------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                              ;
+-----------------------------------------+---------------------------+----------------------------------------------------+
; Register name                           ; Reason for Removal        ; Registers Removed due to This Register             ;
+-----------------------------------------+---------------------------+----------------------------------------------------+
; I2C_Audio_Config:myconfig|mi2c_data[23] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[23] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[22] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[22] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[21] ; Stuck at VCC              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[21] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[20] ; Stuck at VCC              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[20] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[19] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[19] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[18] ; Stuck at VCC              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[18] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[17] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[17] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[16] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[16] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[15] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[15] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[14] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[14] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[13] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[13] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[8]  ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[8]  ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[7]  ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[7]  ;
;                                         ; due to stuck port data_in ;                                                    ;
+-----------------------------------------+---------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 178   ;
; Number of registers using Synchronous Clear  ; 75    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 54    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 73    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SCLK          ; 2       ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[5] ; 14      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[4] ; 11      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[3] ; 17      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[2] ; 11      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[1] ; 12      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[0] ; 17      ;
; outqreadaddr[0]                                           ; 3       ;
; outqreadaddr[8]                                           ; 2       ;
; outqreadaddr[9]                                           ; 2       ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|END           ; 4       ;
; cntwrite[8]                                               ; 15      ;
; cntwrite[9]                                               ; 15      ;
; cntwrite[0]                                               ; 3       ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 15                   ;         ;
+-----------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |voice_coder|clkgen:my_i2c_clk|clkcount[18]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |voice_coder|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[3] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |voice_coder|I2C_Audio_Config:myconfig|Selector1                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; true                   ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 18.432000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:my_i2c_clk ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; clk_freq       ; 10000 ; Signed Integer                        ;
; countlimit     ; 2500  ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_Audio_Config:myconfig ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; total_cmd      ; 11    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram2:inq1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 16                   ; Signed Integer             ;
; WIDTHAD_B                          ; 10                   ; Signed Integer             ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_jht1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram2:outq2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 16                   ; Signed Integer              ;
; WIDTHAD_B                          ; 10                   ; Signed Integer              ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_jht1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 2                                          ;
; Entity Instance                           ; ram2:inq1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 16                                         ;
;     -- NUMWORDS_A                         ; 1024                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 16                                         ;
;     -- NUMWORDS_B                         ; 1024                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; ram2:outq2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 16                                         ;
;     -- NUMWORDS_A                         ; 1024                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 16                                         ;
;     -- NUMWORDS_B                         ; 1024                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "ram2:outq2"    ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; rdclock ; Input ; Info     ; Stuck at GND ;
; rden    ; Input ; Info     ; Stuck at VCC ;
+---------+-------+----------+--------------+


+-------------------------------------------+
; Port Connectivity Checks: "ram2:inq1"     ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; wrclock ; Input ; Info     ; Stuck at GND ;
; wren    ; Input ; Info     ; Stuck at VCC ;
+---------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_Audio_Config:myconfig|I2C_Controller:u0"                                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ACK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; W_R  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "clkgen:my_i2c_clk" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; clken ; Input ; Info     ; Stuck at VCC       ;
+-------+-------+----------+--------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 178                         ;
;     CLR               ; 18                          ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 59                          ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 33                          ;
;     plain             ; 22                          ;
; arriav_io_obuf        ; 24                          ;
; arriav_lcell_comb     ; 306                         ;
;     arith             ; 130                         ;
;         1 data inputs ; 126                         ;
;         2 data inputs ; 4                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 174                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 26                          ;
;         4 data inputs ; 68                          ;
;         5 data inputs ; 40                          ;
;         6 data inputs ; 21                          ;
; boundary_port         ; 168                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 5.90                        ;
; Average LUT depth     ; 2.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Dec 22 11:55:11 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off voice_coder -c voice_coder
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "in_fft.qsys"
Info (12250): 2018.12.22.11:55:25 Progress: Loading voice_coder/in_fft.qsys
Info (12250): 2018.12.22.11:55:25 Progress: Reading input file
Info (12250): 2018.12.22.11:55:25 Progress: Adding fft_ii_0 [altera_fft_ii 17.1]
Info (12250): 2018.12.22.11:55:25 Progress: Parameterizing module fft_ii_0
Info (12250): 2018.12.22.11:55:25 Progress: Building connections
Info (12250): 2018.12.22.11:55:25 Progress: Parameterizing connections
Info (12250): 2018.12.22.11:55:25 Progress: Validating
Info (12250): 2018.12.22.11:55:26 Progress: Done reading input file
Info (12250): In_fft.fft_ii_0: Radix-2 digit reverse implied
Info (12250): In_fft: Generating in_fft "in_fft" for QUARTUS_SYNTH
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi3.hex
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr2.hex
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi4.hex
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr3.hex
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr4.hex
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi1.hex
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi2.hex
Info (12250): Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr1.hex
Info (12250): Fft_ii_0: "in_fft" instantiated altera_fft_ii "fft_ii_0"
Info (12250): In_fft: Done "in_fft" with 2 modules, 50 files
Info (12249): Finished elaborating Platform Designer system entity "in_fft.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file voice_coder.v
    Info (12023): Found entity 1: voice_coder File: D:/My_design/voice_coder/voice_coder.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file freq_change.v
    Info (12023): Found entity 1: freq_change File: D:/My_design/voice_coder/freq_change.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file in_fft/synthesis/in_fft.v
    Info (12023): Found entity 1: in_fft File: D:/My_design/voice_coder/in_fft/synthesis/in_fft.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (in_fft) File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (in_fft) File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (in_fft) File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file in_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file in_fft/synthesis/submodules/hyper_opt_off_pkg.vhd
    Info (12022): Found design unit 1: hyper_opt_pkg (in_fft) File: D:/My_design/voice_coder/in_fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file in_fft/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (in_fft) File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file in_fft/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: D:/My_design/voice_coder/in_fft/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file in_fft/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: D:/My_design/voice_coder/in_fft/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (in_fft) File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 111
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 89
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 84
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2 File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 149
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 120
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 145
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 128
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_fp File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 160
    Info (12023): Found entity 1: auk_dspip_r22sdf_core File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 116
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 92
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 182
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 97
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 103
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 174
    Info (12023): Found entity 1: auk_dspip_r22sdf_top File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 99
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom File: D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file in_fft/synthesis/submodules/in_fft_fft_ii_0.sv
    Info (12023): Found entity 1: in_fft_fft_ii_0 File: D:/My_design/voice_coder/in_fft/synthesis/submodules/in_fft_fft_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file fft_and_ifft.v
    Info (12023): Found entity 1: fft_and_ifft File: D:/My_design/voice_coder/fft_and_ifft.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_audio_config.v
    Info (12023): Found entity 1: I2C_Audio_Config File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.v
    Info (12023): Found entity 1: clkgen File: D:/My_design/voice_coder/clkgen.v Line: 23
Warning (10238): Verilog Module Declaration warning at I2C_Controller.v(55): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "I2C_Controller" File: D:/My_design/voice_coder/I2C_Controller.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/My_design/voice_coder/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file i2s_audio.v
    Info (12023): Found entity 1: I2S_Audio File: D:/My_design/voice_coder/I2S_Audio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sin_generator.v
    Info (12023): Found entity 1: Sin_Generator File: D:/My_design/voice_coder/Sin_Generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_clk.v
    Info (12023): Found entity 1: audio_clk File: D:/My_design/voice_coder/audio_clk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audio_clk/audio_clk_0002.v
    Info (12023): Found entity 1: audio_clk_0002 File: D:/My_design/voice_coder/audio_clk/audio_clk_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file i2s_audioin.v
    Info (12023): Found entity 1: I2S_Audioin File: D:/My_design/voice_coder/I2S_Audioin.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO File: D:/My_design/voice_coder/FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2.v
    Info (12023): Found entity 1: ram2 File: D:/My_design/voice_coder/ram2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mul_hanning.v
    Info (12023): Found entity 1: mul_hanning File: D:/My_design/voice_coder/mul_hanning.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hanning.v
    Info (12023): Found entity 1: hanning File: D:/My_design/voice_coder/hanning.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram512.v
    Info (12023): Found entity 1: ram512 File: D:/My_design/voice_coder/ram512.v Line: 39
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/in_fft.v" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/in_fft.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/in_fft.v
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_dual_port_ram.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/altera_fft_dual_port_ram.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_dual_port_rom.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/altera_fft_dual_port_rom.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_mult_add.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/altera_fft_mult_add.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_single_port_rom.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/altera_fft_single_port_rom.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/apn_fft_mult_can.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_can.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/apn_fft_mult_can.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/apn_fft_mult_cpx.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/apn_fft_mult_cpx.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/apn_fft_mult_cpx_1825.v" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/apn_fft_mult_cpx_1825.v
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_sink.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_sink.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_source.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_source.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_bit_reverse_addr_control.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_bit_reverse_addr_control.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_bit_reverse_core.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_bit_reverse_core.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_lib_pkg.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_lib_pkg.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_math_pkg.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_math_pkg.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_adder_fp.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_adder_fp.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_addsub.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_addsub.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_bf_control.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_bf_control.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_bfi.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_bfi.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_bfii.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_bfii.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_cma.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_fp.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_fp.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_core.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_core.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_counter.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_counter.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_delay.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_delay.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_enable_control.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_enable_control.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_lib_pkg.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_lib_pkg.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_stage.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_stage.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_pipe.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_pipe.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_top.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_top.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_twrom.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_twrom.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_roundsat.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_roundsat.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_roundsat.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_text_pkg.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_text_pkg.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/auk_fft_pkg.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/auk_fft_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_fft_pkg.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/counter_module.sv" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/counter_module.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/counter_module.sv
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/hyper_opt_off_pkg.vhd" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/hyper_opt_off_pkg.vhd
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/hyper_pipeline_interface.v" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/hyper_pipeline_interface.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/hyper_pipeline_interface.v
Info (15248): File "d:/my_design/voice_coder/db/ip/in_fft/submodules/in_fft_fft_ii_0.sv" is a duplicate of already analyzed file "D:/My_design/voice_coder/in_fft/synthesis/submodules/in_fft_fft_ii_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/in_fft_fft_ii_0.sv
Info (12127): Elaborating entity "voice_coder" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at voice_coder.v(459): inferring latch(es) for variable "led", which holds its previous value in one or more paths through the always construct File: D:/My_design/voice_coder/voice_coder.v Line: 459
Warning (10030): Net "clk_test" at voice_coder.v(96) has no driver or initial value, using a default initial value '0' File: D:/My_design/voice_coder/voice_coder.v Line: 96
Warning (10034): Output port "LEDR[7]" at voice_coder.v(21) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 21
Warning (10034): Output port "LEDR[5..3]" at voice_coder.v(21) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 21
Warning (10034): Output port "HEX4" at voice_coder.v(28) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 28
Warning (10034): Output port "HEX5" at voice_coder.v(29) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 29
Warning (10034): Output port "DRAM_ADDR" at voice_coder.v(32) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 32
Warning (10034): Output port "DRAM_BA" at voice_coder.v(33) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 33
Warning (10034): Output port "VGA_B" at voice_coder.v(53) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 53
Warning (10034): Output port "VGA_G" at voice_coder.v(55) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 55
Warning (10034): Output port "VGA_R" at voice_coder.v(57) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 57
Warning (10034): Output port "DRAM_CAS_N" at voice_coder.v(34) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 34
Warning (10034): Output port "DRAM_CKE" at voice_coder.v(35) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 35
Warning (10034): Output port "DRAM_CLK" at voice_coder.v(36) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 36
Warning (10034): Output port "DRAM_CS_N" at voice_coder.v(37) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 37
Warning (10034): Output port "DRAM_LDQM" at voice_coder.v(39) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 39
Warning (10034): Output port "DRAM_RAS_N" at voice_coder.v(40) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 40
Warning (10034): Output port "DRAM_UDQM" at voice_coder.v(41) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 41
Warning (10034): Output port "DRAM_WE_N" at voice_coder.v(42) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 42
Warning (10034): Output port "TD_RESET_N" at voice_coder.v(48) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 48
Warning (10034): Output port "VGA_BLANK_N" at voice_coder.v(52) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 52
Warning (10034): Output port "VGA_CLK" at voice_coder.v(54) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 54
Warning (10034): Output port "VGA_HS" at voice_coder.v(56) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 56
Warning (10034): Output port "VGA_SYNC_N" at voice_coder.v(58) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 58
Warning (10034): Output port "VGA_VS" at voice_coder.v(59) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 59
Warning (10034): Output port "ADC_CONVST" at voice_coder.v(76) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 76
Warning (10034): Output port "ADC_DIN" at voice_coder.v(77) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 77
Warning (10034): Output port "ADC_SCLK" at voice_coder.v(79) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 79
Warning (10034): Output port "IRDA_TXD" at voice_coder.v(88) has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 88
Info (10041): Inferred latch for "led" at voice_coder.v(459) File: D:/My_design/voice_coder/voice_coder.v Line: 459
Info (12128): Elaborating entity "audio_clk" for hierarchy "audio_clk:u1" File: D:/My_design/voice_coder/voice_coder.v Line: 151
Info (12128): Elaborating entity "audio_clk_0002" for hierarchy "audio_clk:u1|audio_clk_0002:audio_clk_inst" File: D:/My_design/voice_coder/audio_clk.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" File: D:/My_design/voice_coder/audio_clk/audio_clk_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" File: D:/My_design/voice_coder/audio_clk/audio_clk_0002.v Line: 85
Info (12133): Instantiated megafunction "audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/My_design/voice_coder/audio_clk/audio_clk_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "18.432000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:my_i2c_clk" File: D:/My_design/voice_coder/voice_coder.v Line: 154
Info (12128): Elaborating entity "I2C_Audio_Config" for hierarchy "I2C_Audio_Config:myconfig" File: D:/My_design/voice_coder/voice_coder.v Line: 157
Warning (10030): Net "audio_reg.data_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_reg.waddr_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_cmd.data_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 25
Warning (10030): Net "audio_cmd.waddr_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 25
Warning (10030): Net "audio_reg.we_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_cmd.we_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 25
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_Audio_Config:myconfig|I2C_Controller:u0" File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 68
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: D:/My_design/voice_coder/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: D:/My_design/voice_coder/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(89): truncated value with size 32 to match size of target (6) File: D:/My_design/voice_coder/I2C_Controller.v Line: 89
Info (12128): Elaborating entity "I2S_Audio" for hierarchy "I2S_Audio:myaudio" File: D:/My_design/voice_coder/voice_coder.v Line: 159
Info (12128): Elaborating entity "I2S_Audioin" for hierarchy "I2S_Audioin:myaudioin" File: D:/My_design/voice_coder/voice_coder.v Line: 162
Warning (10036): Verilog HDL or VHDL warning at I2S_Audioin.v(20): object "datacount" assigned a value but never read File: D:/My_design/voice_coder/I2S_Audioin.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at I2S_Audioin.v(97): inferring latch(es) for variable "audiodata", which holds its previous value in one or more paths through the always construct File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[0]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[1]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[2]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[3]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[4]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[5]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[6]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[7]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[8]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[9]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[10]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[11]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[12]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[13]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[14]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (10041): Inferred latch for "audiodata[15]" at I2S_Audioin.v(97) File: D:/My_design/voice_coder/I2S_Audioin.v Line: 97
Info (12128): Elaborating entity "ram2" for hierarchy "ram2:inq1" File: D:/My_design/voice_coder/voice_coder.v Line: 177
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram2:inq1|altsyncram:altsyncram_component" File: D:/My_design/voice_coder/ram2.v Line: 93
Info (12130): Elaborated megafunction instantiation "ram2:inq1|altsyncram:altsyncram_component" File: D:/My_design/voice_coder/ram2.v Line: 93
Info (12133): Instantiated megafunction "ram2:inq1|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/voice_coder/ram2.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jht1.tdf
    Info (12023): Found entity 1: altsyncram_jht1 File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jht1" for hierarchy "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "I2C_Audio_Config:myconfig|audio_reg" is uninferred due to inappropriate RAM size File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 24
    Info (276004): RAM logic "I2C_Audio_Config:myconfig|audio_cmd" is uninferred due to inappropriate RAM size File: D:/My_design/voice_coder/I2C_Audio_Config.v Line: 25
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/My_design/voice_coder/db/voice_coder.ram0_I2C_Audio_Config_f19a1d43.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/My_design/voice_coder/db/voice_coder.ram1_I2C_Audio_Config_f19a1d43.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12189): Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design
    Warning (12191): Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature
        Warning (12192): "FFT/IFFT" does not support the Intel FPGA IP Evaluation Mode feature
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_ADCLRCK" and its non-tri-state driver. File: D:/My_design/voice_coder/voice_coder.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: D:/My_design/voice_coder/voice_coder.v Line: 64
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: D:/My_design/voice_coder/voice_coder.v Line: 66
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 38
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 70
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 71
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 72
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: D:/My_design/voice_coder/voice_coder.v Line: 73
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_ADCLRCK" is moved to its source File: D:/My_design/voice_coder/voice_coder.v Line: 63
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth" File: D:/My_design/voice_coder/voice_coder.v Line: 63
    Warning (13010): Node "AUD_BCLK~synth" File: D:/My_design/voice_coder/voice_coder.v Line: 64
    Warning (13010): Node "AUD_DACLRCK~synth" File: D:/My_design/voice_coder/voice_coder.v Line: 66
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at VCC File: D:/My_design/voice_coder/voice_coder.v Line: 21
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 32
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 33
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 33
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 34
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 35
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 36
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 37
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 39
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 40
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 41
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 42
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 48
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 52
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 53
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 53
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 53
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 53
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 53
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 53
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 53
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 53
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 54
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 55
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 55
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 55
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 55
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 55
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 55
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 55
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 55
    Warning (13410): Pin "VGA_HS" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 56
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 57
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 57
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 57
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 57
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 57
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 57
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 57
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 57
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 58
    Warning (13410): Pin "VGA_VS" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 59
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 76
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 77
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 79
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: D:/My_design/voice_coder/voice_coder.v Line: 88
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 21 assignments for entity "in_fft" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "in_fft_fft_ii_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file D:/My_design/voice_coder/voice_coder.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a0" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a1" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a2" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a3" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a4" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a5" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a6" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a7" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a8" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a9" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a10" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a11" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a12" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a13" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a14" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:outq2|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a15" has a port clk1 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a0" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a1" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a2" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a3" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a4" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a5" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a6" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a7" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a8" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a9" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a10" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a11" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a12" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a13" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a14" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (15400): WYSIWYG primitive "ram2:inq1|altsyncram:altsyncram_component|altsyncram_jht1:auto_generated|ram_block1a15" has a port clk0 that is stuck at GND File: D:/My_design/voice_coder/db/altsyncram_jht1.tdf Line: 34
Warning (21074): Design contains 28 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: D:/My_design/voice_coder/voice_coder.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/My_design/voice_coder/voice_coder.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/My_design/voice_coder/voice_coder.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/My_design/voice_coder/voice_coder.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/My_design/voice_coder/voice_coder.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/My_design/voice_coder/voice_coder.v Line: 15
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/My_design/voice_coder/voice_coder.v Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/My_design/voice_coder/voice_coder.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/My_design/voice_coder/voice_coder.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/My_design/voice_coder/voice_coder.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/My_design/voice_coder/voice_coder.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/My_design/voice_coder/voice_coder.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/My_design/voice_coder/voice_coder.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/My_design/voice_coder/voice_coder.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/My_design/voice_coder/voice_coder.v Line: 18
    Warning (15610): No output dependent on input pin "TD_CLK27" File: D:/My_design/voice_coder/voice_coder.v Line: 45
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: D:/My_design/voice_coder/voice_coder.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: D:/My_design/voice_coder/voice_coder.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: D:/My_design/voice_coder/voice_coder.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: D:/My_design/voice_coder/voice_coder.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: D:/My_design/voice_coder/voice_coder.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: D:/My_design/voice_coder/voice_coder.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: D:/My_design/voice_coder/voice_coder.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: D:/My_design/voice_coder/voice_coder.v Line: 46
    Warning (15610): No output dependent on input pin "TD_HS" File: D:/My_design/voice_coder/voice_coder.v Line: 47
    Warning (15610): No output dependent on input pin "TD_VS" File: D:/My_design/voice_coder/voice_coder.v Line: 49
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: D:/My_design/voice_coder/voice_coder.v Line: 78
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: D:/My_design/voice_coder/voice_coder.v Line: 86
Info (21057): Implemented 543 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 112 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 342 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 216 warnings
    Info: Peak virtual memory: 4914 megabytes
    Info: Processing ended: Sat Dec 22 11:55:35 2018
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/My_design/voice_coder/voice_coder.map.smsg.


