 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : onoff_filter_comp_center
Version: P-2019.03
Date   : Fri Apr 22 19:51:13 2022
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: isOnCenter/y_reg
              (negative level-sensitive latch)
  Endpoint: on_center_out
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  onoff_filter_comp_center
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  isOnCenter/y_reg/GN (DLL_X1)             0.00       0.00 f
  isOnCenter/y_reg/Q (DLL_X1)              0.07       0.07 f
  isOnCenter/y (earlier_than_1)            0.00       0.07 f
  on_center_out (out)                      0.00       0.07 f
  data arrival time                                   0.07
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: isOffCenter/y_reg
              (negative level-sensitive latch)
  Endpoint: off_center_out
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  onoff_filter_comp_center
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  isOffCenter/y_reg/GN (DLL_X1)            0.00       0.00 f
  isOffCenter/y_reg/Q (DLL_X1)             0.07       0.07 f
  isOffCenter/y (earlier_than_0)           0.00       0.07 f
  off_center_out (out)                     0.00       0.07 f
  data arrival time                                   0.07
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: isOnCenter/y_reg
              (negative level-sensitive latch)
  Endpoint: on_center_out
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  onoff_filter_comp_center
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  isOnCenter/y_reg/GN (DLL_X1)             0.00       0.00 f
  isOnCenter/y_reg/Q (DLL_X1)              0.05       0.05 r
  isOnCenter/y (earlier_than_1)            0.00       0.05 r
  on_center_out (out)                      0.00       0.05 r
  data arrival time                                   0.05
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: isOffCenter/y_reg
              (negative level-sensitive latch)
  Endpoint: off_center_out
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  onoff_filter_comp_center
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  isOffCenter/y_reg/GN (DLL_X1)            0.00       0.00 f
  isOffCenter/y_reg/Q (DLL_X1)             0.04       0.04 r
  isOffCenter/y (earlier_than_0)           0.00       0.04 r
  off_center_out (out)                     0.00       0.04 r
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


1
