#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue May 22 10:20:49 2018
# Process ID: 10200
# Current directory: F:/FPGA/Basys3/project/05_decoder_display/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6428 F:\FPGA\Basys3\project\05_decoder_display\prj\project_1.xpr
# Log file: F:/FPGA/Basys3/project/05_decoder_display/prj/vivado.log
# Journal file: F:/FPGA/Basys3/project/05_decoder_display/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 793.012 ; gain = 109.297
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/decoder_display.v] -no_script -reset -force -quiet
remove_files  F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/decoder_display.v
file delete -force F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/decoder_display.v
close [ open F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v w ]
add_files F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v
launch_runs synth_1 -jobs 4
[Tue May 22 11:08:27 2018] Launched synth_1...
Run output will be captured here: F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/synth_1/runme.log
file mkdir F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sim_1/new/seg_display_tb.v w ]
add_files -fileset sim_1 F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sim_1/new/seg_display_tb.v
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 22 11:10:09 2018] Launched synth_1...
Run output will be captured here: F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 22 11:12:08 2018] Launched synth_1...
Run output will be captured here: F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: seg_display
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 973.625 ; gain = 98.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seg_display' [F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_display' [F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v:28]
INFO: [Synth 8-226] default block is never used [F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v:34]
INFO: [Synth 8-6155] done synthesizing module 'decoder_display' (1#1) [F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v:28]
INFO: [Synth 8-6157] synthesizing module 'decoder2_4' [F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v:56]
INFO: [Synth 8-226] default block is never used [F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v:62]
INFO: [Synth 8-6155] done synthesizing module 'decoder2_4' (2#1) [F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v:56]
INFO: [Synth 8-6155] done synthesizing module 'seg_display' (3#1) [F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1015.461 ; gain = 140.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1015.461 ; gain = 140.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1015.461 ; gain = 140.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1332.438 ; gain = 457.031
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1332.438 ; gain = 457.031
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seg_display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seg_display_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-311] analyzing module decoder_display
INFO: [VRFC 10-311] analyzing module decoder2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sim_1/new/seg_display_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9194cb2053af4af0bd46c5e09dd006df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seg_display_tb_behav xil_defaultlib.seg_display_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_display
Compiling module xil_defaultlib.decoder2_4
Compiling module xil_defaultlib.seg_display
Compiling module xil_defaultlib.seg_display_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seg_display_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.sim/sim_1/behav/xsim/xsim.dir/seg_display_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.sim/sim_1/behav/xsim/xsim.dir/seg_display_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 22 11:25:55 2018. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 22 11:25:55 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1337.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seg_display_tb_behav -key {Behavioral:sim_1:Functional:seg_display_tb} -tclbatch {seg_display_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source seg_display_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.613 ; gain = 8.992
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seg_display_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 1346.613 ; gain = 8.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1347.371 ; gain = 0.539
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seg_display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seg_display_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-311] analyzing module decoder_display
INFO: [VRFC 10-311] analyzing module decoder2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sim_1/new/seg_display_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9194cb2053af4af0bd46c5e09dd006df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seg_display_tb_behav xil_defaultlib.seg_display_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_display
Compiling module xil_defaultlib.decoder2_4
Compiling module xil_defaultlib.seg_display
Compiling module xil_defaultlib.seg_display_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seg_display_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seg_display_tb_behav -key {Behavioral:sim_1:Functional:seg_display_tb} -tclbatch {seg_display_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source seg_display_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seg_display_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1349.598 ; gain = 2.227
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue May 22 11:33:09 2018] Launched synth_1...
Run output will be captured here: F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/synth_1

set_property IOSTANDARD LVCMOS33 [get_ports [list {data_display[3]} {data_display[2]} {data_display[1]} {data_display[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {segments[6]} {segments[5]} {segments[4]} {segments[3]} {segments[2]} {segments[1]} {segments[0]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {wei[1]} {wei[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {wei[1]} {wei[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {wei_sel[3]} {wei_sel[2]} {wei_sel[1]} {wei_sel[0]}]]
place_ports {wei_sel[3]} W4
set_property package_pin "" [get_ports [list  {wei_sel[3]}]]
set_property package_pin "" [get_ports [list  {wei_sel[2]}]]
place_ports {wei_sel[3]} W4
place_ports {wei_sel[2]} V4
place_ports {wei_sel[1]} U4
place_ports {wei_sel[0]} U2
set_property package_pin "" [get_ports [list  {segments[6]}]]
place_ports {segments[6]} W7
place_ports {segments[5]} W6
place_ports {segments[4]} U8
place_ports {segments[3]} V8
place_ports {segments[2]} U5
place_ports {segments[1]} V5
place_ports {segments[0]} U7
place_ports {data_display[3]} W17
place_ports {data_display[2]} W16
place_ports {data_display[1]} V16
place_ports {data_display[0]} V17
place_ports {wei[1]} V15
place_ports {wei[0]} W15
file mkdir F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/constrs_1/new
close [ open F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/constrs_1/new/top_xdc.xdc w ]
add_files -fileset constrs_1 F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/constrs_1/new/top_xdc.xdc
set_property target_constrs_file F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/constrs_1/new/top_xdc.xdc [current_fileset -constrset]
save_constraints -force
launch_runs synth_1 -jobs 4
[Tue May 22 11:44:45 2018] Launched synth_1...
Run output will be captured here: F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue May 22 11:46:43 2018] Launched impl_1...
Run output will be captured here: F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 22 11:49:42 2018] Launched impl_1...
Run output will be captured here: F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1378.207 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A377AAA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/impl_1/seg_display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 22 11:59:53 2018] Launched synth_1...
Run output will be captured here: F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/synth_1/runme.log
[Tue May 22 11:59:53 2018] Launched impl_1...
Run output will be captured here: F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/impl_1/seg_display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue May 22 12:10:20 2018. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 22 12:10:20 2018...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2143.938 ; gain = 0.000
open_project F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [IP_Flow 19-2338] Canceling the changes to the IP catalog. Reverting the catalog back to its previous state.
INFO: [IP_Flow 19-2340] The IP catalog has been returned to its previous state.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 22 12:25:18 2018...
