<stg><name>sha256_final</name>


<trans_list>

<trans id="191" from="1" to="2">
<condition id="44">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="1" to="5">
<condition id="55">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="2" to="3">
<condition id="45">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="2" to="2">
<condition id="47">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="3" to="4">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="4" to="4">
<condition id="52">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="4" to="6">
<condition id="53">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="5" to="5">
<condition id="57">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="5" to="4">
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="6" to="7">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="7" to="8">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="8" to="9">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="9" to="10">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="10" to="11">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="11" to="12">
<condition id="66">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="12" to="13">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="13" to="14">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="14" to="11">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %p_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read9)

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %p_read_6 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read8)

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %p_read_7 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read7)

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %p_read_8 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read6)

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %p_read_9 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read5)

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_read48 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read4)

]]></Node>
<StgValue><ssdm name="p_read48"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_read27 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)

]]></Node>
<StgValue><ssdm name="p_read27"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %p_read16 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)

]]></Node>
<StgValue><ssdm name="p_read16"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %p_read35 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)

]]></Node>
<StgValue><ssdm name="p_read35"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %ctx_bitlen_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_bitlen_0_read)

]]></Node>
<StgValue><ssdm name="ctx_bitlen_0_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %ctx_datalen_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_datalen_read)

]]></Node>
<StgValue><ssdm name="ctx_datalen_read_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp = icmp ult i32 %ctx_datalen_read_2, 56

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_s = zext i32 %ctx_datalen_read_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %ctx_data_addr = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="ctx_data_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:14  store i8 -128, i8* %ctx_data_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp, label %.preheader3.preheader, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %i_1_in = phi i32 [ %i_1, %2 ], [ %ctx_datalen_read_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1_in"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %i_1 = add i32 %i_1_in, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:2  %tmp_73 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %i_1, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader:3  %icmp = icmp eq i26 %tmp_73, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_69 = zext i32 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %ctx_data_addr_2 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %tmp_69

]]></Node>
<StgValue><ssdm name="ctx_data_addr_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:2  store i8 0, i8* %ctx_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8">
<![CDATA[
:0  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read16, i32 %p_read27, i32 %p_read48, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [64 x i8]* %ctx_data)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8">
<![CDATA[
:0  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read16, i32 %p_read27, i32 %p_read48, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [64 x i8]* %ctx_data)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="256">
<![CDATA[
:1  %ctx_state_0_ret4 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="ctx_state_0_ret4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="256">
<![CDATA[
:2  %ctx_state_1_ret5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="ctx_state_1_ret5"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="256">
<![CDATA[
:3  %ctx_state_2_ret6 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="ctx_state_2_ret6"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="256">
<![CDATA[
:4  %ctx_state_3_ret7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="ctx_state_3_ret7"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="256">
<![CDATA[
:5  %ctx_state_4_ret8 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="ctx_state_4_ret8"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="256">
<![CDATA[
:6  %ctx_state_5_ret9 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="ctx_state_5_ret9"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="256">
<![CDATA[
:7  %ctx_state_6_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="ctx_state_6_ret1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="256">
<![CDATA[
:8  %ctx_state_7_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="ctx_state_7_ret1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i6 [ 0, %3 ], [ %i_5, %5 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_70 = icmp eq i6 %i_2, -8

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_5 = add i6 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_70, label %.loopexit.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_71 = zext i6 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %ctx_data_addr_6 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="ctx_data_addr_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:2  store i8 0, i8* %ctx_data_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:8  %tmp_81 = shl i32 %ctx_datalen_read_2, 3

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:9  %tmp_72 = xor i32 %tmp_81, -1

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:10  %tmp_74 = icmp ugt i32 %ctx_bitlen_0_read_1, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:11  %tmp_75 = add i32 1, %p_read35

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:12  %tmp_102_read3 = select i1 %tmp_74, i32 %tmp_75, i32 %p_read35

]]></Node>
<StgValue><ssdm name="tmp_102_read3"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32">
<![CDATA[
.loopexit:13  %tmp_89 = trunc i32 %ctx_datalen_read_2 to i5

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.loopexit:14  %tmp_16 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_89, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32">
<![CDATA[
.loopexit:15  %tmp_92 = trunc i32 %ctx_bitlen_0_read_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="32">
<![CDATA[
.loopexit:16  %tmp_96 = trunc i32 %ctx_datalen_read_2 to i13

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
.loopexit:17  %tmp_14 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_96, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="32">
<![CDATA[
.loopexit:18  %tmp_100 = trunc i32 %ctx_bitlen_0_read_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="21" op_0_bw="32">
<![CDATA[
.loopexit:19  %tmp_103 = trunc i32 %ctx_datalen_read_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="21" op_2_bw="3">
<![CDATA[
.loopexit:20  %tmp_18 = call i24 @_ssdm_op_BitConcatenate.i24.i21.i3(i21 %tmp_103, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="32">
<![CDATA[
.loopexit:21  %tmp_107 = trunc i32 %ctx_bitlen_0_read_1 to i24

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:22  %ctx_bitlen = add i32 %ctx_bitlen_0_read_1, %tmp_81

]]></Node>
<StgValue><ssdm name="ctx_bitlen"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.loopexit:23  %ctx_bitlen_cast3 = add i24 %tmp_18, %tmp_107

]]></Node>
<StgValue><ssdm name="ctx_bitlen_cast3"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:24  %ctx_bitlen_cast = add i16 %tmp_14, %tmp_100

]]></Node>
<StgValue><ssdm name="ctx_bitlen_cast"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:25  %tmp_76 = add i8 %tmp_92, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:26  %ctx_data_addr_3 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="ctx_data_addr_3"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit:27  store i8 %tmp_76, i8* %ctx_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:28  %tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ctx_bitlen_cast, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:29  %ctx_data_addr_4 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="ctx_data_addr_4"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit:30  store i8 %tmp_77, i8* %ctx_data_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:31  %tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %ctx_bitlen_cast3, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:34  %tmp_79 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_bitlen, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32">
<![CDATA[
.loopexit:37  %tmp_111 = trunc i32 %tmp_102_read3 to i8

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:40  %tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_102_read3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:43  %tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_102_read3, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:46  %tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_102_read3, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader3:0  %i_0_in = phi i32 [ %i, %1 ], [ %ctx_datalen_read_2, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_in"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3:1  %i = add i32 %i_0_in, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3:2  %exitcond = icmp eq i32 %i_0_in, 55

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:3  br i1 %exitcond, label %.loopexit.loopexit15, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_68 = zext i32 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %ctx_data_addr_1 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="ctx_data_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:2  store i8 0, i8* %ctx_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit15:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %ctx_state = phi i32 [ %ctx_state_0_ret4, %.loopexit.loopexit ], [ %p_read16, %.loopexit.loopexit15 ]

]]></Node>
<StgValue><ssdm name="ctx_state"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:1  %ctx_state_1 = phi i32 [ %ctx_state_1_ret5, %.loopexit.loopexit ], [ %p_read27, %.loopexit.loopexit15 ]

]]></Node>
<StgValue><ssdm name="ctx_state_1"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:2  %ctx_state_2 = phi i32 [ %ctx_state_2_ret6, %.loopexit.loopexit ], [ %p_read48, %.loopexit.loopexit15 ]

]]></Node>
<StgValue><ssdm name="ctx_state_2"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:3  %ctx_state_3 = phi i32 [ %ctx_state_3_ret7, %.loopexit.loopexit ], [ %p_read_9, %.loopexit.loopexit15 ]

]]></Node>
<StgValue><ssdm name="ctx_state_3"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:4  %ctx_state_4 = phi i32 [ %ctx_state_4_ret8, %.loopexit.loopexit ], [ %p_read_8, %.loopexit.loopexit15 ]

]]></Node>
<StgValue><ssdm name="ctx_state_4"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:5  %ctx_state_5 = phi i32 [ %ctx_state_5_ret9, %.loopexit.loopexit ], [ %p_read_7, %.loopexit.loopexit15 ]

]]></Node>
<StgValue><ssdm name="ctx_state_5"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:6  %ctx_state_6 = phi i32 [ %ctx_state_6_ret1, %.loopexit.loopexit ], [ %p_read_6, %.loopexit.loopexit15 ]

]]></Node>
<StgValue><ssdm name="ctx_state_6"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:7  %ctx_state_7 = phi i32 [ %ctx_state_7_ret1, %.loopexit.loopexit ], [ %p_read, %.loopexit.loopexit15 ]

]]></Node>
<StgValue><ssdm name="ctx_state_7"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:32  %ctx_data_addr_5 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="ctx_data_addr_5"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit:33  store i8 %tmp_78, i8* %ctx_data_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:35  %ctx_data_addr_7 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="ctx_data_addr_7"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit:36  store i8 %tmp_79, i8* %ctx_data_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:38  %ctx_data_addr_8 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="ctx_data_addr_8"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit:39  store i8 %tmp_111, i8* %ctx_data_addr_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:41  %ctx_data_addr_9 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="ctx_data_addr_9"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit:42  store i8 %tmp_80, i8* %ctx_data_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:44  %ctx_data_addr_10 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="ctx_data_addr_10"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit:45  store i8 %tmp_82, i8* %ctx_data_addr_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:47  %ctx_data_addr_11 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="ctx_data_addr_11"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit:48  store i8 %tmp_83, i8* %ctx_data_addr_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="121" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8">
<![CDATA[
.loopexit:49  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state, i32 %ctx_state_1, i32 %ctx_state_2, i32 %ctx_state_3, i32 %ctx_state_4, i32 %ctx_state_5, i32 %ctx_state_6, i32 %ctx_state_7, [64 x i8]* %ctx_data)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="122" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8">
<![CDATA[
.loopexit:49  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state, i32 %ctx_state_1, i32 %ctx_state_2, i32 %ctx_state_3, i32 %ctx_state_4, i32 %ctx_state_5, i32 %ctx_state_6, i32 %ctx_state_7, [64 x i8]* %ctx_data)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:50  %ctx_state_0_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="ctx_state_0_ret"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:51  %ctx_state_1_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="ctx_state_1_ret"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:52  %ctx_state_2_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="ctx_state_2_ret"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:53  %ctx_state_3_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="ctx_state_3_ret"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:54  %ctx_state_4_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="ctx_state_4_ret"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:55  %ctx_state_5_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="ctx_state_5_ret"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:56  %ctx_state_6_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="ctx_state_6_ret"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="256">
<![CDATA[
.loopexit:57  %ctx_state_7_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="ctx_state_7_ret"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:58  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_3 = phi i3 [ 0, %.loopexit ], [ %i_6, %7 ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="3">
<![CDATA[
:1  %i_3_cast1 = zext i3 %i_3 to i5

]]></Node>
<StgValue><ssdm name="i_3_cast1"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_84 = icmp eq i3 %i_3, -4

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_6 = add i3 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_84, label %8, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_114 = trunc i3 %i_3 to i2

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:1  %tmp_85 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_114, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_86 = sub i5 -8, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="5">
<![CDATA[
:3  %tmp_109_cast = zext i5 %tmp_86 to i32

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_87 = lshr i32 %ctx_state_0_ret, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32">
<![CDATA[
:5  %tmp_116 = trunc i32 %tmp_87 to i8

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_90 = lshr i32 %ctx_state_1_ret, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="32">
<![CDATA[
:10  %tmp_117 = trunc i32 %tmp_90 to i8

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  %tmp_91 = xor i3 %i_3, -4

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="3">
<![CDATA[
:12  %tmp_93 = zext i3 %tmp_91 to i64

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %hash_addr_1 = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_93

]]></Node>
<StgValue><ssdm name="hash_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:14  store i8 %tmp_117, i8* %hash_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_94 = lshr i32 %ctx_state_2_ret, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="32">
<![CDATA[
:16  %tmp_118 = trunc i32 %tmp_94 to i8

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:17  %tmp_95 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %i_3)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="4">
<![CDATA[
:18  %tmp_97 = zext i4 %tmp_95 to i64

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %hash_addr_2 = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_97

]]></Node>
<StgValue><ssdm name="hash_addr_2"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:20  store i8 %tmp_118, i8* %hash_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_98 = lshr i32 %ctx_state_3_ret, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="32">
<![CDATA[
:22  %tmp_119 = trunc i32 %tmp_98 to i8

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_101 = lshr i32 %ctx_state_4_ret, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="32">
<![CDATA[
:28  %tmp_120 = trunc i32 %tmp_101 to i8

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_105 = lshr i32 %ctx_state_5_ret, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="32">
<![CDATA[
:34  %tmp_121 = trunc i32 %tmp_105 to i8

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_109 = lshr i32 %ctx_state_6_ret, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="32">
<![CDATA[
:40  %tmp_122 = trunc i32 %tmp_109 to i8

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_112 = lshr i32 %ctx_state_7_ret, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="32">
<![CDATA[
:46  %tmp_123 = trunc i32 %tmp_112 to i8

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="3">
<![CDATA[
:6  %tmp_88 = zext i3 %i_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %hash_addr = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="hash_addr"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:8  store i8 %tmp_116, i8* %hash_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="3">
<![CDATA[
:23  %tmp_123_cast8 = sext i3 %tmp_91 to i4

]]></Node>
<StgValue><ssdm name="tmp_123_cast8"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="4">
<![CDATA[
:24  %tmp_99 = zext i4 %tmp_123_cast8 to i64

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %hash_addr_3 = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="hash_addr_3"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:26  store i8 %tmp_119, i8* %hash_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:29  %tmp_102 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 -2, i3 %i_3)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="5">
<![CDATA[
:30  %tmp_104 = zext i5 %tmp_102 to i64

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %hash_addr_4 = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="hash_addr_4"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:32  store i8 %tmp_120, i8* %hash_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:35  %tmp_106 = add i5 -12, %i_3_cast1

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="5">
<![CDATA[
:36  %tmp_108 = zext i5 %tmp_106 to i64

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %hash_addr_5 = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_108

]]></Node>
<StgValue><ssdm name="hash_addr_5"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:38  store i8 %tmp_121, i8* %hash_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="4">
<![CDATA[
:41  %tmp_135_cast7 = sext i4 %tmp_95 to i5

]]></Node>
<StgValue><ssdm name="tmp_135_cast7"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="5">
<![CDATA[
:42  %tmp_110 = zext i5 %tmp_135_cast7 to i64

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %hash_addr_6 = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="hash_addr_6"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:44  store i8 %tmp_122, i8* %hash_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="3">
<![CDATA[
:47  %tmp_139_cast6 = sext i3 %tmp_91 to i5

]]></Node>
<StgValue><ssdm name="tmp_139_cast6"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="5">
<![CDATA[
:48  %tmp_113 = zext i5 %tmp_139_cast6 to i64

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %hash_addr_7 = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="hash_addr_7"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:50  store i8 %tmp_123, i8* %hash_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:51  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
