# Index

1. Reset, IRQ clearing, test mode enables, frequency divider
2. P bus muxes and I/O
3. CPU data out muxes
4. Pixel timer: registers, counters, reload logic and IRQ gen
5. CPU I/O, address decoding
6. Slow VRAM address generation
7. Slow VRAM I/O and control
8. Fast VRAM address generation (this one was a pain)
9. Fast VRAM I/O and control, sequencing
10. NEO-B1 line buffer chip control signals generation
11. CPU registers: VRAM access and settings, auto-animation
12. H/V shrink logic
13. Clocks generation
14. Video timing logic, pixel and raster counters, sync gen
15. Sprite Y logic: parsing/matching and rendering
16. Sprite parsing and active lists logic

# ACHTUNG

These schematics were painfully extracted by hand from a LSPC2-A2 chip die photo.
As I'm not a flawless machine, do not expect everything to be correct.

License of repo applies.
