# Castlab-DMA
This project implement a Direct Memory Access unit on Xilinx FPGA VCU118

![image](https://github.com/user-attachments/assets/6c510fdd-e01a-45ae-8129-0fdfc08dd3de)

![image](https://github.com/user-attachments/assets/fb5282f0-5f29-4477-8371-3bfa44a89b00)

![image](https://github.com/user-attachments/assets/45c34584-f4ae-4ff9-8a0e-8cb95ab15825)

![image](https://github.com/user-attachments/assets/9d1227af-168c-467d-9003-712907bbe00e)
