parameter DividerLength   = 7;
module i_freqdivider(
 input Positive, Negative,    // signals Positive, Negative are synchronous with MainClock
 input MainClock,                 // main clock
input [DividerLength-1 : 0] DividerCounter,
input FrequencyOut        // inputistered input
);

assert property(@(posedge MainClock) (DividerCounter == 0) |-> (FrequencyOut == 1));
assert property(@(posedge MainClock) (DividerCounter == 0) |-> (FrequencyOut == 0));

endmodule