[12:44:16.268] <TB0>     INFO: *** Welcome to pxar ***
[12:44:16.268] <TB0>     INFO: *** Today: 2016/05/11
[12:44:16.274] <TB0>     INFO: *** Version: b2a7-dirty
[12:44:16.274] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C15.dat
[12:44:16.275] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:44:16.275] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//defaultMaskFile.dat
[12:44:16.275] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters_C15.dat
[12:44:16.350] <TB0>     INFO:         clk: 4
[12:44:16.350] <TB0>     INFO:         ctr: 4
[12:44:16.350] <TB0>     INFO:         sda: 19
[12:44:16.350] <TB0>     INFO:         tin: 9
[12:44:16.350] <TB0>     INFO:         level: 15
[12:44:16.350] <TB0>     INFO:         triggerdelay: 0
[12:44:16.350] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:44:16.350] <TB0>     INFO: Log level: DEBUG
[12:44:16.360] <TB0>     INFO: Found DTB DTB_WWXGRB
[12:44:16.372] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[12:44:16.375] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[12:44:16.378] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[12:44:17.931] <TB0>     INFO: DUT info: 
[12:44:17.931] <TB0>     INFO: The DUT currently contains the following objects:
[12:44:17.932] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:44:17.932] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[12:44:17.932] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[12:44:17.932] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:44:17.932] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:44:17.932] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:17.933] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:44:17.934] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:44:17.938] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30031872
[12:44:17.938] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xdc6f90
[12:44:17.938] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xd3b770
[12:44:17.938] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f6de5d94010
[12:44:17.938] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f6debfff510
[12:44:17.938] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30097408 fPxarMemory = 0x7f6de5d94010
[12:44:17.939] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[12:44:17.940] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.1mA
[12:44:17.940] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.0 C
[12:44:17.940] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:44:18.340] <TB0>     INFO: enter 'restricted' command line mode
[12:44:18.340] <TB0>     INFO: enter test to run
[12:44:18.340] <TB0>     INFO:   test: FPIXTest no parameter change
[12:44:18.341] <TB0>     INFO:   running: fpixtest
[12:44:18.341] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:44:18.344] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:44:18.344] <TB0>     INFO: ######################################################################
[12:44:18.344] <TB0>     INFO: PixTestFPIXTest::doTest()
[12:44:18.344] <TB0>     INFO: ######################################################################
[12:44:18.348] <TB0>     INFO: ######################################################################
[12:44:18.348] <TB0>     INFO: PixTestPretest::doTest()
[12:44:18.348] <TB0>     INFO: ######################################################################
[12:44:18.350] <TB0>     INFO:    ----------------------------------------------------------------------
[12:44:18.351] <TB0>     INFO:    PixTestPretest::programROC() 
[12:44:18.351] <TB0>     INFO:    ----------------------------------------------------------------------
[12:44:36.372] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:44:36.372] <TB0>     INFO: IA differences per ROC:  18.5 19.3 16.9 18.5 17.7 18.5 18.5 17.7 17.7 17.7 17.7 19.3 20.1 18.5 18.5 20.1
[12:44:36.441] <TB0>     INFO:    ----------------------------------------------------------------------
[12:44:36.441] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:44:36.441] <TB0>     INFO:    ----------------------------------------------------------------------
[12:44:36.544] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[12:44:36.646] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.3188 mA
[12:44:36.746] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 25.5188 mA
[12:44:36.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 24.7188 mA
[12:44:36.948] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  77 Ia 22.3188 mA
[12:44:37.049] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  87 Ia 25.5188 mA
[12:44:37.150] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  79 Ia 23.1188 mA
[12:44:37.251] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  84 Ia 25.5188 mA
[12:44:37.351] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  76 Ia 23.9188 mA
[12:44:37.453] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[12:44:37.555] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 20.7188 mA
[12:44:37.655] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  98 Ia 26.3188 mA
[12:44:37.756] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  85 Ia 23.1188 mA
[12:44:37.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  90 Ia 23.9188 mA
[12:44:37.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.1188 mA
[12:44:38.059] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  83 Ia 23.9188 mA
[12:44:38.161] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.5188 mA
[12:44:38.262] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  93 Ia 27.1188 mA
[12:44:38.362] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  75 Ia 21.5188 mA
[12:44:38.463] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  90 Ia 24.7188 mA
[12:44:38.563] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  87 Ia 25.5188 mA
[12:44:38.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  79 Ia 23.1188 mA
[12:44:38.765] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  84 Ia 25.5188 mA
[12:44:38.866] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  76 Ia 22.3188 mA
[12:44:38.967] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  86 Ia 24.7188 mA
[12:44:39.068] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  83 Ia 24.7188 mA
[12:44:39.169] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  80 Ia 24.7188 mA
[12:44:39.270] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  77 Ia 23.9188 mA
[12:44:39.371] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.7188 mA
[12:44:39.472] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  75 Ia 20.7188 mA
[12:44:39.573] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  95 Ia 26.3188 mA
[12:44:39.673] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  82 Ia 25.5188 mA
[12:44:39.775] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  74 Ia 23.9188 mA
[12:44:39.876] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.3188 mA
[12:44:39.977] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  88 Ia 23.9188 mA
[12:44:40.078] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.9188 mA
[12:44:40.180] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 20.7188 mA
[12:44:40.280] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  98 Ia 27.9188 mA
[12:44:40.381] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  76 Ia 21.5188 mA
[12:44:40.482] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  91 Ia 23.1188 mA
[12:44:40.583] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  96 Ia 27.1188 mA
[12:44:40.684] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  78 Ia 23.1188 mA
[12:44:40.784] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  83 Ia 23.1188 mA
[12:44:40.885] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  88 Ia 23.1188 mA
[12:44:40.986] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  93 Ia 27.1188 mA
[12:44:41.086] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  75 Ia 20.7188 mA
[12:44:41.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  95 Ia 24.7188 mA
[12:44:41.288] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  92 Ia 25.5188 mA
[12:44:41.389] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.1188 mA
[12:44:41.490] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 24.7188 mA
[12:44:41.590] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 22.3188 mA
[12:44:41.691] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  90 Ia 27.1188 mA
[12:44:41.791] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  72 Ia 21.5188 mA
[12:44:41.892] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  87 Ia 26.3188 mA
[12:44:41.993] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  74 Ia 23.1188 mA
[12:44:42.094] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  79 Ia 23.9188 mA
[12:44:42.196] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.5188 mA
[12:44:42.296] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  93 Ia 26.3188 mA
[12:44:42.397] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  80 Ia 23.1188 mA
[12:44:42.498] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  85 Ia 24.7188 mA
[12:44:42.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  82 Ia 23.1188 mA
[12:44:42.700] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  87 Ia 24.7188 mA
[12:44:42.800] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  84 Ia 23.1188 mA
[12:44:42.901] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  89 Ia 24.7188 mA
[12:44:43.001] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  86 Ia 24.7188 mA
[12:44:43.102] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  83 Ia 23.9188 mA
[12:44:43.203] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.9188 mA
[12:44:43.305] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.7188 mA
[12:44:43.406] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  75 Ia 23.1188 mA
[12:44:43.506] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 25.5188 mA
[12:44:43.607] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  72 Ia 23.1188 mA
[12:44:43.708] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  77 Ia 24.7188 mA
[12:44:43.808] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  74 Ia 23.1188 mA
[12:44:43.909] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  79 Ia 23.9188 mA
[12:44:44.010] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[12:44:44.111] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  83 Ia 24.7188 mA
[12:44:44.213] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 23.1188 mA
[12:44:44.313] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 24.7188 mA
[12:44:44.414] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  82 Ia 24.7188 mA
[12:44:44.515] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  79 Ia 23.9188 mA
[12:44:44.617] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[12:44:44.717] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  83 Ia 24.7188 mA
[12:44:44.819] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 23.9188 mA
[12:44:44.920] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.7188 mA
[12:44:45.021] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  75 Ia 23.1188 mA
[12:44:45.121] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 24.7188 mA
[12:44:45.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  77 Ia 23.9188 mA
[12:44:45.251] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  76
[12:44:45.251] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[12:44:45.251] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  90
[12:44:45.251] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  83
[12:44:45.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  77
[12:44:45.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  74
[12:44:45.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  88
[12:44:45.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[12:44:45.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  92
[12:44:45.254] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  79
[12:44:45.254] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  83
[12:44:45.254] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[12:44:45.254] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  79
[12:44:45.254] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  79
[12:44:45.254] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[12:44:45.254] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[12:44:47.085] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[12:44:47.085] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  19.3  20.9  20.1  18.5  17.7  20.9  17.7  20.1  18.5  18.5  19.3  20.1  18.5  19.3  19.3
[12:44:47.118] <TB0>     INFO:    ----------------------------------------------------------------------
[12:44:47.118] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[12:44:47.118] <TB0>     INFO:    ----------------------------------------------------------------------
[12:44:47.257] <TB0>     INFO: Expecting 231680 events.
[12:44:55.415] <TB0>     INFO: 231680 events read in total (7441ms).
[12:44:55.568] <TB0>     INFO: Test took 8447ms.
[12:44:55.770] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 58
[12:44:55.774] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 107 and Delta(CalDel) = 62
[12:44:55.777] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 120 and Delta(CalDel) = 62
[12:44:55.781] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 82 and Delta(CalDel) = 61
[12:44:55.784] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 75 and Delta(CalDel) = 65
[12:44:55.788] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 90 and Delta(CalDel) = 58
[12:44:55.791] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 60
[12:44:55.795] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 79 and Delta(CalDel) = 65
[12:44:55.798] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 105 and Delta(CalDel) = 62
[12:44:55.802] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 89 and Delta(CalDel) = 62
[12:44:55.806] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 73 and Delta(CalDel) = 68
[12:44:55.809] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 126 and Delta(CalDel) = 66
[12:44:55.813] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 112 and Delta(CalDel) = 62
[12:44:55.816] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 87 and Delta(CalDel) = 63
[12:44:55.821] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 96 and Delta(CalDel) = 61
[12:44:55.824] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 92 and Delta(CalDel) = 63
[12:44:55.865] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:44:55.902] <TB0>     INFO:    ----------------------------------------------------------------------
[12:44:55.902] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:44:55.902] <TB0>     INFO:    ----------------------------------------------------------------------
[12:44:56.039] <TB0>     INFO: Expecting 231680 events.
[12:45:04.135] <TB0>     INFO: 231680 events read in total (7381ms).
[12:45:04.140] <TB0>     INFO: Test took 8233ms.
[12:45:04.164] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[12:45:04.477] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[12:45:04.480] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[12:45:04.484] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[12:45:04.487] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 156 +/- 31.5
[12:45:04.491] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 28.5
[12:45:04.494] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[12:45:04.498] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 172 +/- 33
[12:45:04.502] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30.5
[12:45:04.505] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[12:45:04.509] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 179 +/- 33.5
[12:45:04.512] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 32
[12:45:04.516] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[12:45:04.520] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 31.5
[12:45:04.524] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[12:45:04.527] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[12:45:04.571] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:45:04.571] <TB0>     INFO: CalDel:      129   143   148   143   156   131   125   172   135   148   179   154   134   132   135   147
[12:45:04.571] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:45:04.575] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C0.dat
[12:45:04.575] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C1.dat
[12:45:04.575] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C2.dat
[12:45:04.575] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C3.dat
[12:45:04.575] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C4.dat
[12:45:04.575] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C5.dat
[12:45:04.575] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C6.dat
[12:45:04.576] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C7.dat
[12:45:04.576] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C8.dat
[12:45:04.576] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C9.dat
[12:45:04.576] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C10.dat
[12:45:04.576] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C11.dat
[12:45:04.576] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C12.dat
[12:45:04.576] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C13.dat
[12:45:04.576] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C14.dat
[12:45:04.576] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C15.dat
[12:45:04.577] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:45:04.577] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:45:04.577] <TB0>     INFO: PixTestPretest::doTest() done, duration: 46 seconds
[12:45:04.577] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:45:04.661] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:45:04.661] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:45:04.661] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:45:04.661] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:45:04.664] <TB0>     INFO: ######################################################################
[12:45:04.664] <TB0>     INFO: PixTestTiming::doTest()
[12:45:04.664] <TB0>     INFO: ######################################################################
[12:45:04.664] <TB0>     INFO:    ----------------------------------------------------------------------
[12:45:04.664] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[12:45:04.664] <TB0>     INFO:    ----------------------------------------------------------------------
[12:45:04.664] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:45:06.561] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:45:08.832] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:45:11.105] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:45:12.815] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:45:15.089] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:45:17.362] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:45:19.636] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:45:21.908] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:45:24.181] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:45:26.455] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:45:28.728] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:45:31.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:45:33.275] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:45:35.548] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:45:37.821] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:45:40.094] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:45:41.614] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:45:43.134] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:45:44.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:45:46.174] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:45:49.577] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:45:51.097] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:45:52.618] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:45:54.138] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:45:55.657] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:45:57.930] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:45:59.449] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:46:01.158] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:46:03.241] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:46:05.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:46:06.844] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:46:08.363] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:46:09.883] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:46:11.403] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:46:12.923] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:46:14.443] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:46:17.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:46:22.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:46:24.267] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:46:25.786] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:46:28.059] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:46:30.332] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:46:32.605] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:46:34.878] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:46:40.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:46:42.621] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:46:44.894] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:46:47.169] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:46:48.690] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:46:50.962] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:46:53.236] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:46:55.509] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:47:00.932] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:47:03.211] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:47:05.491] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:47:07.767] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:47:09.291] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:47:11.565] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:47:13.840] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:47:16.113] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:47:18.574] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:47:20.850] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:47:23.128] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:47:25.403] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:47:27.684] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:47:29.957] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:47:32.231] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:47:34.508] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:47:36.782] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:47:39.055] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:47:41.354] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:47:43.632] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:47:45.904] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:47:48.181] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:47:50.472] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:47:52.746] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:47:55.020] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:47:57.293] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:47:59.567] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:48:01.847] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:48:03.371] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:48:04.895] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:48:06.416] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:48:07.936] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:48:09.456] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:48:10.977] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:48:12.498] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:48:14.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:48:15.571] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:48:17.091] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:48:18.621] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:48:20.161] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:48:22.059] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:48:23.585] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:48:25.105] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:48:26.630] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:48:28.152] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:48:29.672] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:48:31.198] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:48:32.719] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:48:34.991] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:48:38.960] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:48:40.480] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:48:41.000] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:48:44.279] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:48:46.556] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:48:48.834] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:48:51.112] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:48:53.197] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:48:55.479] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:48:57.754] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:49:00.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:49:02.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:49:04.574] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:49:06.847] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:49:09.120] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:49:10.640] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:49:12.913] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:49:15.187] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:49:17.459] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:49:19.734] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:49:22.008] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:49:24.282] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:49:26.560] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:49:28.267] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:49:30.545] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:49:32.818] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:49:35.475] <TB0>     INFO: TBM Phase Settings: 248
[12:49:35.476] <TB0>     INFO: 400MHz Phase: 6
[12:49:35.476] <TB0>     INFO: 160MHz Phase: 7
[12:49:35.476] <TB0>     INFO: Functional Phase Area: 3
[12:49:35.478] <TB0>     INFO: Test took 270814 ms.
[12:49:35.478] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:49:35.478] <TB0>     INFO:    ----------------------------------------------------------------------
[12:49:35.479] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[12:49:35.479] <TB0>     INFO:    ----------------------------------------------------------------------
[12:49:35.479] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:49:36.620] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:49:38.522] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:49:40.418] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:49:42.313] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:49:44.208] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:49:46.107] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:49:48.005] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:49:51.781] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:49:53.306] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:49:54.826] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:49:56.346] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:49:57.867] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:49:59.386] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:50:00.907] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:50:02.427] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:50:03.948] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:50:05.470] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:50:06.991] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:50:09.266] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:50:11.538] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:50:13.812] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:50:16.084] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:50:18.357] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:50:19.877] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:50:21.396] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:50:22.918] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:50:25.190] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:50:27.463] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:50:29.738] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:50:32.010] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:50:34.283] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:50:35.808] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:50:37.328] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:50:38.848] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:50:41.120] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:50:43.394] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:50:45.667] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:50:47.940] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:50:50.213] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:50:51.733] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:50:53.253] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:50:54.773] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:50:57.047] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:50:59.321] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:51:01.595] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:51:03.868] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:51:06.141] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:51:07.660] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:51:09.179] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:51:10.699] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:51:12.973] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:51:15.246] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:51:17.520] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:51:19.793] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:51:22.066] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:51:23.586] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:51:25.105] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:51:26.624] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:51:28.898] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:51:31.171] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:51:32.690] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:51:34.963] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:51:37.236] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:51:39.138] <TB0>     INFO: ROC Delay Settings: 228
[12:51:39.138] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[12:51:39.138] <TB0>     INFO: ROC Port 0 Delay: 4
[12:51:39.138] <TB0>     INFO: ROC Port 1 Delay: 4
[12:51:39.138] <TB0>     INFO: Functional ROC Area: 5
[12:51:39.141] <TB0>     INFO: Test took 123663 ms.
[12:51:39.141] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[12:51:39.141] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:39.141] <TB0>     INFO:    PixTestTiming::TimingTest()
[12:51:39.141] <TB0>     INFO:    ----------------------------------------------------------------------
[12:51:40.280] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4c18 4c18 4c18 4c18 4c18 4c18 4c18 4c18 e062 c000 a101 8040 4c19 4c19 4c19 4c19 4c19 4c18 4c18 4c19 e062 c000 
[12:51:40.280] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4c18 4c18 4c19 4c18 4c18 4c18 4c18 4c18 e022 c000 a102 80b1 4c18 4c18 4c18 4c18 4c18 4c18 4c18 4c18 e022 c000 
[12:51:40.280] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4c18 4c18 4c19 4c19 4c18 4c19 4c19 4c19 e022 c000 a103 80c0 4c18 4c18 4c18 4c18 4c18 4c19 4c18 4c18 e022 c000 
[12:51:40.281] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:51:54.368] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:54.368] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:52:08.389] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:52:08.389] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:52:22.403] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:52:22.404] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:52:36.409] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:52:36.409] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:52:50.515] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:52:50.515] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:53:04.646] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:53:04.646] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:53:18.767] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:53:18.767] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:53:32.854] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:53:32.854] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:53:46.942] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:53:46.942] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:54:01.032] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:01.415] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:01.427] <TB0>     INFO: Decoding statistics:
[12:54:01.427] <TB0>     INFO:   General information:
[12:54:01.427] <TB0>     INFO: 	 16bit words read:         240000000
[12:54:01.427] <TB0>     INFO: 	 valid events total:       20000000
[12:54:01.427] <TB0>     INFO: 	 empty events:             20000000
[12:54:01.427] <TB0>     INFO: 	 valid events with pixels: 0
[12:54:01.427] <TB0>     INFO: 	 valid pixel hits:         0
[12:54:01.427] <TB0>     INFO:   Event errors: 	           0
[12:54:01.427] <TB0>     INFO: 	 start marker:             0
[12:54:01.427] <TB0>     INFO: 	 stop marker:              0
[12:54:01.427] <TB0>     INFO: 	 overflow:                 0
[12:54:01.427] <TB0>     INFO: 	 invalid 5bit words:       0
[12:54:01.427] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[12:54:01.427] <TB0>     INFO:   TBM errors: 		           0
[12:54:01.427] <TB0>     INFO: 	 flawed TBM headers:       0
[12:54:01.427] <TB0>     INFO: 	 flawed TBM trailers:      0
[12:54:01.427] <TB0>     INFO: 	 event ID mismatches:      0
[12:54:01.427] <TB0>     INFO:   ROC errors: 		           0
[12:54:01.427] <TB0>     INFO: 	 missing ROC header(s):    0
[12:54:01.427] <TB0>     INFO: 	 misplaced readback start: 0
[12:54:01.427] <TB0>     INFO:   Pixel decoding errors:	   0
[12:54:01.428] <TB0>     INFO: 	 pixel data incomplete:    0
[12:54:01.428] <TB0>     INFO: 	 pixel address:            0
[12:54:01.428] <TB0>     INFO: 	 pulse height fill bit:    0
[12:54:01.428] <TB0>     INFO: 	 buffer corruption:        0
[12:54:01.428] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:01.428] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:54:01.428] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:01.428] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:01.428] <TB0>     INFO:    Read back bit status: 1
[12:54:01.428] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:01.428] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:01.428] <TB0>     INFO:    Timings are good!
[12:54:01.428] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:01.428] <TB0>     INFO: Test took 142287 ms.
[12:54:01.428] <TB0>     INFO: PixTestTiming::TimingTest() done.
[12:54:01.428] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:54:01.428] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:54:01.428] <TB0>     INFO: PixTestTiming::doTest took 536767 ms.
[12:54:01.428] <TB0>     INFO: PixTestTiming::doTest() done
[12:54:01.428] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:54:01.428] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[12:54:01.429] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[12:54:01.429] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[12:54:01.429] <TB0>     INFO: Write out ROCDelayScan3_V0
[12:54:01.429] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[12:54:01.429] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:54:01.780] <TB0>     INFO: ######################################################################
[12:54:01.780] <TB0>     INFO: PixTestAlive::doTest()
[12:54:01.780] <TB0>     INFO: ######################################################################
[12:54:01.783] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:01.783] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:54:01.783] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:01.785] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:54:02.139] <TB0>     INFO: Expecting 41600 events.
[12:54:06.217] <TB0>     INFO: 41600 events read in total (3362ms).
[12:54:06.217] <TB0>     INFO: Test took 4432ms.
[12:54:06.225] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:06.225] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[12:54:06.225] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:54:06.599] <TB0>     INFO: PixTestAlive::aliveTest() done
[12:54:06.599] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    5
[12:54:06.599] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    5
[12:54:06.603] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:06.603] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:54:06.603] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:06.604] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:54:06.956] <TB0>     INFO: Expecting 41600 events.
[12:54:09.917] <TB0>     INFO: 41600 events read in total (2247ms).
[12:54:09.918] <TB0>     INFO: Test took 3314ms.
[12:54:09.918] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:09.918] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:54:09.918] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:54:09.918] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:54:10.326] <TB0>     INFO: PixTestAlive::maskTest() done
[12:54:10.326] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:54:10.329] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:10.330] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:54:10.330] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:10.331] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:54:10.674] <TB0>     INFO: Expecting 41600 events.
[12:54:14.742] <TB0>     INFO: 41600 events read in total (3354ms).
[12:54:14.742] <TB0>     INFO: Test took 4411ms.
[12:54:14.750] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:14.750] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[12:54:14.750] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:54:15.124] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[12:54:15.124] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:54:15.125] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:54:15.125] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[12:54:15.132] <TB0>     INFO: ######################################################################
[12:54:15.133] <TB0>     INFO: PixTestTrim::doTest()
[12:54:15.133] <TB0>     INFO: ######################################################################
[12:54:15.135] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:15.135] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:54:15.135] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:15.212] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:54:15.212] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:54:15.236] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:54:15.236] <TB0>     INFO:     run 1 of 1
[12:54:15.236] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:54:15.582] <TB0>     INFO: Expecting 5025280 events.
[12:55:00.268] <TB0>     INFO: 1394824 events read in total (43971ms).
[12:55:43.955] <TB0>     INFO: 2772368 events read in total (87658ms).
[12:56:27.601] <TB0>     INFO: 4159904 events read in total (131304ms).
[12:56:54.881] <TB0>     INFO: 5025280 events read in total (158584ms).
[12:56:54.922] <TB0>     INFO: Test took 159686ms.
[12:56:54.986] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:56:55.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:56:56.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:56:57.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:56:59.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:57:00.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:57:02.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:57:03.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:57:05.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:57:06.380] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:57:07.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:57:09.200] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:57:10.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:57:12.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:57:13.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:57:14.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:57:16.389] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:57:17.803] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299638784
[12:57:17.806] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1494 minThrLimit = 94.1286 minThrNLimit = 116.963 -> result = 94.1494 -> 94
[12:57:17.807] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8142 minThrLimit = 96.753 minThrNLimit = 120.38 -> result = 96.8142 -> 96
[12:57:17.808] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9394 minThrLimit = 99.9261 minThrNLimit = 125.985 -> result = 99.9394 -> 99
[12:57:17.808] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.789 minThrLimit = 95.7805 minThrNLimit = 125.206 -> result = 95.789 -> 95
[12:57:17.809] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.7273 minThrLimit = 81.7153 minThrNLimit = 103.935 -> result = 81.7273 -> 81
[12:57:17.810] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0175 minThrLimit = 85.9997 minThrNLimit = 110.232 -> result = 86.0175 -> 86
[12:57:17.810] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.85 minThrLimit = 90.7226 minThrNLimit = 121.032 -> result = 90.85 -> 90
[12:57:17.811] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.1951 minThrLimit = 82.16 minThrNLimit = 100.212 -> result = 82.1951 -> 82
[12:57:17.811] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5606 minThrLimit = 96.5541 minThrNLimit = 124.825 -> result = 96.5606 -> 96
[12:57:17.811] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9354 minThrLimit = 87.935 minThrNLimit = 109.969 -> result = 87.9354 -> 87
[12:57:17.812] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.852 minThrLimit = 81.7939 minThrNLimit = 100.754 -> result = 81.852 -> 81
[12:57:17.812] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.327 minThrLimit = 105.214 minThrNLimit = 132.919 -> result = 105.327 -> 105
[12:57:17.813] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.701 minThrLimit = 104.7 minThrNLimit = 132.965 -> result = 104.701 -> 104
[12:57:17.813] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9471 minThrLimit = 89.9272 minThrNLimit = 115.447 -> result = 89.9471 -> 89
[12:57:17.814] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9999 minThrLimit = 88.9841 minThrNLimit = 116.377 -> result = 88.9999 -> 88
[12:57:17.814] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.108 minThrLimit = 90.0615 minThrNLimit = 113.84 -> result = 90.108 -> 90
[12:57:17.814] <TB0>     INFO: ROC 0 VthrComp = 94
[12:57:17.814] <TB0>     INFO: ROC 1 VthrComp = 96
[12:57:17.814] <TB0>     INFO: ROC 2 VthrComp = 99
[12:57:17.814] <TB0>     INFO: ROC 3 VthrComp = 95
[12:57:17.814] <TB0>     INFO: ROC 4 VthrComp = 81
[12:57:17.815] <TB0>     INFO: ROC 5 VthrComp = 86
[12:57:17.815] <TB0>     INFO: ROC 6 VthrComp = 90
[12:57:17.815] <TB0>     INFO: ROC 7 VthrComp = 82
[12:57:17.816] <TB0>     INFO: ROC 8 VthrComp = 96
[12:57:17.816] <TB0>     INFO: ROC 9 VthrComp = 87
[12:57:17.816] <TB0>     INFO: ROC 10 VthrComp = 81
[12:57:17.816] <TB0>     INFO: ROC 11 VthrComp = 105
[12:57:17.816] <TB0>     INFO: ROC 12 VthrComp = 104
[12:57:17.816] <TB0>     INFO: ROC 13 VthrComp = 89
[12:57:17.816] <TB0>     INFO: ROC 14 VthrComp = 88
[12:57:17.816] <TB0>     INFO: ROC 15 VthrComp = 90
[12:57:17.816] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:57:17.816] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:57:17.836] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:57:17.836] <TB0>     INFO:     run 1 of 1
[12:57:17.836] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:57:18.179] <TB0>     INFO: Expecting 5025280 events.
[12:57:53.558] <TB0>     INFO: 886600 events read in total (34664ms).
[12:58:28.528] <TB0>     INFO: 1770608 events read in total (69634ms).
[12:59:04.313] <TB0>     INFO: 2653192 events read in total (105419ms).
[12:59:39.392] <TB0>     INFO: 3526912 events read in total (140498ms).
[13:00:14.076] <TB0>     INFO: 4395840 events read in total (175182ms).
[13:00:39.127] <TB0>     INFO: 5025280 events read in total (200233ms).
[13:00:39.192] <TB0>     INFO: Test took 201355ms.
[13:00:39.364] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:00:39.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:00:41.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:00:42.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:00:44.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:00:45.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:00:47.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:00:49.070] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:00:50.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:00:52.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:00:53.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:00:55.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:00:56.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:00:58.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:01:00.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:01:01.666] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:01:03.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:01:04.756] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288251904
[13:01:04.759] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.6323 for pixel 0/7 mean/min/max = 44.7119/32.5756/56.8482
[13:01:04.762] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.0047 for pixel 0/40 mean/min/max = 45.1444/32.2388/58.0501
[13:01:04.763] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.8943 for pixel 21/79 mean/min/max = 45.7415/32.4865/58.9965
[13:01:04.763] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.9398 for pixel 18/26 mean/min/max = 44.5231/32.9722/56.0741
[13:01:04.764] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.1964 for pixel 14/14 mean/min/max = 44.3021/33.3459/55.2583
[13:01:04.764] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 52.2007 for pixel 5/34 mean/min/max = 42.9005/32.0035/53.7976
[13:01:04.764] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.6652 for pixel 31/3 mean/min/max = 44.3716/33.9645/54.7786
[13:01:04.765] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 60.7752 for pixel 0/37 mean/min/max = 46.6508/32.5073/60.7943
[13:01:04.765] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.8854 for pixel 14/4 mean/min/max = 44.0101/32.5906/55.4297
[13:01:04.765] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.7925 for pixel 0/1 mean/min/max = 45.3174/32.7489/57.886
[13:01:04.766] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 63.5362 for pixel 14/16 mean/min/max = 47.9512/32.2119/63.6906
[13:01:04.766] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.3882 for pixel 0/10 mean/min/max = 47.2513/34.0487/60.4539
[13:01:04.766] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.9668 for pixel 11/17 mean/min/max = 46.6341/34.1781/59.0901
[13:01:04.767] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.0282 for pixel 23/76 mean/min/max = 45.4492/34.814/56.0844
[13:01:04.767] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.5715 for pixel 4/1 mean/min/max = 45.97/34.3542/57.5858
[13:01:04.767] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.9855 for pixel 5/10 mean/min/max = 45.2862/32.5653/58.0071
[13:01:04.768] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:01:04.900] <TB0>     INFO: Expecting 411648 events.
[13:01:12.465] <TB0>     INFO: 411648 events read in total (6850ms).
[13:01:12.470] <TB0>     INFO: Expecting 411648 events.
[13:01:19.977] <TB0>     INFO: 411648 events read in total (6837ms).
[13:01:19.985] <TB0>     INFO: Expecting 411648 events.
[13:01:27.512] <TB0>     INFO: 411648 events read in total (6858ms).
[13:01:27.522] <TB0>     INFO: Expecting 411648 events.
[13:01:35.125] <TB0>     INFO: 411648 events read in total (6937ms).
[13:01:35.139] <TB0>     INFO: Expecting 411648 events.
[13:01:42.643] <TB0>     INFO: 411648 events read in total (6851ms).
[13:01:42.659] <TB0>     INFO: Expecting 411648 events.
[13:01:50.120] <TB0>     INFO: 411648 events read in total (6803ms).
[13:01:50.139] <TB0>     INFO: Expecting 411648 events.
[13:01:57.782] <TB0>     INFO: 411648 events read in total (6983ms).
[13:01:57.805] <TB0>     INFO: Expecting 411648 events.
[13:02:05.282] <TB0>     INFO: 411648 events read in total (6841ms).
[13:02:05.305] <TB0>     INFO: Expecting 411648 events.
[13:02:12.874] <TB0>     INFO: 411648 events read in total (6916ms).
[13:02:12.901] <TB0>     INFO: Expecting 411648 events.
[13:02:20.406] <TB0>     INFO: 411648 events read in total (6865ms).
[13:02:20.435] <TB0>     INFO: Expecting 411648 events.
[13:02:28.160] <TB0>     INFO: 411648 events read in total (7076ms).
[13:02:28.191] <TB0>     INFO: Expecting 411648 events.
[13:02:35.810] <TB0>     INFO: 411648 events read in total (6979ms).
[13:02:35.843] <TB0>     INFO: Expecting 411648 events.
[13:02:43.700] <TB0>     INFO: 411648 events read in total (7213ms).
[13:02:43.741] <TB0>     INFO: Expecting 411648 events.
[13:02:51.312] <TB0>     INFO: 411648 events read in total (6944ms).
[13:02:51.352] <TB0>     INFO: Expecting 411648 events.
[13:02:58.952] <TB0>     INFO: 411648 events read in total (6969ms).
[13:02:58.995] <TB0>     INFO: Expecting 411648 events.
[13:03:06.511] <TB0>     INFO: 411648 events read in total (6886ms).
[13:03:06.555] <TB0>     INFO: Test took 121787ms.
[13:03:07.070] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0657 < 35 for itrim+1 = 99; old thr = 34.9257 ... break
[13:03:07.105] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1776 < 35 for itrim = 109; old thr = 33.9039 ... break
[13:03:07.134] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1805 < 35 for itrim = 98; old thr = 34.1435 ... break
[13:03:07.182] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1691 < 35 for itrim = 110; old thr = 33.2969 ... break
[13:03:07.223] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0223 < 35 for itrim = 97; old thr = 34.5906 ... break
[13:03:07.262] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0439 < 35 for itrim = 87; old thr = 34.262 ... break
[13:03:07.316] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6895 < 35 for itrim+1 = 119; old thr = 34.9911 ... break
[13:03:07.338] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.701 < 35 for itrim = 104; old thr = 33.637 ... break
[13:03:07.387] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3453 < 35 for itrim+1 = 103; old thr = 34.7575 ... break
[13:03:07.415] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0421 < 35 for itrim = 96; old thr = 33.7762 ... break
[13:03:07.444] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2663 < 35 for itrim = 115; old thr = 34.002 ... break
[13:03:07.476] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6567 < 35 for itrim+1 = 116; old thr = 34.4463 ... break
[13:03:07.514] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.9513 < 35 for itrim+1 = 109; old thr = 34.1634 ... break
[13:03:07.558] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5471 < 35 for itrim = 102; old thr = 33.7759 ... break
[13:03:07.599] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1983 < 35 for itrim = 106; old thr = 34.2579 ... break
[13:03:07.632] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.032 < 35 for itrim = 100; old thr = 34.4907 ... break
[13:03:07.712] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:03:07.723] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:03:07.723] <TB0>     INFO:     run 1 of 1
[13:03:07.723] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:03:08.073] <TB0>     INFO: Expecting 5025280 events.
[13:03:43.247] <TB0>     INFO: 871144 events read in total (34458ms).
[13:04:17.771] <TB0>     INFO: 1740560 events read in total (68982ms).
[13:04:52.483] <TB0>     INFO: 2609080 events read in total (103694ms).
[13:05:27.199] <TB0>     INFO: 3467368 events read in total (138410ms).
[13:06:01.733] <TB0>     INFO: 4320488 events read in total (172945ms).
[13:06:30.142] <TB0>     INFO: 5025280 events read in total (201353ms).
[13:06:30.211] <TB0>     INFO: Test took 202488ms.
[13:06:30.390] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:30.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:06:32.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:06:33.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:06:35.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:06:36.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:06:38.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:06:39.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:06:41.352] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:06:42.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:06:44.471] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:06:46.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:06:47.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:06:49.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:06:50.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:06:52.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:06:53.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:06:55.175] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259186688
[13:06:55.177] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.428019 .. 93.993103
[13:06:55.251] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 103 (-1/-1) hits flags = 528 (plus default)
[13:06:55.261] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:06:55.261] <TB0>     INFO:     run 1 of 1
[13:06:55.261] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:06:55.605] <TB0>     INFO: Expecting 3461120 events.
[13:07:32.482] <TB0>     INFO: 952512 events read in total (36162ms).
[13:08:08.722] <TB0>     INFO: 1905160 events read in total (72402ms).
[13:08:45.969] <TB0>     INFO: 2850440 events read in total (109649ms).
[13:09:09.483] <TB0>     INFO: 3461120 events read in total (133163ms).
[13:09:09.541] <TB0>     INFO: Test took 134280ms.
[13:09:09.653] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:09:09.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:09:11.203] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:09:12.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:09:13.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:09:15.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:09:16.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:09:17.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:09:19.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:09:20.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:09:21.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:09:23.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:09:24.418] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:09:25.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:09:27.060] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:09:28.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:09:29.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:09:31.023] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238813184
[13:09:31.108] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.043818 .. 72.040447
[13:09:31.183] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 82 (-1/-1) hits flags = 528 (plus default)
[13:09:31.194] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:09:31.194] <TB0>     INFO:     run 1 of 1
[13:09:31.194] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:09:31.540] <TB0>     INFO: Expecting 2496000 events.
[13:10:10.072] <TB0>     INFO: 966328 events read in total (37817ms).
[13:10:46.578] <TB0>     INFO: 1931608 events read in total (74323ms).
[13:11:08.438] <TB0>     INFO: 2496000 events read in total (96184ms).
[13:11:08.480] <TB0>     INFO: Test took 97287ms.
[13:11:08.561] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:11:08.726] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:11:09.935] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:11:11.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:11:12.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:11:14.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:11:15.582] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:11:17.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:11:18.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:11:20.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:11:21.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:11:22.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:11:24.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:11:26.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:11:27.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:11:28.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:11:30.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:11:31.518] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424763392
[13:11:31.599] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.830173 .. 59.378648
[13:11:31.675] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 69 (-1/-1) hits flags = 528 (plus default)
[13:11:31.685] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:11:31.685] <TB0>     INFO:     run 1 of 1
[13:11:31.685] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:11:32.037] <TB0>     INFO: Expecting 1963520 events.
[13:12:10.365] <TB0>     INFO: 1003272 events read in total (37613ms).
[13:12:46.453] <TB0>     INFO: 1963520 events read in total (73702ms).
[13:12:46.482] <TB0>     INFO: Test took 74798ms.
[13:12:46.543] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:46.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:12:47.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:12:48.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:12:49.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:12:51.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:12:52.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:12:53.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:12:54.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:12:55.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:12:56.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:12:57.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:12:58.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:12:59.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:13:00.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:13:01.935] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:13:03.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:13:04.138] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378023936
[13:13:04.220] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.185022 .. 58.063934
[13:13:04.297] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 68 (-1/-1) hits flags = 528 (plus default)
[13:13:04.308] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:13:04.308] <TB0>     INFO:     run 1 of 1
[13:13:04.308] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:13:04.659] <TB0>     INFO: Expecting 1797120 events.
[13:13:44.743] <TB0>     INFO: 978504 events read in total (39369ms).
[13:14:17.268] <TB0>     INFO: 1797120 events read in total (71895ms).
[13:14:17.296] <TB0>     INFO: Test took 72989ms.
[13:14:17.354] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:17.467] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:14:18.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:14:19.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:14:20.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:14:21.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:14:22.837] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:14:23.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:14:24.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:14:26.060] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:14:27.143] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:14:28.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:14:29.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:14:30.358] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:14:31.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:14:32.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:14:33.649] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:14:34.749] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401829888
[13:14:34.832] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:14:34.832] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:14:34.844] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:14:34.844] <TB0>     INFO:     run 1 of 1
[13:14:34.844] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:14:35.205] <TB0>     INFO: Expecting 1364480 events.
[13:15:14.324] <TB0>     INFO: 1073872 events read in total (38398ms).
[13:15:25.121] <TB0>     INFO: 1364480 events read in total (49195ms).
[13:15:25.134] <TB0>     INFO: Test took 50290ms.
[13:15:25.167] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:25.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:15:26.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:15:27.180] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:15:28.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:15:29.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:15:30.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:15:31.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:15:32.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:15:33.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:15:33.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:15:34.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:15:35.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:15:36.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:15:37.823] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:15:38.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:15:39.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:15:40.726] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356352000
[13:15:40.763] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C0.dat
[13:15:40.763] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C1.dat
[13:15:40.763] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C2.dat
[13:15:40.764] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C3.dat
[13:15:40.764] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C4.dat
[13:15:40.764] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C5.dat
[13:15:40.764] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C6.dat
[13:15:40.764] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C7.dat
[13:15:40.764] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C8.dat
[13:15:40.764] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C9.dat
[13:15:40.764] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C10.dat
[13:15:40.765] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C11.dat
[13:15:40.765] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C12.dat
[13:15:40.765] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C13.dat
[13:15:40.765] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C14.dat
[13:15:40.765] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C15.dat
[13:15:40.765] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C0.dat
[13:15:40.773] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C1.dat
[13:15:40.780] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C2.dat
[13:15:40.787] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C3.dat
[13:15:40.794] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C4.dat
[13:15:40.801] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C5.dat
[13:15:40.808] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C6.dat
[13:15:40.815] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C7.dat
[13:15:40.822] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C8.dat
[13:15:40.829] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C9.dat
[13:15:40.836] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C10.dat
[13:15:40.842] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C11.dat
[13:15:40.849] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C12.dat
[13:15:40.856] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C13.dat
[13:15:40.863] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C14.dat
[13:15:40.870] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C15.dat
[13:15:40.876] <TB0>     INFO: PixTestTrim::trimTest() done
[13:15:40.876] <TB0>     INFO: vtrim:      99 109  98 110  97  87 119 104 103  96 115 116 109 102 106 100 
[13:15:40.876] <TB0>     INFO: vthrcomp:   94  96  99  95  81  86  90  82  96  87  81 105 104  89  88  90 
[13:15:40.876] <TB0>     INFO: vcal mean:  34.94  34.91  34.92  34.94  34.94  34.90  34.94  34.92  34.95  34.93  34.92  35.00  34.99  34.95  35.01  34.93 
[13:15:40.876] <TB0>     INFO: vcal RMS:    0.80   0.85   0.81   0.80   0.94   0.76   0.77   0.91   0.76   0.82   0.92   0.84   0.79   0.74   0.73   1.33 
[13:15:40.876] <TB0>     INFO: bits mean:   9.53   9.60   9.29   9.85   9.96  10.50   9.84   9.35   9.82   9.16   9.44   8.59   8.88   9.17   8.94   9.59 
[13:15:40.876] <TB0>     INFO: bits RMS:    2.76   2.68   2.82   2.49   2.46   2.42   2.42   2.72   2.63   2.83   2.57   2.72   2.62   2.48   2.62   2.54 
[13:15:40.886] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:40.886] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:15:40.886] <TB0>     INFO:    ----------------------------------------------------------------------
[13:15:40.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:15:40.889] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:15:40.900] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:15:40.900] <TB0>     INFO:     run 1 of 1
[13:15:40.900] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:15:41.243] <TB0>     INFO: Expecting 4160000 events.
[13:16:27.846] <TB0>     INFO: 1123645 events read in total (45888ms).
[13:17:12.837] <TB0>     INFO: 2233420 events read in total (90879ms).
[13:18:01.138] <TB0>     INFO: 3329895 events read in total (139180ms).
[13:18:35.160] <TB0>     INFO: 4160000 events read in total (173202ms).
[13:18:35.232] <TB0>     INFO: Test took 174332ms.
[13:18:35.368] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:35.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:18:37.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:18:39.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:18:41.255] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:18:43.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:18:45.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:18:46.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:18:48.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:18:50.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:18:52.553] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:18:54.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:18:56.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:18:58.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:19:00.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:19:02.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:19:03.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:19:05.860] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327360512
[13:19:05.860] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:19:05.935] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:19:05.935] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:19:05.947] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:19:05.947] <TB0>     INFO:     run 1 of 1
[13:19:05.947] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:19:06.289] <TB0>     INFO: Expecting 3348800 events.
[13:19:54.613] <TB0>     INFO: 1203965 events read in total (47609ms).
[13:20:43.958] <TB0>     INFO: 2384990 events read in total (96954ms).
[13:21:21.514] <TB0>     INFO: 3348800 events read in total (134510ms).
[13:21:21.558] <TB0>     INFO: Test took 135611ms.
[13:21:21.647] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:21.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:21:23.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:21:25.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:21:26.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:21:28.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:21:30.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:21:31.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:21:33.485] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:21:35.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:21:36.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:21:38.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:21:40.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:21:41.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:21:43.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:21:45.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:21:46.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:21:48.493] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 350662656
[13:21:48.494] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:21:48.569] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:21:48.569] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[13:21:48.579] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:21:48.579] <TB0>     INFO:     run 1 of 1
[13:21:48.579] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:21:48.922] <TB0>     INFO: Expecting 3161600 events.
[13:22:37.693] <TB0>     INFO: 1247150 events read in total (48056ms).
[13:23:27.991] <TB0>     INFO: 2464650 events read in total (98354ms).
[13:23:55.100] <TB0>     INFO: 3161600 events read in total (125463ms).
[13:23:55.136] <TB0>     INFO: Test took 126557ms.
[13:23:55.215] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:55.380] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:23:57.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:23:58.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:24:00.247] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:24:01.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:24:03.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:24:05.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:24:07.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:24:08.837] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:24:10.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:24:12.248] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:24:13.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:24:15.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:24:17.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:24:18.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:24:20.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:24:22.311] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353030144
[13:24:22.312] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:24:22.386] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:24:22.386] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[13:24:22.397] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:24:22.397] <TB0>     INFO:     run 1 of 1
[13:24:22.398] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:24:22.742] <TB0>     INFO: Expecting 3182400 events.
[13:25:12.213] <TB0>     INFO: 1241710 events read in total (48755ms).
[13:26:02.829] <TB0>     INFO: 2454030 events read in total (99372ms).
[13:26:31.589] <TB0>     INFO: 3182400 events read in total (128131ms).
[13:26:31.630] <TB0>     INFO: Test took 129233ms.
[13:26:31.711] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:31.865] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:26:33.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:26:35.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:26:36.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:26:38.372] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:26:40.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:26:41.754] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:26:43.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:26:45.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:26:46.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:26:48.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:26:50.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:51.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:53.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:55.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:56.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:58.503] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353030144
[13:26:58.504] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:26:58.577] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:26:58.577] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[13:26:58.589] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:26:58.589] <TB0>     INFO:     run 1 of 1
[13:26:58.589] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:58.938] <TB0>     INFO: Expecting 3182400 events.
[13:27:47.832] <TB0>     INFO: 1241455 events read in total (48179ms).
[13:28:38.201] <TB0>     INFO: 2452725 events read in total (98549ms).
[13:29:06.799] <TB0>     INFO: 3182400 events read in total (127146ms).
[13:29:06.833] <TB0>     INFO: Test took 128244ms.
[13:29:06.909] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:07.063] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:29:08.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:29:10.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:29:11.771] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:29:13.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:15.019] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:29:16.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:29:18.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:29:19.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:29:21.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:23.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:24.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:26.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:27.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:29.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:31.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:32.815] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353034240
[13:29:32.816] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.37536, thr difference RMS: 1.71271
[13:29:32.816] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.07747, thr difference RMS: 1.73489
[13:29:32.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.59619, thr difference RMS: 1.80926
[13:29:32.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.65071, thr difference RMS: 1.4386
[13:29:32.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.68878, thr difference RMS: 1.21719
[13:29:32.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.07553, thr difference RMS: 1.32307
[13:29:32.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.49059, thr difference RMS: 1.2008
[13:29:32.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.23571, thr difference RMS: 1.52192
[13:29:32.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.41576, thr difference RMS: 1.50595
[13:29:32.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.02714, thr difference RMS: 1.50089
[13:29:32.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.44384, thr difference RMS: 1.36089
[13:29:32.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.84368, thr difference RMS: 1.6642
[13:29:32.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.72816, thr difference RMS: 1.52608
[13:29:32.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.95747, thr difference RMS: 1.30999
[13:29:32.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.7717, thr difference RMS: 1.2895
[13:29:32.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.97243, thr difference RMS: 1.5411
[13:29:32.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.29959, thr difference RMS: 1.70281
[13:29:32.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.07846, thr difference RMS: 1.71396
[13:29:32.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.62175, thr difference RMS: 1.77879
[13:29:32.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.56265, thr difference RMS: 1.46779
[13:29:32.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.64873, thr difference RMS: 1.17143
[13:29:32.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.12129, thr difference RMS: 1.31199
[13:29:32.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.41261, thr difference RMS: 1.17868
[13:29:32.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.21795, thr difference RMS: 1.54336
[13:29:32.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.3712, thr difference RMS: 1.50226
[13:29:32.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.99327, thr difference RMS: 1.51357
[13:29:32.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.53854, thr difference RMS: 1.38913
[13:29:32.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.78657, thr difference RMS: 1.66092
[13:29:32.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.73431, thr difference RMS: 1.52014
[13:29:32.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.91235, thr difference RMS: 1.31933
[13:29:32.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.72281, thr difference RMS: 1.23628
[13:29:32.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.99806, thr difference RMS: 1.55924
[13:29:32.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.40334, thr difference RMS: 1.70535
[13:29:32.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.20528, thr difference RMS: 1.71477
[13:29:32.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.6876, thr difference RMS: 1.74344
[13:29:32.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.6645, thr difference RMS: 1.44038
[13:29:32.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.72374, thr difference RMS: 1.17066
[13:29:32.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.22113, thr difference RMS: 1.29203
[13:29:32.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.37062, thr difference RMS: 1.18567
[13:29:32.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.36449, thr difference RMS: 1.52406
[13:29:32.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.43249, thr difference RMS: 1.51274
[13:29:32.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.11972, thr difference RMS: 1.50956
[13:29:32.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.69668, thr difference RMS: 1.38858
[13:29:32.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.8865, thr difference RMS: 1.64326
[13:29:32.826] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.9126, thr difference RMS: 1.51983
[13:29:32.826] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.96776, thr difference RMS: 1.31372
[13:29:32.826] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.845, thr difference RMS: 1.24204
[13:29:32.826] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.10948, thr difference RMS: 1.58198
[13:29:32.826] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.51256, thr difference RMS: 1.70353
[13:29:32.827] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.23983, thr difference RMS: 1.68119
[13:29:32.827] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.8127, thr difference RMS: 1.71832
[13:29:32.827] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.81066, thr difference RMS: 1.42559
[13:29:32.827] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.75093, thr difference RMS: 1.15116
[13:29:32.827] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.36685, thr difference RMS: 1.28194
[13:29:32.828] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.36553, thr difference RMS: 1.16551
[13:29:32.828] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.36358, thr difference RMS: 1.53084
[13:29:32.828] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.5833, thr difference RMS: 1.4876
[13:29:32.828] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.30768, thr difference RMS: 1.51838
[13:29:32.828] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.80595, thr difference RMS: 1.36723
[13:29:32.829] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.87345, thr difference RMS: 1.63916
[13:29:32.829] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.0007, thr difference RMS: 1.51387
[13:29:32.829] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.0138, thr difference RMS: 1.30623
[13:29:32.829] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.07002, thr difference RMS: 1.23031
[13:29:32.829] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.24716, thr difference RMS: 1.56867
[13:29:32.942] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[13:29:32.944] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2117 seconds
[13:29:32.944] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:29:33.651] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:29:33.651] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:29:33.654] <TB0>     INFO: ######################################################################
[13:29:33.654] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[13:29:33.654] <TB0>     INFO: ######################################################################
[13:29:33.655] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:33.655] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:29:33.655] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:33.655] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:29:33.666] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:29:33.666] <TB0>     INFO:     run 1 of 1
[13:29:33.666] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:34.010] <TB0>     INFO: Expecting 59072000 events.
[13:30:02.826] <TB0>     INFO: 1073000 events read in total (28101ms).
[13:30:30.847] <TB0>     INFO: 2141000 events read in total (56122ms).
[13:30:58.921] <TB0>     INFO: 3209000 events read in total (84197ms).
[13:31:26.843] <TB0>     INFO: 4280400 events read in total (112118ms).
[13:31:55.208] <TB0>     INFO: 5349000 events read in total (140483ms).
[13:32:23.230] <TB0>     INFO: 6417400 events read in total (168505ms).
[13:32:51.597] <TB0>     INFO: 7488000 events read in total (196872ms).
[13:33:19.876] <TB0>     INFO: 8557000 events read in total (225151ms).
[13:33:48.624] <TB0>     INFO: 9624800 events read in total (253899ms).
[13:34:17.047] <TB0>     INFO: 10693400 events read in total (282322ms).
[13:34:45.462] <TB0>     INFO: 11764800 events read in total (310737ms).
[13:35:13.821] <TB0>     INFO: 12833000 events read in total (339096ms).
[13:35:42.221] <TB0>     INFO: 13900800 events read in total (367496ms).
[13:36:10.735] <TB0>     INFO: 14970600 events read in total (396010ms).
[13:36:39.101] <TB0>     INFO: 16040200 events read in total (424376ms).
[13:37:07.493] <TB0>     INFO: 17108200 events read in total (452768ms).
[13:37:35.855] <TB0>     INFO: 18176000 events read in total (481130ms).
[13:38:04.266] <TB0>     INFO: 19247800 events read in total (509541ms).
[13:38:32.645] <TB0>     INFO: 20315600 events read in total (537920ms).
[13:39:01.051] <TB0>     INFO: 21383600 events read in total (566327ms).
[13:39:29.498] <TB0>     INFO: 22453200 events read in total (594773ms).
[13:39:57.997] <TB0>     INFO: 23523400 events read in total (623272ms).
[13:40:26.342] <TB0>     INFO: 24591400 events read in total (651617ms).
[13:40:54.589] <TB0>     INFO: 25659400 events read in total (679864ms).
[13:41:22.895] <TB0>     INFO: 26731400 events read in total (708170ms).
[13:41:51.299] <TB0>     INFO: 27799600 events read in total (736574ms).
[13:42:19.643] <TB0>     INFO: 28867800 events read in total (764918ms).
[13:42:47.884] <TB0>     INFO: 29937200 events read in total (793159ms).
[13:43:16.125] <TB0>     INFO: 31007600 events read in total (821400ms).
[13:43:44.422] <TB0>     INFO: 32076000 events read in total (849697ms).
[13:44:12.731] <TB0>     INFO: 33146400 events read in total (878006ms).
[13:44:41.195] <TB0>     INFO: 34216600 events read in total (906470ms).
[13:45:09.517] <TB0>     INFO: 35284600 events read in total (934792ms).
[13:45:37.695] <TB0>     INFO: 36352000 events read in total (962970ms).
[13:46:05.982] <TB0>     INFO: 37422600 events read in total (991257ms).
[13:46:34.243] <TB0>     INFO: 38491400 events read in total (1019518ms).
[13:47:02.516] <TB0>     INFO: 39558800 events read in total (1047791ms).
[13:47:30.880] <TB0>     INFO: 40627200 events read in total (1076155ms).
[13:47:59.146] <TB0>     INFO: 41698000 events read in total (1104421ms).
[13:48:27.534] <TB0>     INFO: 42765800 events read in total (1132809ms).
[13:48:55.876] <TB0>     INFO: 43833400 events read in total (1161151ms).
[13:49:24.129] <TB0>     INFO: 44900400 events read in total (1189404ms).
[13:49:52.467] <TB0>     INFO: 45969600 events read in total (1217742ms).
[13:50:21.009] <TB0>     INFO: 47038800 events read in total (1246284ms).
[13:50:49.910] <TB0>     INFO: 48106200 events read in total (1275185ms).
[13:51:18.814] <TB0>     INFO: 49173600 events read in total (1304089ms).
[13:51:47.693] <TB0>     INFO: 50241400 events read in total (1332968ms).
[13:52:16.541] <TB0>     INFO: 51311000 events read in total (1361816ms).
[13:52:45.507] <TB0>     INFO: 52379200 events read in total (1390782ms).
[13:53:14.441] <TB0>     INFO: 53446600 events read in total (1419716ms).
[13:53:43.417] <TB0>     INFO: 54513600 events read in total (1448692ms).
[13:54:12.301] <TB0>     INFO: 55583200 events read in total (1477576ms).
[13:54:41.174] <TB0>     INFO: 56652000 events read in total (1506449ms).
[13:55:09.671] <TB0>     INFO: 57718800 events read in total (1534946ms).
[13:55:38.735] <TB0>     INFO: 58787200 events read in total (1564010ms).
[13:55:46.689] <TB0>     INFO: 59072000 events read in total (1571964ms).
[13:55:46.712] <TB0>     INFO: Test took 1573046ms.
[13:55:46.773] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:46.904] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:46.904] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:48.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:48.088] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:49.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:49.259] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:50.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:50.399] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:51.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:51.570] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:52.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:52.737] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:53.891] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:53.891] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:55.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:55.052] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:56.234] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:56.234] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:57.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:57.399] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:58.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:58.566] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:59.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:59.748] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:56:00.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:00.915] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:56:02.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:02.083] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:56:03.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:03.230] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:56:04.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:04.394] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:56:05.560] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 430505984
[13:56:05.592] <TB0>     INFO: PixTestScurves::scurves() done 
[13:56:05.592] <TB0>     INFO: Vcal mean:  35.10  35.02  35.00  34.99  34.99  34.98  34.98  34.97  35.03  35.04  35.05  35.10  35.07  35.03  35.06  35.00 
[13:56:05.592] <TB0>     INFO: Vcal RMS:    0.68   0.76   0.69   0.68   0.84   0.64   0.62   0.77   0.64   0.69   0.78   0.71   0.67   0.61   0.62   1.32 
[13:56:05.592] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:56:05.665] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:56:05.665] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:56:05.665] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:56:05.665] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:56:05.665] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:56:05.665] <TB0>     INFO: ######################################################################
[13:56:05.665] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:56:05.666] <TB0>     INFO: ######################################################################
[13:56:05.668] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:06.013] <TB0>     INFO: Expecting 41600 events.
[13:56:10.111] <TB0>     INFO: 41600 events read in total (3383ms).
[13:56:10.112] <TB0>     INFO: Test took 4444ms.
[13:56:10.120] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:10.120] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:56:10.120] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:56:10.124] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 51, 0] has eff 0/10
[13:56:10.124] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 51, 0]
[13:56:10.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 13, 70] has eff 0/10
[13:56:10.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 13, 70]
[13:56:10.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 1, 74] has eff 0/10
[13:56:10.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 1, 74]
[13:56:10.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 7, 75] has eff 0/10
[13:56:10.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 7, 75]
[13:56:10.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 14, 75] has eff 0/10
[13:56:10.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 14, 75]
[13:56:10.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[13:56:10.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:56:10.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:56:10.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:56:10.467] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:56:10.811] <TB0>     INFO: Expecting 41600 events.
[13:56:14.962] <TB0>     INFO: 41600 events read in total (3436ms).
[13:56:14.963] <TB0>     INFO: Test took 4496ms.
[13:56:14.971] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:14.971] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[13:56:14.971] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:56:14.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.162
[13:56:14.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[13:56:14.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.444
[13:56:14.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[13:56:14.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.778
[13:56:14.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[13:56:14.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.834
[13:56:14.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 166
[13:56:14.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.354
[13:56:14.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 183
[13:56:14.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.798
[13:56:14.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[13:56:14.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.056
[13:56:14.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[13:56:14.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.951
[13:56:14.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[13:56:14.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.699
[13:56:14.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 178
[13:56:14.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.169
[13:56:14.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,12] phvalue 173
[13:56:14.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.293
[13:56:14.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[13:56:14.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.394
[13:56:14.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 175
[13:56:14.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.268
[13:56:14.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[13:56:14.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 158.467
[13:56:14.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 158
[13:56:14.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.551
[13:56:14.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 184
[13:56:14.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.54
[13:56:14.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[13:56:14.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:56:14.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:56:14.978] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:56:15.066] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:56:15.411] <TB0>     INFO: Expecting 41600 events.
[13:56:19.563] <TB0>     INFO: 41600 events read in total (3437ms).
[13:56:19.563] <TB0>     INFO: Test took 4497ms.
[13:56:19.571] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:19.571] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[13:56:19.571] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:56:19.575] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:56:19.576] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 47minph_roc = 13
[13:56:19.576] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.5628
[13:56:19.576] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,60] phvalue 59
[13:56:19.576] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.3275
[13:56:19.576] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 57
[13:56:19.576] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3784
[13:56:19.576] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 61
[13:56:19.576] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.8753
[13:56:19.577] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 57
[13:56:19.577] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.8205
[13:56:19.577] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,11] phvalue 82
[13:56:19.577] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.1806
[13:56:19.577] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 86
[13:56:19.577] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.6184
[13:56:19.577] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 76
[13:56:19.577] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.4421
[13:56:19.577] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 69
[13:56:19.577] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.5842
[13:56:19.577] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 80
[13:56:19.577] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.8456
[13:56:19.577] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[13:56:19.578] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.4114
[13:56:19.578] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,13] phvalue 72
[13:56:19.578] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.4976
[13:56:19.578] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 72
[13:56:19.578] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.4939
[13:56:19.578] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,11] phvalue 61
[13:56:19.578] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.1121
[13:56:19.578] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 51
[13:56:19.578] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.2165
[13:56:19.578] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 71
[13:56:19.578] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9909
[13:56:19.578] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [24 ,9] phvalue 66
[13:56:19.580] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 60, 0 0
[13:56:19.992] <TB0>     INFO: Expecting 2560 events.
[13:56:20.950] <TB0>     INFO: 2560 events read in total (243ms).
[13:56:20.950] <TB0>     INFO: Test took 1370ms.
[13:56:20.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:20.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 1 1
[13:56:21.458] <TB0>     INFO: Expecting 2560 events.
[13:56:22.416] <TB0>     INFO: 2560 events read in total (243ms).
[13:56:22.417] <TB0>     INFO: Test took 1467ms.
[13:56:22.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:22.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[13:56:22.924] <TB0>     INFO: Expecting 2560 events.
[13:56:23.882] <TB0>     INFO: 2560 events read in total (243ms).
[13:56:23.882] <TB0>     INFO: Test took 1465ms.
[13:56:23.882] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:23.882] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 3 3
[13:56:24.390] <TB0>     INFO: Expecting 2560 events.
[13:56:25.348] <TB0>     INFO: 2560 events read in total (243ms).
[13:56:25.348] <TB0>     INFO: Test took 1465ms.
[13:56:25.349] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:25.349] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 11, 4 4
[13:56:25.857] <TB0>     INFO: Expecting 2560 events.
[13:56:26.816] <TB0>     INFO: 2560 events read in total (244ms).
[13:56:26.816] <TB0>     INFO: Test took 1467ms.
[13:56:26.816] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:26.816] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 5 5
[13:56:27.324] <TB0>     INFO: Expecting 2560 events.
[13:56:28.281] <TB0>     INFO: 2560 events read in total (243ms).
[13:56:28.281] <TB0>     INFO: Test took 1465ms.
[13:56:28.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:28.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 6 6
[13:56:28.788] <TB0>     INFO: Expecting 2560 events.
[13:56:29.748] <TB0>     INFO: 2560 events read in total (245ms).
[13:56:29.748] <TB0>     INFO: Test took 1466ms.
[13:56:29.748] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:29.748] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 7 7
[13:56:30.257] <TB0>     INFO: Expecting 2560 events.
[13:56:31.215] <TB0>     INFO: 2560 events read in total (243ms).
[13:56:31.215] <TB0>     INFO: Test took 1466ms.
[13:56:31.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:31.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[13:56:31.723] <TB0>     INFO: Expecting 2560 events.
[13:56:32.682] <TB0>     INFO: 2560 events read in total (244ms).
[13:56:32.682] <TB0>     INFO: Test took 1466ms.
[13:56:32.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:32.683] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[13:56:33.190] <TB0>     INFO: Expecting 2560 events.
[13:56:34.150] <TB0>     INFO: 2560 events read in total (245ms).
[13:56:34.150] <TB0>     INFO: Test took 1467ms.
[13:56:34.150] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:34.150] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 13, 10 10
[13:56:34.658] <TB0>     INFO: Expecting 2560 events.
[13:56:35.616] <TB0>     INFO: 2560 events read in total (243ms).
[13:56:35.616] <TB0>     INFO: Test took 1466ms.
[13:56:35.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:35.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[13:56:36.125] <TB0>     INFO: Expecting 2560 events.
[13:56:37.083] <TB0>     INFO: 2560 events read in total (243ms).
[13:56:37.083] <TB0>     INFO: Test took 1466ms.
[13:56:37.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:37.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 11, 12 12
[13:56:37.591] <TB0>     INFO: Expecting 2560 events.
[13:56:38.548] <TB0>     INFO: 2560 events read in total (242ms).
[13:56:38.549] <TB0>     INFO: Test took 1465ms.
[13:56:38.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:38.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[13:56:39.056] <TB0>     INFO: Expecting 2560 events.
[13:56:40.014] <TB0>     INFO: 2560 events read in total (243ms).
[13:56:40.014] <TB0>     INFO: Test took 1465ms.
[13:56:40.015] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:40.015] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[13:56:40.522] <TB0>     INFO: Expecting 2560 events.
[13:56:41.482] <TB0>     INFO: 2560 events read in total (244ms).
[13:56:41.482] <TB0>     INFO: Test took 1467ms.
[13:56:41.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:41.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 24, 9, 15 15
[13:56:41.990] <TB0>     INFO: Expecting 2560 events.
[13:56:42.947] <TB0>     INFO: 2560 events read in total (242ms).
[13:56:42.948] <TB0>     INFO: Test took 1466ms.
[13:56:42.948] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC14
[13:56:42.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[13:56:42.951] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:56:43.457] <TB0>     INFO: Expecting 655360 events.
[13:56:55.352] <TB0>     INFO: 655360 events read in total (11180ms).
[13:56:55.363] <TB0>     INFO: Expecting 655360 events.
[13:57:07.073] <TB0>     INFO: 655360 events read in total (11141ms).
[13:57:07.089] <TB0>     INFO: Expecting 655360 events.
[13:57:18.884] <TB0>     INFO: 655360 events read in total (11231ms).
[13:57:18.904] <TB0>     INFO: Expecting 655360 events.
[13:57:30.562] <TB0>     INFO: 655360 events read in total (11104ms).
[13:57:30.585] <TB0>     INFO: Expecting 655360 events.
[13:57:42.267] <TB0>     INFO: 655360 events read in total (11123ms).
[13:57:42.297] <TB0>     INFO: Expecting 655360 events.
[13:57:53.874] <TB0>     INFO: 655360 events read in total (11033ms).
[13:57:53.908] <TB0>     INFO: Expecting 655360 events.
[13:58:05.568] <TB0>     INFO: 655360 events read in total (11114ms).
[13:58:05.604] <TB0>     INFO: Expecting 655360 events.
[13:58:17.253] <TB0>     INFO: 655360 events read in total (11104ms).
[13:58:17.292] <TB0>     INFO: Expecting 655360 events.
[13:58:29.026] <TB0>     INFO: 655360 events read in total (11192ms).
[13:58:29.073] <TB0>     INFO: Expecting 655360 events.
[13:58:40.812] <TB0>     INFO: 655360 events read in total (11210ms).
[13:58:40.860] <TB0>     INFO: Expecting 655360 events.
[13:58:52.564] <TB0>     INFO: 655360 events read in total (11168ms).
[13:58:52.617] <TB0>     INFO: Expecting 655360 events.
[13:59:04.333] <TB0>     INFO: 655360 events read in total (11188ms).
[13:59:04.391] <TB0>     INFO: Expecting 655360 events.
[13:59:16.115] <TB0>     INFO: 655360 events read in total (11198ms).
[13:59:16.176] <TB0>     INFO: Expecting 655360 events.
[13:59:27.841] <TB0>     INFO: 655360 events read in total (11138ms).
[13:59:27.910] <TB0>     INFO: Expecting 655360 events.
[13:59:39.640] <TB0>     INFO: 655360 events read in total (11203ms).
[13:59:39.709] <TB0>     INFO: Expecting 655360 events.
[13:59:51.379] <TB0>     INFO: 655360 events read in total (11143ms).
[13:59:51.453] <TB0>     INFO: Test took 188502ms.
[13:59:51.547] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:59:51.855] <TB0>     INFO: Expecting 655360 events.
[14:00:03.619] <TB0>     INFO: 655360 events read in total (11050ms).
[14:00:03.630] <TB0>     INFO: Expecting 655360 events.
[14:00:15.330] <TB0>     INFO: 655360 events read in total (11128ms).
[14:00:15.345] <TB0>     INFO: Expecting 655360 events.
[14:00:27.023] <TB0>     INFO: 655360 events read in total (11112ms).
[14:00:27.042] <TB0>     INFO: Expecting 655360 events.
[14:00:38.731] <TB0>     INFO: 655360 events read in total (11125ms).
[14:00:38.754] <TB0>     INFO: Expecting 655360 events.
[14:00:50.487] <TB0>     INFO: 655360 events read in total (11175ms).
[14:00:50.516] <TB0>     INFO: Expecting 655360 events.
[14:01:02.142] <TB0>     INFO: 655360 events read in total (11080ms).
[14:01:02.175] <TB0>     INFO: Expecting 655360 events.
[14:01:13.841] <TB0>     INFO: 655360 events read in total (11117ms).
[14:01:13.881] <TB0>     INFO: Expecting 655360 events.
[14:01:25.493] <TB0>     INFO: 655360 events read in total (11070ms).
[14:01:25.533] <TB0>     INFO: Expecting 655360 events.
[14:01:37.334] <TB0>     INFO: 655360 events read in total (11257ms).
[14:01:37.381] <TB0>     INFO: Expecting 655360 events.
[14:01:49.100] <TB0>     INFO: 655360 events read in total (11190ms).
[14:01:49.152] <TB0>     INFO: Expecting 655360 events.
[14:02:00.817] <TB0>     INFO: 655360 events read in total (11135ms).
[14:02:00.870] <TB0>     INFO: Expecting 655360 events.
[14:02:12.529] <TB0>     INFO: 655360 events read in total (11130ms).
[14:02:12.589] <TB0>     INFO: Expecting 655360 events.
[14:02:24.288] <TB0>     INFO: 655360 events read in total (11173ms).
[14:02:24.349] <TB0>     INFO: Expecting 655360 events.
[14:02:36.025] <TB0>     INFO: 655360 events read in total (11149ms).
[14:02:36.093] <TB0>     INFO: Expecting 655360 events.
[14:02:47.812] <TB0>     INFO: 655360 events read in total (11193ms).
[14:02:47.881] <TB0>     INFO: Expecting 655360 events.
[14:02:59.548] <TB0>     INFO: 655360 events read in total (11141ms).
[14:02:59.623] <TB0>     INFO: Test took 188076ms.
[14:02:59.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:02:59.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:02:59.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:02:59.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:02:59.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:02:59.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:02:59.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:02:59.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.802] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:02:59.802] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.802] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:02:59.802] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.803] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:02:59.803] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.803] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:02:59.803] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.803] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:02:59.803] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.804] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:02:59.804] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.804] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:02:59.804] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:02:59.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:59.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:02:59.805] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.812] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.819] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.826] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.834] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.841] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.848] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.855] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.862] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.868] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.876] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.883] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.890] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.896] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:02:59.903] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:02:59.910] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.917] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.924] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:59.931] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:02:59.962] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C0.dat
[14:02:59.962] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C1.dat
[14:02:59.962] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C2.dat
[14:02:59.962] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C3.dat
[14:02:59.962] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C4.dat
[14:02:59.962] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C5.dat
[14:02:59.962] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C6.dat
[14:02:59.962] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C7.dat
[14:02:59.963] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C8.dat
[14:02:59.963] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C9.dat
[14:02:59.963] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C10.dat
[14:02:59.963] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C11.dat
[14:02:59.963] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C12.dat
[14:02:59.963] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C13.dat
[14:02:59.963] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C14.dat
[14:02:59.963] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C15.dat
[14:03:00.312] <TB0>     INFO: Expecting 41600 events.
[14:03:04.172] <TB0>     INFO: 41600 events read in total (3145ms).
[14:03:04.172] <TB0>     INFO: Test took 4206ms.
[14:03:04.831] <TB0>     INFO: Expecting 41600 events.
[14:03:08.667] <TB0>     INFO: 41600 events read in total (3121ms).
[14:03:08.668] <TB0>     INFO: Test took 4189ms.
[14:03:09.321] <TB0>     INFO: Expecting 41600 events.
[14:03:13.167] <TB0>     INFO: 41600 events read in total (3130ms).
[14:03:13.168] <TB0>     INFO: Test took 4192ms.
[14:03:13.476] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:13.608] <TB0>     INFO: Expecting 2560 events.
[14:03:14.566] <TB0>     INFO: 2560 events read in total (243ms).
[14:03:14.567] <TB0>     INFO: Test took 1091ms.
[14:03:14.569] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:15.075] <TB0>     INFO: Expecting 2560 events.
[14:03:16.033] <TB0>     INFO: 2560 events read in total (243ms).
[14:03:16.034] <TB0>     INFO: Test took 1465ms.
[14:03:16.036] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:16.543] <TB0>     INFO: Expecting 2560 events.
[14:03:17.503] <TB0>     INFO: 2560 events read in total (245ms).
[14:03:17.504] <TB0>     INFO: Test took 1468ms.
[14:03:17.506] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:18.011] <TB0>     INFO: Expecting 2560 events.
[14:03:18.968] <TB0>     INFO: 2560 events read in total (242ms).
[14:03:18.969] <TB0>     INFO: Test took 1463ms.
[14:03:18.970] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:19.477] <TB0>     INFO: Expecting 2560 events.
[14:03:20.437] <TB0>     INFO: 2560 events read in total (245ms).
[14:03:20.439] <TB0>     INFO: Test took 1469ms.
[14:03:20.441] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:20.946] <TB0>     INFO: Expecting 2560 events.
[14:03:21.904] <TB0>     INFO: 2560 events read in total (243ms).
[14:03:21.904] <TB0>     INFO: Test took 1463ms.
[14:03:21.906] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:22.413] <TB0>     INFO: Expecting 2560 events.
[14:03:23.372] <TB0>     INFO: 2560 events read in total (244ms).
[14:03:23.372] <TB0>     INFO: Test took 1466ms.
[14:03:23.374] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:23.881] <TB0>     INFO: Expecting 2560 events.
[14:03:24.840] <TB0>     INFO: 2560 events read in total (244ms).
[14:03:24.841] <TB0>     INFO: Test took 1467ms.
[14:03:24.843] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:25.350] <TB0>     INFO: Expecting 2560 events.
[14:03:26.310] <TB0>     INFO: 2560 events read in total (246ms).
[14:03:26.310] <TB0>     INFO: Test took 1467ms.
[14:03:26.312] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:26.819] <TB0>     INFO: Expecting 2560 events.
[14:03:27.777] <TB0>     INFO: 2560 events read in total (243ms).
[14:03:27.778] <TB0>     INFO: Test took 1466ms.
[14:03:27.780] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:28.286] <TB0>     INFO: Expecting 2560 events.
[14:03:29.246] <TB0>     INFO: 2560 events read in total (245ms).
[14:03:29.246] <TB0>     INFO: Test took 1466ms.
[14:03:29.249] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:29.756] <TB0>     INFO: Expecting 2560 events.
[14:03:30.714] <TB0>     INFO: 2560 events read in total (244ms).
[14:03:30.714] <TB0>     INFO: Test took 1465ms.
[14:03:30.717] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:31.224] <TB0>     INFO: Expecting 2560 events.
[14:03:32.182] <TB0>     INFO: 2560 events read in total (244ms).
[14:03:32.182] <TB0>     INFO: Test took 1466ms.
[14:03:32.184] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:32.691] <TB0>     INFO: Expecting 2560 events.
[14:03:33.650] <TB0>     INFO: 2560 events read in total (244ms).
[14:03:33.650] <TB0>     INFO: Test took 1466ms.
[14:03:33.653] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:34.159] <TB0>     INFO: Expecting 2560 events.
[14:03:35.118] <TB0>     INFO: 2560 events read in total (244ms).
[14:03:35.119] <TB0>     INFO: Test took 1466ms.
[14:03:35.121] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:35.627] <TB0>     INFO: Expecting 2560 events.
[14:03:36.586] <TB0>     INFO: 2560 events read in total (244ms).
[14:03:36.588] <TB0>     INFO: Test took 1467ms.
[14:03:36.591] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:37.096] <TB0>     INFO: Expecting 2560 events.
[14:03:38.055] <TB0>     INFO: 2560 events read in total (244ms).
[14:03:38.055] <TB0>     INFO: Test took 1465ms.
[14:03:38.058] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:38.564] <TB0>     INFO: Expecting 2560 events.
[14:03:39.522] <TB0>     INFO: 2560 events read in total (243ms).
[14:03:39.523] <TB0>     INFO: Test took 1465ms.
[14:03:39.525] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:40.032] <TB0>     INFO: Expecting 2560 events.
[14:03:40.990] <TB0>     INFO: 2560 events read in total (243ms).
[14:03:40.990] <TB0>     INFO: Test took 1465ms.
[14:03:40.992] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:41.501] <TB0>     INFO: Expecting 2560 events.
[14:03:42.459] <TB0>     INFO: 2560 events read in total (244ms).
[14:03:42.460] <TB0>     INFO: Test took 1468ms.
[14:03:42.462] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:42.968] <TB0>     INFO: Expecting 2560 events.
[14:03:43.927] <TB0>     INFO: 2560 events read in total (244ms).
[14:03:43.927] <TB0>     INFO: Test took 1465ms.
[14:03:43.931] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:44.436] <TB0>     INFO: Expecting 2560 events.
[14:03:45.395] <TB0>     INFO: 2560 events read in total (244ms).
[14:03:45.396] <TB0>     INFO: Test took 1465ms.
[14:03:45.397] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:45.905] <TB0>     INFO: Expecting 2560 events.
[14:03:46.862] <TB0>     INFO: 2560 events read in total (242ms).
[14:03:46.863] <TB0>     INFO: Test took 1466ms.
[14:03:46.865] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:47.370] <TB0>     INFO: Expecting 2560 events.
[14:03:48.335] <TB0>     INFO: 2560 events read in total (249ms).
[14:03:48.336] <TB0>     INFO: Test took 1471ms.
[14:03:48.339] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:48.845] <TB0>     INFO: Expecting 2560 events.
[14:03:49.806] <TB0>     INFO: 2560 events read in total (246ms).
[14:03:49.806] <TB0>     INFO: Test took 1467ms.
[14:03:49.808] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:50.315] <TB0>     INFO: Expecting 2560 events.
[14:03:51.272] <TB0>     INFO: 2560 events read in total (242ms).
[14:03:51.272] <TB0>     INFO: Test took 1464ms.
[14:03:51.275] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:51.781] <TB0>     INFO: Expecting 2560 events.
[14:03:52.741] <TB0>     INFO: 2560 events read in total (245ms).
[14:03:52.741] <TB0>     INFO: Test took 1466ms.
[14:03:52.744] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:53.250] <TB0>     INFO: Expecting 2560 events.
[14:03:54.209] <TB0>     INFO: 2560 events read in total (244ms).
[14:03:54.209] <TB0>     INFO: Test took 1466ms.
[14:03:54.212] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:54.719] <TB0>     INFO: Expecting 2560 events.
[14:03:55.677] <TB0>     INFO: 2560 events read in total (243ms).
[14:03:55.678] <TB0>     INFO: Test took 1466ms.
[14:03:55.679] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:56.187] <TB0>     INFO: Expecting 2560 events.
[14:03:57.144] <TB0>     INFO: 2560 events read in total (242ms).
[14:03:57.144] <TB0>     INFO: Test took 1466ms.
[14:03:57.147] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:57.653] <TB0>     INFO: Expecting 2560 events.
[14:03:58.614] <TB0>     INFO: 2560 events read in total (246ms).
[14:03:58.614] <TB0>     INFO: Test took 1467ms.
[14:03:58.617] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:59.123] <TB0>     INFO: Expecting 2560 events.
[14:04:00.082] <TB0>     INFO: 2560 events read in total (244ms).
[14:04:00.082] <TB0>     INFO: Test took 1466ms.
[14:04:01.110] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[14:04:01.110] <TB0>     INFO: PH scale (per ROC):    77  75  79  81  81  83  85  69  80  80  75  75  77  79  95  77
[14:04:01.110] <TB0>     INFO: PH offset (per ROC):  188 190 187 187 163 160 171 182 170 177 177 178 189 194 170 182
[14:04:01.291] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:04:01.294] <TB0>     INFO: ######################################################################
[14:04:01.294] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:04:01.294] <TB0>     INFO: ######################################################################
[14:04:01.294] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:04:01.306] <TB0>     INFO: scanning low vcal = 10
[14:04:01.651] <TB0>     INFO: Expecting 41600 events.
[14:04:05.379] <TB0>     INFO: 41600 events read in total (3013ms).
[14:04:05.379] <TB0>     INFO: Test took 4073ms.
[14:04:05.381] <TB0>     INFO: scanning low vcal = 20
[14:04:05.888] <TB0>     INFO: Expecting 41600 events.
[14:04:09.610] <TB0>     INFO: 41600 events read in total (3007ms).
[14:04:09.611] <TB0>     INFO: Test took 4230ms.
[14:04:09.613] <TB0>     INFO: scanning low vcal = 30
[14:04:10.119] <TB0>     INFO: Expecting 41600 events.
[14:04:13.856] <TB0>     INFO: 41600 events read in total (3022ms).
[14:04:13.857] <TB0>     INFO: Test took 4244ms.
[14:04:13.859] <TB0>     INFO: scanning low vcal = 40
[14:04:14.361] <TB0>     INFO: Expecting 41600 events.
[14:04:18.611] <TB0>     INFO: 41600 events read in total (3535ms).
[14:04:18.612] <TB0>     INFO: Test took 4753ms.
[14:04:18.614] <TB0>     INFO: scanning low vcal = 50
[14:04:19.039] <TB0>     INFO: Expecting 41600 events.
[14:04:23.305] <TB0>     INFO: 41600 events read in total (3551ms).
[14:04:23.305] <TB0>     INFO: Test took 4690ms.
[14:04:23.308] <TB0>     INFO: scanning low vcal = 60
[14:04:23.731] <TB0>     INFO: Expecting 41600 events.
[14:04:27.995] <TB0>     INFO: 41600 events read in total (3549ms).
[14:04:27.996] <TB0>     INFO: Test took 4688ms.
[14:04:27.000] <TB0>     INFO: scanning low vcal = 70
[14:04:28.424] <TB0>     INFO: Expecting 41600 events.
[14:04:32.682] <TB0>     INFO: 41600 events read in total (3543ms).
[14:04:32.682] <TB0>     INFO: Test took 4682ms.
[14:04:32.686] <TB0>     INFO: scanning low vcal = 80
[14:04:33.108] <TB0>     INFO: Expecting 41600 events.
[14:04:37.397] <TB0>     INFO: 41600 events read in total (3574ms).
[14:04:37.398] <TB0>     INFO: Test took 4712ms.
[14:04:37.401] <TB0>     INFO: scanning low vcal = 90
[14:04:37.821] <TB0>     INFO: Expecting 41600 events.
[14:04:42.084] <TB0>     INFO: 41600 events read in total (3549ms).
[14:04:42.085] <TB0>     INFO: Test took 4684ms.
[14:04:42.088] <TB0>     INFO: scanning low vcal = 100
[14:04:42.511] <TB0>     INFO: Expecting 41600 events.
[14:04:46.899] <TB0>     INFO: 41600 events read in total (3674ms).
[14:04:46.900] <TB0>     INFO: Test took 4812ms.
[14:04:46.903] <TB0>     INFO: scanning low vcal = 110
[14:04:47.334] <TB0>     INFO: Expecting 41600 events.
[14:04:51.597] <TB0>     INFO: 41600 events read in total (3549ms).
[14:04:51.597] <TB0>     INFO: Test took 4694ms.
[14:04:51.600] <TB0>     INFO: scanning low vcal = 120
[14:04:52.023] <TB0>     INFO: Expecting 41600 events.
[14:04:56.304] <TB0>     INFO: 41600 events read in total (3566ms).
[14:04:56.305] <TB0>     INFO: Test took 4705ms.
[14:04:56.307] <TB0>     INFO: scanning low vcal = 130
[14:04:56.726] <TB0>     INFO: Expecting 41600 events.
[14:05:01.006] <TB0>     INFO: 41600 events read in total (3565ms).
[14:05:01.006] <TB0>     INFO: Test took 4699ms.
[14:05:01.009] <TB0>     INFO: scanning low vcal = 140
[14:05:01.432] <TB0>     INFO: Expecting 41600 events.
[14:05:05.699] <TB0>     INFO: 41600 events read in total (3552ms).
[14:05:05.700] <TB0>     INFO: Test took 4691ms.
[14:05:05.704] <TB0>     INFO: scanning low vcal = 150
[14:05:06.121] <TB0>     INFO: Expecting 41600 events.
[14:05:10.398] <TB0>     INFO: 41600 events read in total (3562ms).
[14:05:10.399] <TB0>     INFO: Test took 4695ms.
[14:05:10.402] <TB0>     INFO: scanning low vcal = 160
[14:05:10.828] <TB0>     INFO: Expecting 41600 events.
[14:05:15.095] <TB0>     INFO: 41600 events read in total (3552ms).
[14:05:15.096] <TB0>     INFO: Test took 4693ms.
[14:05:15.099] <TB0>     INFO: scanning low vcal = 170
[14:05:15.522] <TB0>     INFO: Expecting 41600 events.
[14:05:19.801] <TB0>     INFO: 41600 events read in total (3564ms).
[14:05:19.802] <TB0>     INFO: Test took 4703ms.
[14:05:19.806] <TB0>     INFO: scanning low vcal = 180
[14:05:20.229] <TB0>     INFO: Expecting 41600 events.
[14:05:24.513] <TB0>     INFO: 41600 events read in total (3569ms).
[14:05:24.513] <TB0>     INFO: Test took 4707ms.
[14:05:24.516] <TB0>     INFO: scanning low vcal = 190
[14:05:24.939] <TB0>     INFO: Expecting 41600 events.
[14:05:29.205] <TB0>     INFO: 41600 events read in total (3551ms).
[14:05:29.206] <TB0>     INFO: Test took 4690ms.
[14:05:29.209] <TB0>     INFO: scanning low vcal = 200
[14:05:29.631] <TB0>     INFO: Expecting 41600 events.
[14:05:33.900] <TB0>     INFO: 41600 events read in total (3555ms).
[14:05:33.901] <TB0>     INFO: Test took 4692ms.
[14:05:33.904] <TB0>     INFO: scanning low vcal = 210
[14:05:34.328] <TB0>     INFO: Expecting 41600 events.
[14:05:38.573] <TB0>     INFO: 41600 events read in total (3530ms).
[14:05:38.574] <TB0>     INFO: Test took 4670ms.
[14:05:38.579] <TB0>     INFO: scanning low vcal = 220
[14:05:38.999] <TB0>     INFO: Expecting 41600 events.
[14:05:43.227] <TB0>     INFO: 41600 events read in total (3513ms).
[14:05:43.228] <TB0>     INFO: Test took 4648ms.
[14:05:43.230] <TB0>     INFO: scanning low vcal = 230
[14:05:43.657] <TB0>     INFO: Expecting 41600 events.
[14:05:47.919] <TB0>     INFO: 41600 events read in total (3548ms).
[14:05:47.920] <TB0>     INFO: Test took 4690ms.
[14:05:47.923] <TB0>     INFO: scanning low vcal = 240
[14:05:48.349] <TB0>     INFO: Expecting 41600 events.
[14:05:52.584] <TB0>     INFO: 41600 events read in total (3520ms).
[14:05:52.584] <TB0>     INFO: Test took 4661ms.
[14:05:52.587] <TB0>     INFO: scanning low vcal = 250
[14:05:53.013] <TB0>     INFO: Expecting 41600 events.
[14:05:57.257] <TB0>     INFO: 41600 events read in total (3529ms).
[14:05:57.258] <TB0>     INFO: Test took 4671ms.
[14:05:57.262] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:05:57.686] <TB0>     INFO: Expecting 41600 events.
[14:06:01.915] <TB0>     INFO: 41600 events read in total (3514ms).
[14:06:01.915] <TB0>     INFO: Test took 4652ms.
[14:06:01.918] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:06:02.341] <TB0>     INFO: Expecting 41600 events.
[14:06:06.567] <TB0>     INFO: 41600 events read in total (3511ms).
[14:06:06.568] <TB0>     INFO: Test took 4650ms.
[14:06:06.572] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:06:06.993] <TB0>     INFO: Expecting 41600 events.
[14:06:11.231] <TB0>     INFO: 41600 events read in total (3523ms).
[14:06:11.231] <TB0>     INFO: Test took 4659ms.
[14:06:11.235] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:06:11.660] <TB0>     INFO: Expecting 41600 events.
[14:06:15.929] <TB0>     INFO: 41600 events read in total (3554ms).
[14:06:15.929] <TB0>     INFO: Test took 4694ms.
[14:06:15.932] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:06:16.354] <TB0>     INFO: Expecting 41600 events.
[14:06:20.622] <TB0>     INFO: 41600 events read in total (3553ms).
[14:06:20.623] <TB0>     INFO: Test took 4691ms.
[14:06:21.162] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:06:21.165] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:06:21.165] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:06:21.166] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:06:21.166] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:06:21.166] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:06:21.166] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:06:21.167] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:06:21.167] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:06:21.167] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:06:21.167] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:06:21.168] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:06:21.168] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:06:21.168] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:06:21.168] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:06:21.168] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:06:21.168] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:06:59.922] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:06:59.923] <TB0>     INFO: non-linearity mean:  0.965 0.960 0.962 0.960 0.957 0.953 0.962 0.962 0.964 0.970 0.967 0.964 0.960 0.957 0.963 0.966
[14:06:59.923] <TB0>     INFO: non-linearity RMS:   0.006 0.006 0.005 0.006 0.007 0.007 0.004 0.007 0.005 0.003 0.006 0.005 0.005 0.007 0.005 0.005
[14:06:59.923] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:06:59.945] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:06:59.967] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:06:59.989] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:07:00.011] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:07:00.034] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:07:00.056] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:07:00.078] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:07:00.100] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:07:00.122] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:07:00.144] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:07:00.166] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:07:00.188] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:07:00.210] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:07:00.232] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:07:00.254] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NV_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:07:00.277] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:07:00.277] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:07:00.284] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:07:00.284] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:07:00.287] <TB0>     INFO: ######################################################################
[14:07:00.287] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:07:00.287] <TB0>     INFO: ######################################################################
[14:07:00.289] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:07:00.300] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:07:00.300] <TB0>     INFO:     run 1 of 1
[14:07:00.300] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:00.646] <TB0>     INFO: Expecting 3120000 events.
[14:07:51.348] <TB0>     INFO: 1280770 events read in total (49987ms).
[14:08:43.227] <TB0>     INFO: 2556010 events read in total (101866ms).
[14:09:05.734] <TB0>     INFO: 3120000 events read in total (124374ms).
[14:09:05.784] <TB0>     INFO: Test took 125485ms.
[14:09:05.862] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:05.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:07.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:08.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:10.305] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:11.793] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:13.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:14.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:15.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:17.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:18.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:20.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:21.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:23.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:24.582] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:25.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:27.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:28.786] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 430804992
[14:09:28.820] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:09:28.820] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3621, RMS = 1.45464
[14:09:28.820] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:09:28.820] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:09:28.820] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9339, RMS = 1.2446
[14:09:28.820] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:09:28.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:09:28.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5962, RMS = 1.84417
[14:09:28.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:09:28.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:09:28.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.8788, RMS = 1.59275
[14:09:28.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:09:28.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:09:28.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.0421, RMS = 1.74012
[14:09:28.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[14:09:28.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:09:28.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.578, RMS = 2.04502
[14:09:28.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:09:28.824] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:09:28.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8491, RMS = 1.73789
[14:09:28.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:09:28.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:09:28.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7311, RMS = 1.28246
[14:09:28.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:09:28.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:09:28.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7558, RMS = 1.23607
[14:09:28.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:09:28.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:09:28.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8801, RMS = 1.34419
[14:09:28.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:09:28.828] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:09:28.828] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0535, RMS = 0.935948
[14:09:28.828] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:09:28.828] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:09:28.828] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.712, RMS = 0.861803
[14:09:28.828] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:09:28.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:09:28.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9796, RMS = 0.892545
[14:09:28.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:09:28.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:09:28.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2709, RMS = 0.884646
[14:09:28.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:09:28.830] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:09:28.830] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 61.971, RMS = 2.05876
[14:09:28.830] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 73
[14:09:28.830] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:09:28.830] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 57.9903, RMS = 2.34494
[14:09:28.830] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 70
[14:09:28.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:09:28.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6161, RMS = 1.30526
[14:09:28.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:09:28.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:09:28.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2739, RMS = 1.27341
[14:09:28.832] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:09:28.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:09:28.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0528, RMS = 1.984
[14:09:28.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:09:28.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:09:28.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.5013, RMS = 2.36446
[14:09:28.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:09:28.834] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:09:28.834] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 60.8169, RMS = 2.39343
[14:09:28.834] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 73
[14:09:28.834] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:09:28.834] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 57.9027, RMS = 2.85698
[14:09:28.834] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[14:09:28.835] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:09:28.835] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8602, RMS = 1.65006
[14:09:28.835] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:09:28.835] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:09:28.835] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.4224, RMS = 1.69566
[14:09:28.835] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:09:28.836] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:09:28.837] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.8016, RMS = 1.64109
[14:09:28.837] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:09:28.837] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:09:28.837] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.1895, RMS = 1.69998
[14:09:28.837] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:09:28.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:09:28.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3435, RMS = 1.19255
[14:09:28.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:09:28.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:09:28.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3137, RMS = 1.31116
[14:09:28.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:09:28.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:09:28.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0515, RMS = 1.11305
[14:09:28.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:09:28.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:09:28.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.303, RMS = 1.47625
[14:09:28.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:09:28.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:09:28.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9945, RMS = 1.07114
[14:09:28.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:09:28.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:09:28.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8554, RMS = 1.01099
[14:09:28.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:09:28.843] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[14:09:28.843] <TB0>     INFO: number of dead bumps (per ROC):     0    0    2    0    0    0    0    0    0    0    0    1    1    0    0   99
[14:09:28.843] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:09:28.945] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:09:28.945] <TB0>     INFO: enter test to run
[14:09:28.945] <TB0>     INFO:   test:  no parameter change
[14:09:28.946] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 388.3mA
[14:09:28.947] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[14:09:28.947] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[14:09:28.947] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:09:29.433] <TB0>    QUIET: Connection to board 133 closed.
[14:09:29.434] <TB0>     INFO: pXar: this is the end, my friend
[14:09:29.434] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
