Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec  5 22:11:22 2024
| Host         : DESKTOP-JA1U62V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TrackerTopLevel_timing_summary_routed.rpt -pb TrackerTopLevel_timing_summary_routed.pb -rpx TrackerTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TrackerTopLevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      43          
DPIR-1     Warning           Asynchronous driver check                        20          
LUTAR-1    Warning           LUT drives async reset alert                     4           
PDRC-190   Warning           Suboptimally placed synchronized register chain  10          
TIMING-9   Warning           Unknown CDC Logic                                1           
TIMING-16  Warning           Large setup violation                            18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (15)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: camera_pixel_clock (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: camera_top/cam/camCapture/pixel_valid_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.693      -28.061                     18                17702        0.052        0.000                      0                17686        2.357        0.000                       0                  6788  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                    {0.000 16.666}       33.333          30.000          
blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                  {0.000 16.666}       33.333          30.000          
clkin                                                                                       {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                                                        {0.000 4.000}        8.000           125.000         
  clk_out2_clk_wiz_1                                                                        {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_1                                                                        {0.000 2.857}        5.714           175.000         
  clk_out4_clk_wiz_1                                                                        {0.000 5.143}        10.286          97.222          
  clkfbout_clk_wiz_1                                                                        {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                         13.225        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   234  
blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                       10.186        0.000                      0                   46        0.280        0.000                      0                   46       16.166        0.000                       0                    40  
clkin                                                                                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                                                                          5.845        0.000                       0                    10  
  clk_out2_clk_wiz_1                                                                             18.316        0.000                      0                 8638        0.069        0.000                      0                 8638       18.750        0.000                       0                  3620  
  clk_out3_clk_wiz_1                                                                             -1.486       -2.862                      2                  186        0.264        0.000                      0                  186        2.357        0.000                       0                    96  
  clk_out4_clk_wiz_1                                                                              0.084        0.000                      0                 7445        0.052        0.000                      0                 7445        3.893        0.000                       0                  2301  
  clkfbout_clk_wiz_1                                                                                                                                                                                                                          7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.357        0.000                      0                  928        0.072        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_clk_wiz_1                                                                               31.436        0.000                      0                    8                                                                        
clk_out4_clk_wiz_1                                                                          clk_out3_clk_wiz_1                                                                               -1.693      -25.199                     16                   16        0.096        0.000                      0                   16  
clk_out2_clk_wiz_1                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       38.573        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_clk_wiz_1                                                                          clk_out2_clk_wiz_1                                                                               37.222        0.000                      0                  105        0.208        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.516        0.000                      0                  100        0.370        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                    
(none)                                                                                      blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                    
(none)                                                                                      clk_out4_clk_wiz_1                                                                          blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                    
(none)                                                                                                                                                                                  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                  
(none)                                                                                      blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                  
(none)                                                                                      clk_out4_clk_wiz_1                                                                          blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                  
(none)                                                                                      clk_out2_clk_wiz_1                                                                          clk_out2_clk_wiz_1                                                                          
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_clk_wiz_1                                                                          
(none)                                                                                                                                                                                  clk_out4_clk_wiz_1                                                                          
(none)                                                                                      blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                    clk_out4_clk_wiz_1                                                                          
(none)                                                                                      blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                  clk_out4_clk_wiz_1                                                                          
(none)                                                                                      clk_out2_clk_wiz_1                                                                          clk_out4_clk_wiz_1                                                                          
(none)                                                                                      clk_out4_clk_wiz_1                                                                          clk_out4_clk_wiz_1                                                                          
(none)                                                                                      clk_out2_clk_wiz_1                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      clk_out1_clk_wiz_1                                                                                                                                                                      
(none)                                                                                      clk_out2_clk_wiz_1                                                                                                                                                                      
(none)                                                                                      clk_out3_clk_wiz_1                                                                                                                                                                      
(none)                                                                                      clk_out4_clk_wiz_1                                                                                                                                                                      
(none)                                                                                      clkfbout_clk_wiz_1                                                                                                                                                                      
(none)                                                                                                                                                                                  clk_out2_clk_wiz_1                                                                          
(none)                                                                                                                                                                                  clk_out3_clk_wiz_1                                                                          
(none)                                                                                                                                                                                  clk_out4_clk_wiz_1                                                                          
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.303ns  (logic 0.707ns (21.407%)  route 2.596ns (78.593%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 36.328 - 33.333 ) 
    Source Clock Delay      (SCD):    3.372ns = ( 20.038 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637    18.304    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.400 f  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638    20.038    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.459    20.497 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.847    21.344    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.749    23.217    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X61Y63         LUT4 (Prop_lut4_I2_O)        0.124    23.341 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.341    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    34.734    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.825 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.503    36.328    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.241    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X61Y63         FDRE (Setup_fdre_C_D)        0.032    36.565    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.565    
                         arrival time                         -23.341    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.226ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.301ns  (logic 0.707ns (21.420%)  route 2.594ns (78.580%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 36.328 - 33.333 ) 
    Source Clock Delay      (SCD):    3.372ns = ( 20.038 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637    18.304    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.400 f  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638    20.038    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.459    20.497 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.847    21.344    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.747    23.215    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X61Y63         LUT2 (Prop_lut2_I0_O)        0.124    23.339 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.339    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    34.734    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.825 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.503    36.328    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.241    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X61Y63         FDRE (Setup_fdre_C_D)        0.031    36.564    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.564    
                         arrival time                         -23.339    
  -------------------------------------------------------------------
                         slack                                 13.226    

Slack (MET) :             13.242ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.329ns  (logic 0.733ns (22.021%)  route 2.596ns (77.979%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 36.328 - 33.333 ) 
    Source Clock Delay      (SCD):    3.372ns = ( 20.038 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637    18.304    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.400 f  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638    20.038    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.459    20.497 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.847    21.344    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.749    23.217    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X61Y63         LUT5 (Prop_lut5_I3_O)        0.150    23.367 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.367    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    34.734    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.825 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.503    36.328    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.241    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X61Y63         FDRE (Setup_fdre_C_D)        0.075    36.608    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.608    
                         arrival time                         -23.367    
  -------------------------------------------------------------------
                         slack                                 13.242    

Slack (MET) :             13.334ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.704ns (23.032%)  route 2.353ns (76.968%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 19.678 - 16.667 ) 
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.637     3.371    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.456     3.827 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           1.456     5.283    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_5
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.407 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.403     5.810    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.124     5.934 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.493     6.427    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X62Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    18.068    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.159 f  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519    19.678    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.321    19.999    
                         clock uncertainty           -0.035    19.964    
    SLICE_X62Y44         FDRE (Setup_fdre_C_CE)      -0.202    19.762    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.762    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                 13.334    

Slack (MET) :             13.365ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.161ns  (logic 0.707ns (22.369%)  route 2.454ns (77.631%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns = ( 36.329 - 33.333 ) 
    Source Clock Delay      (SCD):    3.372ns = ( 20.038 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637    18.304    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.400 f  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638    20.038    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.459    20.497 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.847    21.344    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.607    23.075    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X61Y62         LUT3 (Prop_lut3_I2_O)        0.124    23.199 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.199    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X61Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    34.734    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.825 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504    36.329    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.241    36.570    
                         clock uncertainty           -0.035    36.534    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)        0.029    36.563    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.563    
                         arrival time                         -23.199    
  -------------------------------------------------------------------
                         slack                                 13.365    

Slack (MET) :             13.365ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.163ns  (logic 0.707ns (22.355%)  route 2.456ns (77.645%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns = ( 36.329 - 33.333 ) 
    Source Clock Delay      (SCD):    3.372ns = ( 20.038 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637    18.304    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.400 f  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638    20.038    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.459    20.497 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.847    21.344    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.609    23.077    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.124    23.201 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.201    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X61Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    34.734    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.825 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504    36.329    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.241    36.570    
                         clock uncertainty           -0.035    36.534    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)        0.031    36.565    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.565    
                         arrival time                         -23.201    
  -------------------------------------------------------------------
                         slack                                 13.365    

Slack (MET) :             13.525ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.001ns  (logic 0.707ns (23.557%)  route 2.294ns (76.443%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 36.330 - 33.333 ) 
    Source Clock Delay      (SCD):    3.372ns = ( 20.038 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637    18.304    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.400 f  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638    20.038    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.459    20.497 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.847    21.344    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.447    22.915    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y62         LUT3 (Prop_lut3_I1_O)        0.124    23.039 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.039    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    34.734    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.825 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505    36.330    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.241    36.571    
                         clock uncertainty           -0.035    36.535    
    SLICE_X62Y62         FDRE (Setup_fdre_C_D)        0.029    36.564    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.564    
                         arrival time                         -23.039    
  -------------------------------------------------------------------
                         slack                                 13.525    

Slack (MET) :             13.543ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.029ns  (logic 0.735ns (24.264%)  route 2.294ns (75.736%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 36.330 - 33.333 ) 
    Source Clock Delay      (SCD):    3.372ns = ( 20.038 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637    18.304    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.400 f  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638    20.038    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.459    20.497 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.847    21.344    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.447    22.915    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y62         LUT4 (Prop_lut4_I2_O)        0.152    23.067 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.067    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    34.734    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.825 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505    36.330    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.241    36.571    
                         clock uncertainty           -0.035    36.535    
    SLICE_X62Y62         FDRE (Setup_fdre_C_D)        0.075    36.610    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -23.067    
  -------------------------------------------------------------------
                         slack                                 13.543    

Slack (MET) :             13.856ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.670ns  (logic 0.707ns (26.475%)  route 1.963ns (73.525%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 36.330 - 33.333 ) 
    Source Clock Delay      (SCD):    3.372ns = ( 20.038 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637    18.304    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.400 f  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638    20.038    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.459    20.497 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.847    21.344    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.468 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.116    22.584    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X63Y62         LUT6 (Prop_lut6_I4_O)        0.124    22.708 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.708    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X63Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    34.734    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.825 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505    36.330    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.241    36.571    
                         clock uncertainty           -0.035    36.535    
    SLICE_X63Y62         FDRE (Setup_fdre_C_D)        0.029    36.564    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.564    
                         arrival time                         -22.708    
  -------------------------------------------------------------------
                         slack                                 13.856    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.398ns  (logic 0.707ns (29.482%)  route 1.691ns (70.518%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.345 - 33.333 ) 
    Source Clock Delay      (SCD):    3.372ns = ( 20.038 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637    18.304    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.400 f  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638    20.038    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.459    20.497 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.830    21.327    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X64Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.451 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.861    22.312    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X64Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.436    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X64Y43         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401    34.734    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.825 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519    36.345    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y43         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.335    36.680    
                         clock uncertainty           -0.035    36.644    
    SLICE_X64Y43         FDRE (Setup_fdre_C_D)        0.081    36.725    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.725    
                         arrival time                         -22.436    
  -------------------------------------------------------------------
                         slack                                 14.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.231    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y38         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.141     1.372 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.428    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X65Y38         FDPE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.609    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y38         FDPE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.378     1.231    
    SLICE_X65Y38         FDPE (Hold_fdpe_C_D)         0.075     1.306    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.231    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y38         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.141     1.372 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.428    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X63Y38         FDPE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.609    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y38         FDPE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.378     1.231    
    SLICE_X63Y38         FDPE (Hold_fdpe_C_D)         0.075     1.306    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/D
                            (rising edge-triggered cell SRL16E clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.231    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y38         FDPE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.372 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.488    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X64Y38         SRL16E                                       r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.609    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y38         SRL16E                                       r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
                         clock pessimism             -0.365     1.244    
    SLICE_X64Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.359    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.481%)  route 0.128ns (47.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.555     1.193    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.128     1.462    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X45Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.569    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/C
                         clock pessimism             -0.341     1.228    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.066     1.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/D
                            (rising edge-triggered cell SRL16E clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.231    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y38         FDPE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.128     1.359 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.475    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X64Y38         SRL16E                                       r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.609    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y38         SRL16E                                       r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
                         clock pessimism             -0.365     1.244    
    SLICE_X64Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.307    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_22/C
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_23/D
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.231    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y39         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.141     1.372 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_22/Q
                         net (fo=1, routed)           0.122     1.494    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_22_n_0
    SLICE_X62Y39         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_23/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.609    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y39         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_23/C
                         clock pessimism             -0.365     1.244    
    SLICE_X62Y39         FDCE (Hold_fdce_C_D)         0.070     1.314    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_23
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.555     1.193    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.124     1.458    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X47Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.569    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.361     1.208    
    SLICE_X47Y67         FDRE (Hold_fdre_C_D)         0.070     1.278    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.194    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.123     1.458    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X45Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.568    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.361     1.207    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.066     1.273    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_14/C
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_15/D
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.231    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y38         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.141     1.372 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_14/Q
                         net (fo=1, routed)           0.116     1.488    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_14_n_0
    SLICE_X65Y38         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_15/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.609    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y38         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_15/C
                         clock pessimism             -0.378     1.231    
    SLICE_X65Y38         FDCE (Hold_fdce_C_D)         0.071     1.302    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_15
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_17/C
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_18/D
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.231    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y39         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDCE (Prop_fdce_C_Q)         0.141     1.372 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_17/Q
                         net (fo=2, routed)           0.123     1.495    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_17_n_0
    SLICE_X64Y39         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_18/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.609    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y39         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_18/C
                         clock pessimism             -0.365     1.244    
    SLICE_X64Y39         FDCE (Hold_fdce_C_D)         0.060     1.304    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_18
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X65Y39   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X64Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_26/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X65Y39   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X65Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X65Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X64Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_15/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X65Y39   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X65Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y45   blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y45   blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y45   blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y45   blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X64Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X64Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X64Y38   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y45   blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y45   blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y45   blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y45   blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.186ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.037ns  (logic 0.896ns (14.841%)  route 5.141ns (85.159%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 36.225 - 33.333 ) 
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679    24.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124    24.418 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.615    26.033    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    36.225    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.234    36.459    
                         clock uncertainty           -0.035    36.424    
    SLICE_X48Y65         FDRE (Setup_fdre_C_CE)      -0.205    36.219    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.219    
                         arrival time                         -26.033    
  -------------------------------------------------------------------
                         slack                                 10.186    

Slack (MET) :             10.186ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.037ns  (logic 0.896ns (14.841%)  route 5.141ns (85.159%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 36.225 - 33.333 ) 
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679    24.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124    24.418 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.615    26.033    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    36.225    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.234    36.459    
                         clock uncertainty           -0.035    36.424    
    SLICE_X48Y65         FDRE (Setup_fdre_C_CE)      -0.205    36.219    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.219    
                         arrival time                         -26.033    
  -------------------------------------------------------------------
                         slack                                 10.186    

Slack (MET) :             10.186ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.037ns  (logic 0.896ns (14.841%)  route 5.141ns (85.159%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 36.225 - 33.333 ) 
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679    24.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124    24.418 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.615    26.033    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    36.225    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.234    36.459    
                         clock uncertainty           -0.035    36.424    
    SLICE_X48Y65         FDRE (Setup_fdre_C_CE)      -0.205    36.219    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.219    
                         arrival time                         -26.033    
  -------------------------------------------------------------------
                         slack                                 10.186    

Slack (MET) :             10.206ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.051ns  (logic 0.896ns (14.808%)  route 5.155ns (85.192%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 36.222 - 33.333 ) 
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679    24.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124    24.418 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.629    26.046    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.432    36.222    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.234    36.456    
                         clock uncertainty           -0.035    36.421    
    SLICE_X50Y68         FDRE (Setup_fdre_C_CE)      -0.169    36.252    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.252    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 10.206    

Slack (MET) :             10.206ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.051ns  (logic 0.896ns (14.808%)  route 5.155ns (85.192%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 36.222 - 33.333 ) 
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679    24.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124    24.418 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.629    26.046    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.432    36.222    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.234    36.456    
                         clock uncertainty           -0.035    36.421    
    SLICE_X50Y68         FDRE (Setup_fdre_C_CE)      -0.169    36.252    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.252    
                         arrival time                         -26.046    
  -------------------------------------------------------------------
                         slack                                 10.206    

Slack (MET) :             10.350ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.871ns  (logic 0.896ns (15.261%)  route 4.975ns (84.739%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679    24.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124    24.418 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.449    25.867    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X49Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.433    36.223    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.234    36.457    
                         clock uncertainty           -0.035    36.422    
    SLICE_X49Y67         FDCE (Setup_fdce_C_CE)      -0.205    36.217    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.217    
                         arrival time                         -25.867    
  -------------------------------------------------------------------
                         slack                                 10.350    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.597ns  (logic 0.896ns (16.008%)  route 4.701ns (83.992%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 36.224 - 33.333 ) 
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679    24.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124    24.418 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.175    25.593    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.224    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.234    36.458    
                         clock uncertainty           -0.035    36.423    
    SLICE_X50Y67         FDCE (Setup_fdce_C_CE)      -0.169    36.254    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.254    
                         arrival time                         -25.593    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.821ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.438ns  (logic 0.896ns (16.476%)  route 4.542ns (83.524%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 36.225 - 33.333 ) 
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679    24.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124    24.418 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.016    25.434    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X52Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    36.225    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.234    36.459    
                         clock uncertainty           -0.035    36.424    
    SLICE_X52Y66         FDCE (Setup_fdce_C_CE)      -0.169    36.255    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.255    
                         arrival time                         -25.433    
  -------------------------------------------------------------------
                         slack                                 10.821    

Slack (MET) :             11.010ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.250ns  (logic 0.896ns (17.068%)  route 4.354ns (82.932%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 36.225 - 33.333 ) 
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679    24.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124    24.418 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.827    25.245    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X54Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    36.225    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.234    36.459    
                         clock uncertainty           -0.035    36.424    
    SLICE_X54Y66         FDCE (Setup_fdce_C_CE)      -0.169    36.255    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.255    
                         arrival time                         -25.245    
  -------------------------------------------------------------------
                         slack                                 11.010    

Slack (MET) :             11.305ns  (required time - arrival time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.778ns  (logic 0.891ns (18.647%)  route 3.887ns (81.353%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 36.293 - 33.333 ) 
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.278    23.893    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.119    24.012 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.762    24.773    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X63Y65         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.503    36.293    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y65         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.234    36.527    
                         clock uncertainty           -0.035    36.492    
    SLICE_X63Y65         FDCE (Setup_fdce_C_CE)      -0.413    36.079    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.079    
                         arrival time                         -24.773    
  -------------------------------------------------------------------
                         slack                                 11.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.221    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.141     1.362 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.547    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.592 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.592    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X62Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.595    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.374     1.221    
    SLICE_X62Y46         FDRE (Hold_fdre_C_D)         0.091     1.312    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.221    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.362 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.231     1.593    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X63Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.638 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.638    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X63Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.595    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.374     1.221    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.092     1.313    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.606ns  (logic 0.212ns (34.971%)  route 0.394ns (65.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 18.260 - 16.667 ) 
    Source Clock Delay      (SCD):    1.220ns = ( 17.887 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.594    17.887    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.167    18.054 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.164    18.218    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y44         LUT1 (Prop_lut1_I0_O)        0.045    18.263 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.230    18.493    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.864    18.260    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.373    17.887    
    SLICE_X60Y44         FDCE (Hold_fdce_C_D)         0.063    17.950    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.950    
                         arrival time                          18.493    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.670ns  (logic 0.191ns (28.511%)  route 0.479ns (71.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 18.260 - 16.667 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.367    18.373    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X58Y46         LUT5 (Prop_lut5_I2_O)        0.045    18.418 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.112    18.530    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.864    18.260    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.923    
    SLICE_X60Y46         FDRE (Hold_fdre_C_CE)       -0.012    17.911    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.911    
                         arrival time                          18.530    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.732ns  (logic 0.191ns (26.100%)  route 0.541ns (73.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 18.261 - 16.667 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.367    18.373    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X58Y46         LUT5 (Prop_lut5_I2_O)        0.045    18.418 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174    18.592    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865    18.261    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.924    
    SLICE_X59Y47         FDRE (Hold_fdre_C_CE)       -0.032    17.892    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.892    
                         arrival time                          18.592    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.732ns  (logic 0.191ns (26.100%)  route 0.541ns (73.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 18.261 - 16.667 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.367    18.373    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X58Y46         LUT5 (Prop_lut5_I2_O)        0.045    18.418 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174    18.592    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865    18.261    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.924    
    SLICE_X59Y47         FDRE (Hold_fdre_C_CE)       -0.032    17.892    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.892    
                         arrival time                          18.592    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.732ns  (logic 0.191ns (26.100%)  route 0.541ns (73.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 18.261 - 16.667 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.367    18.373    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X58Y46         LUT5 (Prop_lut5_I2_O)        0.045    18.418 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174    18.592    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865    18.261    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.924    
    SLICE_X59Y47         FDRE (Hold_fdre_C_CE)       -0.032    17.892    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.892    
                         arrival time                          18.592    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.732ns  (logic 0.191ns (26.100%)  route 0.541ns (73.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 18.261 - 16.667 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.367    18.373    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X58Y46         LUT5 (Prop_lut5_I2_O)        0.045    18.418 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174    18.592    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865    18.261    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.924    
    SLICE_X59Y47         FDRE (Hold_fdre_C_CE)       -0.032    17.892    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.892    
                         arrival time                          18.592    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.732ns  (logic 0.191ns (26.100%)  route 0.541ns (73.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 18.261 - 16.667 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.367    18.373    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X58Y46         LUT5 (Prop_lut5_I2_O)        0.045    18.418 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174    18.592    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865    18.261    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.924    
    SLICE_X59Y47         FDRE (Hold_fdre_C_CE)       -0.032    17.892    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.892    
                         arrival time                          18.592    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.732ns  (logic 0.191ns (26.100%)  route 0.541ns (73.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 18.261 - 16.667 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.367    18.373    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X58Y46         LUT5 (Prop_lut5_I2_O)        0.045    18.418 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174    18.592    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865    18.261    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.924    
    SLICE_X59Y47         FDRE (Hold_fdre_C_CE)       -0.032    17.892    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.892    
                         arrival time                          18.592    
  -------------------------------------------------------------------
                         slack                                  0.701    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y6  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X57Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X57Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X57Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X57Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X62Y46   blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X57Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y46   blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkin
  To Clock:  clkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       18.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.316ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rollingInd_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        21.137ns  (logic 6.106ns (28.887%)  route 15.031ns (71.113%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.559    -0.970    vga_controller2/clk_out2
    SLICE_X47Y16         FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.539     1.025    vga_controller2/drawY[5]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.152     1.177 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.517     1.694    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.281 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.281    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.395 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.395    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.634 r  vga_controller2/rollingInd_reg[8]_i_4/O[2]
                         net (fo=15, routed)          1.209     3.843    vga_controller2/O[2]
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.330     4.173 r  vga_controller2/rollingInd[8]_i_35/O
                         net (fo=2, routed)           0.842     5.015    vga_controller2/rollingInd[8]_i_35_n_0
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.326     5.341 r  vga_controller2/rollingInd[8]_i_38/O
                         net (fo=1, routed)           0.000     5.341    vga_controller2/rollingInd[8]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.879 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.311     6.190    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.310     6.500 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.066     7.565    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X43Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.689 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.689    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.936 r  vga_controller2/rollingInd_reg[3]_i_1/O[0]
                         net (fo=520, routed)         4.430    12.367    target/rollingInd_reg[3]_0[0]
    SLICE_X60Y5          LUT6 (Prop_lut6_I4_O)        0.299    12.666 r  target/maxVal[5]_i_54/O
                         net (fo=1, routed)           0.000    12.666    target/maxVal[5]_i_54_n_0
    SLICE_X60Y5          MUXF7 (Prop_muxf7_I0_O)      0.241    12.907 r  target/maxVal_reg[5]_i_26/O
                         net (fo=1, routed)           0.000    12.907    target/maxVal_reg[5]_i_26_n_0
    SLICE_X60Y5          MUXF8 (Prop_muxf8_I0_O)      0.098    13.005 r  target/maxVal_reg[5]_i_10/O
                         net (fo=1, routed)           1.693    14.697    target/maxVal_reg[5]_i_10_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.319    15.016 r  target/maxVal[5]_i_4/O
                         net (fo=1, routed)           0.000    15.016    target/maxVal[5]_i_4_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.238    15.254 r  target/maxVal_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    15.254    target/maxVal_reg[5]_i_2_n_0
    SLICE_X41Y8          MUXF8 (Prop_muxf8_I0_O)      0.104    15.358 r  target/maxVal_reg[5]_i_1/O
                         net (fo=7, routed)           1.459    16.818    target/rowreg[5]
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.316    17.134 r  target/maxVal[8]_i_13/O
                         net (fo=1, routed)           0.000    17.134    target/maxVal[8]_i_13_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.532 r  target/maxVal_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.532    target/maxVal_reg[8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.803 r  target/maxVal_reg[8]_i_1/CO[0]
                         net (fo=10, routed)          1.337    19.140    vga_controller2/E[0]
    SLICE_X41Y16         LUT2 (Prop_lut2_I1_O)        0.399    19.539 r  vga_controller2/rollingInd[8]_i_1/O
                         net (fo=9, routed)           0.629    20.168    target/rollingInd_reg[8]_1[0]
    SLICE_X43Y18         FDRE                                         r  target/rollingInd_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.437    38.426    target/clk_out2
    SLICE_X43Y18         FDRE                                         r  target/rollingInd_reg[8]/C
                         clock pessimism              0.562    38.988    
                         clock uncertainty           -0.097    38.891    
    SLICE_X43Y18         FDRE (Setup_fdre_C_CE)      -0.407    38.484    target/rollingInd_reg[8]
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                         -20.168    
  -------------------------------------------------------------------
                         slack                                 18.316    

Slack (MET) :             18.365ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[19][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        21.495ns  (logic 5.312ns (24.712%)  route 16.183ns (75.288%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.559    -0.970    vga_controller2/clk_out2
    SLICE_X47Y16         FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.539     1.025    vga_controller2/drawY[5]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.152     1.177 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.517     1.694    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.281 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.281    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.395 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.395    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.634 r  vga_controller2/rollingInd_reg[8]_i_4/O[2]
                         net (fo=15, routed)          1.209     3.843    vga_controller2/O[2]
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.330     4.173 r  vga_controller2/rollingInd[8]_i_35/O
                         net (fo=2, routed)           0.842     5.015    vga_controller2/rollingInd[8]_i_35_n_0
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.326     5.341 r  vga_controller2/rollingInd[8]_i_38/O
                         net (fo=1, routed)           0.000     5.341    vga_controller2/rollingInd[8]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.879 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.311     6.190    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.310     6.500 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.066     7.565    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X43Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.689 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.689    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.113 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         3.790    11.904    target/rollingInd_reg[3]_0[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I2_O)        0.303    12.207 r  target/maxVal[0]_i_61/O
                         net (fo=1, routed)           0.000    12.207    target/maxVal[0]_i_61_n_0
    SLICE_X55Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    12.424 r  target/maxVal_reg[0]_i_29/O
                         net (fo=1, routed)           0.000    12.424    target/maxVal_reg[0]_i_29_n_0
    SLICE_X55Y3          MUXF8 (Prop_muxf8_I1_O)      0.094    12.518 r  target/maxVal_reg[0]_i_11/O
                         net (fo=1, routed)           1.482    14.000    target/maxVal_reg[0]_i_11_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.316    14.316 r  target/maxVal[0]_i_4/O
                         net (fo=1, routed)           0.000    14.316    target/maxVal[0]_i_4_n_0
    SLICE_X38Y9          MUXF7 (Prop_muxf7_I0_O)      0.241    14.557 r  target/maxVal_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    14.557    target/maxVal_reg[0]_i_2_n_0
    SLICE_X38Y9          MUXF8 (Prop_muxf8_I0_O)      0.098    14.655 r  target/maxVal_reg[0]_i_1/O
                         net (fo=9, routed)           0.867    15.521    camera_top/frame/rowreg[0]
    SLICE_X37Y14         LUT6 (Prop_lut6_I1_O)        0.319    15.840 r  camera_top/frame/rowreg[0][2]_i_2/O
                         net (fo=1, routed)           0.433    16.274    camera_top/frame/rowreg[0][2]_i_2_n_0
    SLICE_X37Y14         LUT2 (Prop_lut2_I0_O)        0.124    16.398 r  camera_top/frame/rowreg[0][2]_i_1/O
                         net (fo=170, routed)         4.128    20.526    target/D[2]
    SLICE_X58Y5          FDRE                                         r  target/rowreg_reg[19][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.518    38.507    target/clk_out2
    SLICE_X58Y5          FDRE                                         r  target/rowreg_reg[19][2]/C
                         clock pessimism              0.562    39.069    
                         clock uncertainty           -0.097    38.972    
    SLICE_X58Y5          FDRE (Setup_fdre_C_D)       -0.081    38.891    target/rowreg_reg[19][2]
  -------------------------------------------------------------------
                         required time                         38.891    
                         arrival time                         -20.526    
  -------------------------------------------------------------------
                         slack                                 18.365    

Slack (MET) :             18.428ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[101][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        21.452ns  (logic 5.306ns (24.734%)  route 16.146ns (75.266%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.559    -0.970    vga_controller2/clk_out2
    SLICE_X47Y16         FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.539     1.025    vga_controller2/drawY[5]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.152     1.177 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.517     1.694    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.281 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.281    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.395 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.395    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.634 r  vga_controller2/rollingInd_reg[8]_i_4/O[2]
                         net (fo=15, routed)          1.209     3.843    vga_controller2/O[2]
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.330     4.173 r  vga_controller2/rollingInd[8]_i_35/O
                         net (fo=2, routed)           0.842     5.015    vga_controller2/rollingInd[8]_i_35_n_0
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.326     5.341 r  vga_controller2/rollingInd[8]_i_38/O
                         net (fo=1, routed)           0.000     5.341    vga_controller2/rollingInd[8]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.879 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.311     6.190    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.310     6.500 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.066     7.565    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X43Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.689 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.689    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.113 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         3.696    11.810    target/rollingInd_reg[3]_0[1]
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.303    12.113 r  target/maxVal[4]_i_57/O
                         net (fo=1, routed)           0.000    12.113    target/maxVal[4]_i_57_n_0
    SLICE_X60Y7          MUXF7 (Prop_muxf7_I1_O)      0.214    12.327 r  target/maxVal_reg[4]_i_27/O
                         net (fo=1, routed)           0.000    12.327    target/maxVal_reg[4]_i_27_n_0
    SLICE_X60Y7          MUXF8 (Prop_muxf8_I1_O)      0.088    12.415 r  target/maxVal_reg[4]_i_10/O
                         net (fo=1, routed)           1.453    13.867    target/maxVal_reg[4]_i_10_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.319    14.186 r  target/maxVal[4]_i_4/O
                         net (fo=1, routed)           0.000    14.186    target/maxVal[4]_i_4_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.241    14.427 r  target/maxVal_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    14.427    target/maxVal_reg[4]_i_2_n_0
    SLICE_X42Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    14.525 r  target/maxVal_reg[4]_i_1/O
                         net (fo=5, routed)           1.089    15.614    target/rowreg[4]
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.319    15.933 r  target/rowreg[0][8]_i_7/O
                         net (fo=4, routed)           0.807    16.741    target/rowreg[0][8]_i_7_n_0
    SLICE_X37Y10         LUT2 (Prop_lut2_I0_O)        0.124    16.865 r  target/rowreg[0][5]_i_1/O
                         net (fo=170, routed)         3.618    20.483    target/p_1_in[5]
    SLICE_X62Y12         FDRE                                         r  target/rowreg_reg[101][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.515    38.504    target/clk_out2
    SLICE_X62Y12         FDRE                                         r  target/rowreg_reg[101][5]/C
                         clock pessimism              0.562    39.066    
                         clock uncertainty           -0.097    38.969    
    SLICE_X62Y12         FDRE (Setup_fdre_C_D)       -0.058    38.911    target/rowreg_reg[101][5]
  -------------------------------------------------------------------
                         required time                         38.911    
                         arrival time                         -20.483    
  -------------------------------------------------------------------
                         slack                                 18.428    

Slack (MET) :             18.431ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[100][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        21.444ns  (logic 5.306ns (24.743%)  route 16.138ns (75.257%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.559    -0.970    vga_controller2/clk_out2
    SLICE_X47Y16         FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.539     1.025    vga_controller2/drawY[5]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.152     1.177 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.517     1.694    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.281 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.281    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.395 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.395    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.634 r  vga_controller2/rollingInd_reg[8]_i_4/O[2]
                         net (fo=15, routed)          1.209     3.843    vga_controller2/O[2]
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.330     4.173 r  vga_controller2/rollingInd[8]_i_35/O
                         net (fo=2, routed)           0.842     5.015    vga_controller2/rollingInd[8]_i_35_n_0
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.326     5.341 r  vga_controller2/rollingInd[8]_i_38/O
                         net (fo=1, routed)           0.000     5.341    vga_controller2/rollingInd[8]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.879 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.311     6.190    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.310     6.500 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.066     7.565    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X43Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.689 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.689    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.113 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         3.696    11.810    target/rollingInd_reg[3]_0[1]
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.303    12.113 r  target/maxVal[4]_i_57/O
                         net (fo=1, routed)           0.000    12.113    target/maxVal[4]_i_57_n_0
    SLICE_X60Y7          MUXF7 (Prop_muxf7_I1_O)      0.214    12.327 r  target/maxVal_reg[4]_i_27/O
                         net (fo=1, routed)           0.000    12.327    target/maxVal_reg[4]_i_27_n_0
    SLICE_X60Y7          MUXF8 (Prop_muxf8_I1_O)      0.088    12.415 r  target/maxVal_reg[4]_i_10/O
                         net (fo=1, routed)           1.453    13.867    target/maxVal_reg[4]_i_10_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.319    14.186 r  target/maxVal[4]_i_4/O
                         net (fo=1, routed)           0.000    14.186    target/maxVal[4]_i_4_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.241    14.427 r  target/maxVal_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    14.427    target/maxVal_reg[4]_i_2_n_0
    SLICE_X42Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    14.525 r  target/maxVal_reg[4]_i_1/O
                         net (fo=5, routed)           1.089    15.614    target/rowreg[4]
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.319    15.933 r  target/rowreg[0][8]_i_7/O
                         net (fo=4, routed)           0.807    16.741    target/rowreg[0][8]_i_7_n_0
    SLICE_X37Y10         LUT2 (Prop_lut2_I0_O)        0.124    16.865 r  target/rowreg[0][5]_i_1/O
                         net (fo=170, routed)         3.610    20.475    target/p_1_in[5]
    SLICE_X58Y12         FDRE                                         r  target/rowreg_reg[100][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.514    38.503    target/clk_out2
    SLICE_X58Y12         FDRE                                         r  target/rowreg_reg[100][5]/C
                         clock pessimism              0.562    39.065    
                         clock uncertainty           -0.097    38.968    
    SLICE_X58Y12         FDRE (Setup_fdre_C_D)       -0.062    38.906    target/rowreg_reg[100][5]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -20.475    
  -------------------------------------------------------------------
                         slack                                 18.431    

Slack (MET) :             18.431ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[106][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        21.444ns  (logic 5.306ns (24.743%)  route 16.138ns (75.257%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.559    -0.970    vga_controller2/clk_out2
    SLICE_X47Y16         FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.539     1.025    vga_controller2/drawY[5]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.152     1.177 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.517     1.694    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.281 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.281    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.395 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.395    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.634 r  vga_controller2/rollingInd_reg[8]_i_4/O[2]
                         net (fo=15, routed)          1.209     3.843    vga_controller2/O[2]
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.330     4.173 r  vga_controller2/rollingInd[8]_i_35/O
                         net (fo=2, routed)           0.842     5.015    vga_controller2/rollingInd[8]_i_35_n_0
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.326     5.341 r  vga_controller2/rollingInd[8]_i_38/O
                         net (fo=1, routed)           0.000     5.341    vga_controller2/rollingInd[8]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.879 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.311     6.190    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.310     6.500 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.066     7.565    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X43Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.689 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.689    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.113 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         3.696    11.810    target/rollingInd_reg[3]_0[1]
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.303    12.113 r  target/maxVal[4]_i_57/O
                         net (fo=1, routed)           0.000    12.113    target/maxVal[4]_i_57_n_0
    SLICE_X60Y7          MUXF7 (Prop_muxf7_I1_O)      0.214    12.327 r  target/maxVal_reg[4]_i_27/O
                         net (fo=1, routed)           0.000    12.327    target/maxVal_reg[4]_i_27_n_0
    SLICE_X60Y7          MUXF8 (Prop_muxf8_I1_O)      0.088    12.415 r  target/maxVal_reg[4]_i_10/O
                         net (fo=1, routed)           1.453    13.867    target/maxVal_reg[4]_i_10_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.319    14.186 r  target/maxVal[4]_i_4/O
                         net (fo=1, routed)           0.000    14.186    target/maxVal[4]_i_4_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.241    14.427 r  target/maxVal_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    14.427    target/maxVal_reg[4]_i_2_n_0
    SLICE_X42Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    14.525 r  target/maxVal_reg[4]_i_1/O
                         net (fo=5, routed)           1.089    15.614    target/rowreg[4]
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.319    15.933 r  target/rowreg[0][8]_i_7/O
                         net (fo=4, routed)           0.807    16.741    target/rowreg[0][8]_i_7_n_0
    SLICE_X37Y10         LUT2 (Prop_lut2_I0_O)        0.124    16.865 r  target/rowreg[0][5]_i_1/O
                         net (fo=170, routed)         3.610    20.475    target/p_1_in[5]
    SLICE_X59Y12         FDRE                                         r  target/rowreg_reg[106][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.514    38.503    target/clk_out2
    SLICE_X59Y12         FDRE                                         r  target/rowreg_reg[106][5]/C
                         clock pessimism              0.562    39.065    
                         clock uncertainty           -0.097    38.968    
    SLICE_X59Y12         FDRE (Setup_fdre_C_D)       -0.062    38.906    target/rowreg_reg[106][5]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -20.475    
  -------------------------------------------------------------------
                         slack                                 18.431    

Slack (MET) :             18.445ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[104][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        21.435ns  (logic 5.306ns (24.754%)  route 16.129ns (75.246%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.559    -0.970    vga_controller2/clk_out2
    SLICE_X47Y16         FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.539     1.025    vga_controller2/drawY[5]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.152     1.177 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.517     1.694    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.281 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.281    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.395 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.395    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.634 r  vga_controller2/rollingInd_reg[8]_i_4/O[2]
                         net (fo=15, routed)          1.209     3.843    vga_controller2/O[2]
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.330     4.173 r  vga_controller2/rollingInd[8]_i_35/O
                         net (fo=2, routed)           0.842     5.015    vga_controller2/rollingInd[8]_i_35_n_0
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.326     5.341 r  vga_controller2/rollingInd[8]_i_38/O
                         net (fo=1, routed)           0.000     5.341    vga_controller2/rollingInd[8]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.879 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.311     6.190    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.310     6.500 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.066     7.565    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X43Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.689 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.689    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.113 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         3.696    11.810    target/rollingInd_reg[3]_0[1]
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.303    12.113 r  target/maxVal[4]_i_57/O
                         net (fo=1, routed)           0.000    12.113    target/maxVal[4]_i_57_n_0
    SLICE_X60Y7          MUXF7 (Prop_muxf7_I1_O)      0.214    12.327 r  target/maxVal_reg[4]_i_27/O
                         net (fo=1, routed)           0.000    12.327    target/maxVal_reg[4]_i_27_n_0
    SLICE_X60Y7          MUXF8 (Prop_muxf8_I1_O)      0.088    12.415 r  target/maxVal_reg[4]_i_10/O
                         net (fo=1, routed)           1.453    13.867    target/maxVal_reg[4]_i_10_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.319    14.186 r  target/maxVal[4]_i_4/O
                         net (fo=1, routed)           0.000    14.186    target/maxVal[4]_i_4_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.241    14.427 r  target/maxVal_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    14.427    target/maxVal_reg[4]_i_2_n_0
    SLICE_X42Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    14.525 r  target/maxVal_reg[4]_i_1/O
                         net (fo=5, routed)           1.089    15.614    target/rowreg[4]
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.319    15.933 r  target/rowreg[0][8]_i_7/O
                         net (fo=4, routed)           0.807    16.741    target/rowreg[0][8]_i_7_n_0
    SLICE_X37Y10         LUT2 (Prop_lut2_I0_O)        0.124    16.865 r  target/rowreg[0][5]_i_1/O
                         net (fo=170, routed)         3.601    20.466    target/p_1_in[5]
    SLICE_X59Y11         FDRE                                         r  target/rowreg_reg[104][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.515    38.504    target/clk_out2
    SLICE_X59Y11         FDRE                                         r  target/rowreg_reg[104][5]/C
                         clock pessimism              0.562    39.066    
                         clock uncertainty           -0.097    38.969    
    SLICE_X59Y11         FDRE (Setup_fdre_C_D)       -0.058    38.911    target/rowreg_reg[104][5]
  -------------------------------------------------------------------
                         required time                         38.911    
                         arrival time                         -20.466    
  -------------------------------------------------------------------
                         slack                                 18.445    

Slack (MET) :             18.459ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rollingInd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        20.996ns  (logic 6.106ns (29.081%)  route 14.890ns (70.919%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.559    -0.970    vga_controller2/clk_out2
    SLICE_X47Y16         FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.539     1.025    vga_controller2/drawY[5]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.152     1.177 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.517     1.694    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.281 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.281    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.395 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.395    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.634 r  vga_controller2/rollingInd_reg[8]_i_4/O[2]
                         net (fo=15, routed)          1.209     3.843    vga_controller2/O[2]
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.330     4.173 r  vga_controller2/rollingInd[8]_i_35/O
                         net (fo=2, routed)           0.842     5.015    vga_controller2/rollingInd[8]_i_35_n_0
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.326     5.341 r  vga_controller2/rollingInd[8]_i_38/O
                         net (fo=1, routed)           0.000     5.341    vga_controller2/rollingInd[8]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.879 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.311     6.190    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.310     6.500 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.066     7.565    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X43Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.689 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.689    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.936 r  vga_controller2/rollingInd_reg[3]_i_1/O[0]
                         net (fo=520, routed)         4.430    12.367    target/rollingInd_reg[3]_0[0]
    SLICE_X60Y5          LUT6 (Prop_lut6_I4_O)        0.299    12.666 r  target/maxVal[5]_i_54/O
                         net (fo=1, routed)           0.000    12.666    target/maxVal[5]_i_54_n_0
    SLICE_X60Y5          MUXF7 (Prop_muxf7_I0_O)      0.241    12.907 r  target/maxVal_reg[5]_i_26/O
                         net (fo=1, routed)           0.000    12.907    target/maxVal_reg[5]_i_26_n_0
    SLICE_X60Y5          MUXF8 (Prop_muxf8_I0_O)      0.098    13.005 r  target/maxVal_reg[5]_i_10/O
                         net (fo=1, routed)           1.693    14.697    target/maxVal_reg[5]_i_10_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.319    15.016 r  target/maxVal[5]_i_4/O
                         net (fo=1, routed)           0.000    15.016    target/maxVal[5]_i_4_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.238    15.254 r  target/maxVal_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    15.254    target/maxVal_reg[5]_i_2_n_0
    SLICE_X41Y8          MUXF8 (Prop_muxf8_I0_O)      0.104    15.358 r  target/maxVal_reg[5]_i_1/O
                         net (fo=7, routed)           1.459    16.818    target/rowreg[5]
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.316    17.134 r  target/maxVal[8]_i_13/O
                         net (fo=1, routed)           0.000    17.134    target/maxVal[8]_i_13_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.532 r  target/maxVal_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.532    target/maxVal_reg[8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.803 r  target/maxVal_reg[8]_i_1/CO[0]
                         net (fo=10, routed)          1.337    19.140    vga_controller2/E[0]
    SLICE_X41Y16         LUT2 (Prop_lut2_I1_O)        0.399    19.539 r  vga_controller2/rollingInd[8]_i_1/O
                         net (fo=9, routed)           0.488    20.027    target/rollingInd_reg[8]_1[0]
    SLICE_X43Y17         FDRE                                         r  target/rollingInd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.439    38.428    target/clk_out2
    SLICE_X43Y17         FDRE                                         r  target/rollingInd_reg[4]/C
                         clock pessimism              0.562    38.990    
                         clock uncertainty           -0.097    38.893    
    SLICE_X43Y17         FDRE (Setup_fdre_C_CE)      -0.407    38.486    target/rollingInd_reg[4]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                         -20.027    
  -------------------------------------------------------------------
                         slack                                 18.459    

Slack (MET) :             18.459ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rollingInd_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        20.996ns  (logic 6.106ns (29.081%)  route 14.890ns (70.919%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.559    -0.970    vga_controller2/clk_out2
    SLICE_X47Y16         FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.539     1.025    vga_controller2/drawY[5]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.152     1.177 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.517     1.694    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.281 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.281    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.395 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.395    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.634 r  vga_controller2/rollingInd_reg[8]_i_4/O[2]
                         net (fo=15, routed)          1.209     3.843    vga_controller2/O[2]
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.330     4.173 r  vga_controller2/rollingInd[8]_i_35/O
                         net (fo=2, routed)           0.842     5.015    vga_controller2/rollingInd[8]_i_35_n_0
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.326     5.341 r  vga_controller2/rollingInd[8]_i_38/O
                         net (fo=1, routed)           0.000     5.341    vga_controller2/rollingInd[8]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.879 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.311     6.190    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.310     6.500 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.066     7.565    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X43Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.689 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.689    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.936 r  vga_controller2/rollingInd_reg[3]_i_1/O[0]
                         net (fo=520, routed)         4.430    12.367    target/rollingInd_reg[3]_0[0]
    SLICE_X60Y5          LUT6 (Prop_lut6_I4_O)        0.299    12.666 r  target/maxVal[5]_i_54/O
                         net (fo=1, routed)           0.000    12.666    target/maxVal[5]_i_54_n_0
    SLICE_X60Y5          MUXF7 (Prop_muxf7_I0_O)      0.241    12.907 r  target/maxVal_reg[5]_i_26/O
                         net (fo=1, routed)           0.000    12.907    target/maxVal_reg[5]_i_26_n_0
    SLICE_X60Y5          MUXF8 (Prop_muxf8_I0_O)      0.098    13.005 r  target/maxVal_reg[5]_i_10/O
                         net (fo=1, routed)           1.693    14.697    target/maxVal_reg[5]_i_10_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.319    15.016 r  target/maxVal[5]_i_4/O
                         net (fo=1, routed)           0.000    15.016    target/maxVal[5]_i_4_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.238    15.254 r  target/maxVal_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    15.254    target/maxVal_reg[5]_i_2_n_0
    SLICE_X41Y8          MUXF8 (Prop_muxf8_I0_O)      0.104    15.358 r  target/maxVal_reg[5]_i_1/O
                         net (fo=7, routed)           1.459    16.818    target/rowreg[5]
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.316    17.134 r  target/maxVal[8]_i_13/O
                         net (fo=1, routed)           0.000    17.134    target/maxVal[8]_i_13_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.532 r  target/maxVal_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.532    target/maxVal_reg[8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.803 r  target/maxVal_reg[8]_i_1/CO[0]
                         net (fo=10, routed)          1.337    19.140    vga_controller2/E[0]
    SLICE_X41Y16         LUT2 (Prop_lut2_I1_O)        0.399    19.539 r  vga_controller2/rollingInd[8]_i_1/O
                         net (fo=9, routed)           0.488    20.027    target/rollingInd_reg[8]_1[0]
    SLICE_X43Y17         FDRE                                         r  target/rollingInd_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.439    38.428    target/clk_out2
    SLICE_X43Y17         FDRE                                         r  target/rollingInd_reg[5]/C
                         clock pessimism              0.562    38.990    
                         clock uncertainty           -0.097    38.893    
    SLICE_X43Y17         FDRE (Setup_fdre_C_CE)      -0.407    38.486    target/rollingInd_reg[5]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                         -20.027    
  -------------------------------------------------------------------
                         slack                                 18.459    

Slack (MET) :             18.459ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rollingInd_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        20.996ns  (logic 6.106ns (29.081%)  route 14.890ns (70.919%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.559    -0.970    vga_controller2/clk_out2
    SLICE_X47Y16         FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.539     1.025    vga_controller2/drawY[5]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.152     1.177 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.517     1.694    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.281 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.281    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.395 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.395    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.634 r  vga_controller2/rollingInd_reg[8]_i_4/O[2]
                         net (fo=15, routed)          1.209     3.843    vga_controller2/O[2]
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.330     4.173 r  vga_controller2/rollingInd[8]_i_35/O
                         net (fo=2, routed)           0.842     5.015    vga_controller2/rollingInd[8]_i_35_n_0
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.326     5.341 r  vga_controller2/rollingInd[8]_i_38/O
                         net (fo=1, routed)           0.000     5.341    vga_controller2/rollingInd[8]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.879 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.311     6.190    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.310     6.500 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.066     7.565    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X43Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.689 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.689    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.936 r  vga_controller2/rollingInd_reg[3]_i_1/O[0]
                         net (fo=520, routed)         4.430    12.367    target/rollingInd_reg[3]_0[0]
    SLICE_X60Y5          LUT6 (Prop_lut6_I4_O)        0.299    12.666 r  target/maxVal[5]_i_54/O
                         net (fo=1, routed)           0.000    12.666    target/maxVal[5]_i_54_n_0
    SLICE_X60Y5          MUXF7 (Prop_muxf7_I0_O)      0.241    12.907 r  target/maxVal_reg[5]_i_26/O
                         net (fo=1, routed)           0.000    12.907    target/maxVal_reg[5]_i_26_n_0
    SLICE_X60Y5          MUXF8 (Prop_muxf8_I0_O)      0.098    13.005 r  target/maxVal_reg[5]_i_10/O
                         net (fo=1, routed)           1.693    14.697    target/maxVal_reg[5]_i_10_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.319    15.016 r  target/maxVal[5]_i_4/O
                         net (fo=1, routed)           0.000    15.016    target/maxVal[5]_i_4_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.238    15.254 r  target/maxVal_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    15.254    target/maxVal_reg[5]_i_2_n_0
    SLICE_X41Y8          MUXF8 (Prop_muxf8_I0_O)      0.104    15.358 r  target/maxVal_reg[5]_i_1/O
                         net (fo=7, routed)           1.459    16.818    target/rowreg[5]
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.316    17.134 r  target/maxVal[8]_i_13/O
                         net (fo=1, routed)           0.000    17.134    target/maxVal[8]_i_13_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.532 r  target/maxVal_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.532    target/maxVal_reg[8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.803 r  target/maxVal_reg[8]_i_1/CO[0]
                         net (fo=10, routed)          1.337    19.140    vga_controller2/E[0]
    SLICE_X41Y16         LUT2 (Prop_lut2_I1_O)        0.399    19.539 r  vga_controller2/rollingInd[8]_i_1/O
                         net (fo=9, routed)           0.488    20.027    target/rollingInd_reg[8]_1[0]
    SLICE_X43Y17         FDRE                                         r  target/rollingInd_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.439    38.428    target/clk_out2
    SLICE_X43Y17         FDRE                                         r  target/rollingInd_reg[6]/C
                         clock pessimism              0.562    38.990    
                         clock uncertainty           -0.097    38.893    
    SLICE_X43Y17         FDRE (Setup_fdre_C_CE)      -0.407    38.486    target/rollingInd_reg[6]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                         -20.027    
  -------------------------------------------------------------------
                         slack                                 18.459    

Slack (MET) :             18.459ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rollingInd_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        20.996ns  (logic 6.106ns (29.081%)  route 14.890ns (70.919%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.559    -0.970    vga_controller2/clk_out2
    SLICE_X47Y16         FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.539     1.025    vga_controller2/drawY[5]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.152     1.177 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.517     1.694    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.281 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.281    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.395 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.395    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.634 r  vga_controller2/rollingInd_reg[8]_i_4/O[2]
                         net (fo=15, routed)          1.209     3.843    vga_controller2/O[2]
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.330     4.173 r  vga_controller2/rollingInd[8]_i_35/O
                         net (fo=2, routed)           0.842     5.015    vga_controller2/rollingInd[8]_i_35_n_0
    SLICE_X42Y17         LUT5 (Prop_lut5_I0_O)        0.326     5.341 r  vga_controller2/rollingInd[8]_i_38/O
                         net (fo=1, routed)           0.000     5.341    vga_controller2/rollingInd[8]_i_38_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.879 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.311     6.190    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.310     6.500 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.066     7.565    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X43Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.689 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.689    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.936 r  vga_controller2/rollingInd_reg[3]_i_1/O[0]
                         net (fo=520, routed)         4.430    12.367    target/rollingInd_reg[3]_0[0]
    SLICE_X60Y5          LUT6 (Prop_lut6_I4_O)        0.299    12.666 r  target/maxVal[5]_i_54/O
                         net (fo=1, routed)           0.000    12.666    target/maxVal[5]_i_54_n_0
    SLICE_X60Y5          MUXF7 (Prop_muxf7_I0_O)      0.241    12.907 r  target/maxVal_reg[5]_i_26/O
                         net (fo=1, routed)           0.000    12.907    target/maxVal_reg[5]_i_26_n_0
    SLICE_X60Y5          MUXF8 (Prop_muxf8_I0_O)      0.098    13.005 r  target/maxVal_reg[5]_i_10/O
                         net (fo=1, routed)           1.693    14.697    target/maxVal_reg[5]_i_10_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.319    15.016 r  target/maxVal[5]_i_4/O
                         net (fo=1, routed)           0.000    15.016    target/maxVal[5]_i_4_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.238    15.254 r  target/maxVal_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    15.254    target/maxVal_reg[5]_i_2_n_0
    SLICE_X41Y8          MUXF8 (Prop_muxf8_I0_O)      0.104    15.358 r  target/maxVal_reg[5]_i_1/O
                         net (fo=7, routed)           1.459    16.818    target/rowreg[5]
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.316    17.134 r  target/maxVal[8]_i_13/O
                         net (fo=1, routed)           0.000    17.134    target/maxVal[8]_i_13_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.532 r  target/maxVal_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.532    target/maxVal_reg[8]_i_3_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.803 r  target/maxVal_reg[8]_i_1/CO[0]
                         net (fo=10, routed)          1.337    19.140    vga_controller2/E[0]
    SLICE_X41Y16         LUT2 (Prop_lut2_I1_O)        0.399    19.539 r  vga_controller2/rollingInd[8]_i_1/O
                         net (fo=9, routed)           0.488    20.027    target/rollingInd_reg[8]_1[0]
    SLICE_X43Y17         FDRE                                         r  target/rollingInd_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.439    38.428    target/clk_out2
    SLICE_X43Y17         FDRE                                         r  target/rollingInd_reg[7]/C
                         clock pessimism              0.562    38.990    
                         clock uncertainty           -0.097    38.893    
    SLICE_X43Y17         FDRE (Setup_fdre_C_CE)      -0.407    38.486    target/rollingInd_reg[7]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                         -20.027    
  -------------------------------------------------------------------
                         slack                                 18.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.310%)  route 0.459ns (73.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.559    -0.640    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y83          FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][18]/Q
                         net (fo=2, routed)           0.459    -0.017    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.963    -0.744    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.241    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.086    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.730%)  route 0.205ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.559    -0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.828    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.254    -0.625    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.730%)  route 0.205ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.559    -0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.828    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.254    -0.625    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.730%)  route 0.205ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.559    -0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.828    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.254    -0.625    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.730%)  route 0.205ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.559    -0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.828    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism              0.254    -0.625    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.730%)  route 0.205ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.559    -0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.828    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism              0.254    -0.625    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.730%)  route 0.205ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.559    -0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.828    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y35         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism              0.254    -0.625    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.730%)  route 0.205ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.559    -0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X42Y35         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.828    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y35         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism              0.254    -0.625    
    SLICE_X42Y35         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.730%)  route 0.205ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.559    -0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X42Y35         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.828    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y35         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism              0.254    -0.625    
    SLICE_X42Y35         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.353%)  route 0.282ns (66.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.558    -0.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/Q
                         net (fo=3, routed)           0.282    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]_0[1]
    SLICE_X35Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.826    -0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X35Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                         clock pessimism              0.503    -0.378    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.075    -0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y35     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y35     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y20     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y20     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y19     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y19     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y21     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y21     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y23     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y23     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y34     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_1
  To Clock:  clk_out3_clk_wiz_1

Setup :            2  Failing Endpoints,  Worst Slack       -1.486ns,  Total Violation       -2.862ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.486ns  (required time - arrival time)
  Source:                 driver1/p_1_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 5.979ns (85.001%)  route 1.055ns (14.999%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 4.154 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.658    -0.871    driver1/clk_out3
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.138 r  driver1/p_1_out/P[0]
                         net (fo=1, routed)           0.768     3.906    driver1/p_1_out_n_105
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.124     4.030 r  driver1/PWM_i_65/O
                         net (fo=1, routed)           0.000     4.030    driver1/PWM_i_65_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.543 r  driver1/PWM_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.543    driver1/PWM_reg_i_52_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.660 r  driver1/PWM_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.660    driver1/PWM_reg_i_42_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.777 r  driver1/PWM_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.777    driver1/PWM_reg_i_32_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.894 r  driver1/PWM_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.894    driver1/PWM_reg_i_22_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.011 r  driver1/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.011    driver1/PWM_reg_i_16_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.128 r  driver1/PWM_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.128    driver1/PWM_reg_i_10_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.245 r  driver1/PWM_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.245    driver1/PWM_reg_i_5_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.362 r  driver1/PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.362    driver1/PWM_reg_i_3_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.581 f  driver1/PWM_reg_i_2/O[0]
                         net (fo=1, routed)           0.287     5.868    driver1/p_2_out[32]
    SLICE_X15Y48         LUT6 (Prop_lut6_I5_O)        0.295     6.163 r  driver1/PWM_i_1/O
                         net (fo=1, routed)           0.000     6.163    driver1/PWM_i_1_n_0
    SLICE_X15Y48         FDRE                                         r  driver1/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.451     4.154    driver1/clk_out3
    SLICE_X15Y48         FDRE                                         r  driver1/PWM_reg/C
                         clock pessimism              0.562     4.717    
                         clock uncertainty           -0.071     4.646    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.031     4.677    driver1/PWM_reg
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                 -1.486    

Slack (VIOLATED) :        -1.376ns  (required time - arrival time)
  Source:                 driver2/p_1_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 6.002ns (86.756%)  route 0.916ns (13.244%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 4.140 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.648    -0.881    driver2/clk_out3
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.128 r  driver2/p_1_out/P[1]
                         net (fo=1, routed)           0.630     3.758    driver2/p_1_out_n_104
    SLICE_X53Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.882 r  driver2/PWM_i_64__0/O
                         net (fo=1, routed)           0.000     3.882    driver2/PWM_i_64__0_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.432 r  driver2/PWM_reg_i_52__0/CO[3]
                         net (fo=1, routed)           0.000     4.432    driver2/PWM_reg_i_52__0_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.546 r  driver2/PWM_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000     4.546    driver2/PWM_reg_i_42__0_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  driver2/PWM_reg_i_32__0/CO[3]
                         net (fo=1, routed)           0.000     4.660    driver2/PWM_reg_i_32__0_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.774 r  driver2/PWM_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     4.774    driver2/PWM_reg_i_22__0_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  driver2/PWM_reg_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     4.888    driver2/PWM_reg_i_16__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.002 r  driver2/PWM_reg_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.002    driver2/PWM_reg_i_10__0_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  driver2/PWM_reg_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     5.116    driver2/PWM_reg_i_5__0_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  driver2/PWM_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     5.230    driver2/PWM_reg_i_3__0_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.452 f  driver2/PWM_reg_i_2__0/O[0]
                         net (fo=1, routed)           0.286     5.738    driver2/p_2_out[32]
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.299     6.037 r  driver2/PWM_i_1__0/O
                         net (fo=1, routed)           0.000     6.037    driver2/PWM_i_1__0_n_0
    SLICE_X51Y64         FDRE                                         r  driver2/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.437     4.140    driver2/clk_out3
    SLICE_X51Y64         FDRE                                         r  driver2/PWM_reg/C
                         clock pessimism              0.561     4.700    
                         clock uncertainty           -0.071     4.630    
    SLICE_X51Y64         FDRE (Setup_fdre_C_D)        0.031     4.661    driver2/PWM_reg
  -------------------------------------------------------------------
                         required time                          4.661    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                 -1.376    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 driver2/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.952ns (21.128%)  route 3.554ns (78.872%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 4.210 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.558    -0.971    driver2/clk_out3
    SLICE_X57Y58         FDRE                                         r  driver2/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  driver2/count_reg[9]/Q
                         net (fo=4, routed)           1.047     0.532    driver2/count_reg[9]
    SLICE_X59Y59         LUT6 (Prop_lut6_I3_O)        0.124     0.656 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.433     1.089    driver2/A[13]_i_7__0_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124     1.213 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.403     1.616    driver2/A[13]_i_5__0_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124     1.740 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.560     2.301    driver2/A[13]_i_3__0_n_0
    SLICE_X57Y62         LUT5 (Prop_lut5_I0_O)        0.124     2.425 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.110     3.535    driver2/A[13]_i_1__0_n_0
    SLICE_X58Y57         FDRE                                         r  driver2/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.507     4.210    driver2/clk_out3
    SLICE_X58Y57         FDRE                                         r  driver2/count_reg[3]/C
                         clock pessimism              0.561     4.770    
                         clock uncertainty           -0.071     4.700    
    SLICE_X58Y57         FDRE (Setup_fdre_C_R)       -0.429     4.271    driver2/count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.271    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.952ns (21.439%)  route 3.489ns (78.561%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 4.152 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.569    -0.960    driver1/clk_out3
    SLICE_X11Y43         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.123     0.620    driver1/count_reg[12]
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.744 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.429     1.172    driver1/A[13]_i_7_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.296 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.452     1.748    driver1/A[13]_i_5_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.872 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.572     2.444    driver1/A[13]_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.568 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.913     3.481    driver1/A[13]_i_1_n_0
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.449     4.152    driver1/clk_out3
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[0]/C
                         clock pessimism              0.575     4.728    
                         clock uncertainty           -0.071     4.657    
    SLICE_X11Y40         FDRE (Setup_fdre_C_R)       -0.429     4.228    driver1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.228    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.952ns (21.439%)  route 3.489ns (78.561%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 4.152 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.569    -0.960    driver1/clk_out3
    SLICE_X11Y43         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.123     0.620    driver1/count_reg[12]
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.744 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.429     1.172    driver1/A[13]_i_7_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.296 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.452     1.748    driver1/A[13]_i_5_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.872 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.572     2.444    driver1/A[13]_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.568 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.913     3.481    driver1/A[13]_i_1_n_0
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.449     4.152    driver1/clk_out3
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[1]/C
                         clock pessimism              0.575     4.728    
                         clock uncertainty           -0.071     4.657    
    SLICE_X11Y40         FDRE (Setup_fdre_C_R)       -0.429     4.228    driver1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.228    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.952ns (21.439%)  route 3.489ns (78.561%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 4.152 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.569    -0.960    driver1/clk_out3
    SLICE_X11Y43         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.123     0.620    driver1/count_reg[12]
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.744 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.429     1.172    driver1/A[13]_i_7_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.296 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.452     1.748    driver1/A[13]_i_5_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.872 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.572     2.444    driver1/A[13]_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.568 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.913     3.481    driver1/A[13]_i_1_n_0
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.449     4.152    driver1/clk_out3
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[2]/C
                         clock pessimism              0.575     4.728    
                         clock uncertainty           -0.071     4.657    
    SLICE_X11Y40         FDRE (Setup_fdre_C_R)       -0.429     4.228    driver1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          4.228    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.952ns (21.439%)  route 3.489ns (78.561%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 4.152 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.569    -0.960    driver1/clk_out3
    SLICE_X11Y43         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.123     0.620    driver1/count_reg[12]
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.744 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.429     1.172    driver1/A[13]_i_7_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.296 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.452     1.748    driver1/A[13]_i_5_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.872 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.572     2.444    driver1/A[13]_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.568 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.913     3.481    driver1/A[13]_i_1_n_0
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.449     4.152    driver1/clk_out3
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[3]/C
                         clock pessimism              0.575     4.728    
                         clock uncertainty           -0.071     4.657    
    SLICE_X11Y40         FDRE (Setup_fdre_C_R)       -0.429     4.228    driver1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.228    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.952ns (21.446%)  route 3.487ns (78.554%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 4.153 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.569    -0.960    driver1/clk_out3
    SLICE_X11Y43         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.123     0.620    driver1/count_reg[12]
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.744 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.429     1.172    driver1/A[13]_i_7_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.296 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.452     1.748    driver1/A[13]_i_5_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.872 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.572     2.444    driver1/A[13]_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.568 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.911     3.480    driver1/A[13]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  driver1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.450     4.153    driver1/clk_out3
    SLICE_X11Y42         FDRE                                         r  driver1/count_reg[10]/C
                         clock pessimism              0.575     4.729    
                         clock uncertainty           -0.071     4.658    
    SLICE_X11Y42         FDRE (Setup_fdre_C_R)       -0.429     4.229    driver1/count_reg[10]
  -------------------------------------------------------------------
                         required time                          4.229    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.952ns (21.446%)  route 3.487ns (78.554%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 4.153 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.569    -0.960    driver1/clk_out3
    SLICE_X11Y43         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.123     0.620    driver1/count_reg[12]
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.744 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.429     1.172    driver1/A[13]_i_7_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.296 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.452     1.748    driver1/A[13]_i_5_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.872 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.572     2.444    driver1/A[13]_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.568 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.911     3.480    driver1/A[13]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  driver1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.450     4.153    driver1/clk_out3
    SLICE_X11Y42         FDRE                                         r  driver1/count_reg[11]/C
                         clock pessimism              0.575     4.729    
                         clock uncertainty           -0.071     4.658    
    SLICE_X11Y42         FDRE (Setup_fdre_C_R)       -0.429     4.229    driver1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          4.229    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.952ns (21.446%)  route 3.487ns (78.554%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 4.153 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.569    -0.960    driver1/clk_out3
    SLICE_X11Y43         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.123     0.620    driver1/count_reg[12]
    SLICE_X14Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.744 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.429     1.172    driver1/A[13]_i_7_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.296 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.452     1.748    driver1/A[13]_i_5_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.872 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.572     2.444    driver1/A[13]_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.568 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.911     3.480    driver1/A[13]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  driver1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.450     4.153    driver1/clk_out3
    SLICE_X11Y42         FDRE                                         r  driver1/count_reg[8]/C
                         clock pessimism              0.575     4.729    
                         clock uncertainty           -0.071     4.658    
    SLICE_X11Y42         FDRE (Setup_fdre_C_R)       -0.429     4.229    driver1/count_reg[8]
  -------------------------------------------------------------------
                         required time                          4.229    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                  0.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.566    -0.633    driver1/clk_out3
    SLICE_X11Y44         FDRE                                         r  driver1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  driver1/count_reg[19]/Q
                         net (fo=3, routed)           0.120    -0.372    driver1/count_reg[19]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.264 r  driver1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.264    driver1/count_reg[16]_i_1_n_4
    SLICE_X11Y44         FDRE                                         r  driver1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.836    -0.871    driver1/clk_out3
    SLICE_X11Y44         FDRE                                         r  driver1/count_reg[19]/C
                         clock pessimism              0.238    -0.633    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.105    -0.528    driver1/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.566    -0.633    driver1/clk_out3
    SLICE_X11Y45         FDRE                                         r  driver1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  driver1/count_reg[23]/Q
                         net (fo=3, routed)           0.120    -0.372    driver1/count_reg[23]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.264 r  driver1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.264    driver1/count_reg[20]_i_1_n_4
    SLICE_X11Y45         FDRE                                         r  driver1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.836    -0.871    driver1/clk_out3
    SLICE_X11Y45         FDRE                                         r  driver1/count_reg[23]/C
                         clock pessimism              0.238    -0.633    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.105    -0.528    driver1/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.566    -0.633    driver1/clk_out3
    SLICE_X11Y46         FDRE                                         r  driver1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  driver1/count_reg[27]/Q
                         net (fo=3, routed)           0.120    -0.372    driver1/count_reg[27]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.264 r  driver1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.264    driver1/count_reg[24]_i_1_n_4
    SLICE_X11Y46         FDRE                                         r  driver1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.836    -0.871    driver1/clk_out3
    SLICE_X11Y46         FDRE                                         r  driver1/count_reg[27]/C
                         clock pessimism              0.238    -0.633    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.105    -0.528    driver1/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.567    -0.632    driver1/clk_out3
    SLICE_X11Y47         FDRE                                         r  driver1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  driver1/count_reg[31]/Q
                         net (fo=3, routed)           0.120    -0.371    driver1/count_reg[31]
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.263 r  driver1/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.263    driver1/count_reg[28]_i_1_n_4
    SLICE_X11Y47         FDRE                                         r  driver1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.837    -0.870    driver1/clk_out3
    SLICE_X11Y47         FDRE                                         r  driver1/count_reg[31]/C
                         clock pessimism              0.238    -0.632    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.105    -0.527    driver1/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 driver1/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.566    -0.633    driver1/clk_out3
    SLICE_X11Y45         FDRE                                         r  driver1/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  driver1/count_reg[20]/Q
                         net (fo=3, routed)           0.115    -0.377    driver1/count_reg[20]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.262 r  driver1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.262    driver1/count_reg[20]_i_1_n_7
    SLICE_X11Y45         FDRE                                         r  driver1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.836    -0.871    driver1/clk_out3
    SLICE_X11Y45         FDRE                                         r  driver1/count_reg[20]/C
                         clock pessimism              0.238    -0.633    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.105    -0.528    driver1/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 driver1/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.566    -0.633    driver1/clk_out3
    SLICE_X11Y46         FDRE                                         r  driver1/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  driver1/count_reg[24]/Q
                         net (fo=4, routed)           0.115    -0.377    driver1/count_reg[24]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.262 r  driver1/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.262    driver1/count_reg[24]_i_1_n_7
    SLICE_X11Y46         FDRE                                         r  driver1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.836    -0.871    driver1/clk_out3
    SLICE_X11Y46         FDRE                                         r  driver1/count_reg[24]/C
                         clock pessimism              0.238    -0.633    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.105    -0.528    driver1/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 driver1/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.567    -0.632    driver1/clk_out3
    SLICE_X11Y47         FDRE                                         r  driver1/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  driver1/count_reg[28]/Q
                         net (fo=3, routed)           0.115    -0.376    driver1/count_reg[28]
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.261 r  driver1/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.261    driver1/count_reg[28]_i_1_n_7
    SLICE_X11Y47         FDRE                                         r  driver1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.837    -0.870    driver1/clk_out3
    SLICE_X11Y47         FDRE                                         r  driver1/count_reg[28]/C
                         clock pessimism              0.238    -0.632    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.105    -0.527    driver1/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 driver1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.566    -0.633    driver1/clk_out3
    SLICE_X11Y44         FDRE                                         r  driver1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  driver1/count_reg[18]/Q
                         net (fo=3, routed)           0.122    -0.371    driver1/count_reg[18]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.260 r  driver1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.260    driver1/count_reg[16]_i_1_n_5
    SLICE_X11Y44         FDRE                                         r  driver1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.836    -0.871    driver1/clk_out3
    SLICE_X11Y44         FDRE                                         r  driver1/count_reg[18]/C
                         clock pessimism              0.238    -0.633    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.105    -0.528    driver1/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 driver1/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.566    -0.633    driver1/clk_out3
    SLICE_X11Y46         FDRE                                         r  driver1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  driver1/count_reg[26]/Q
                         net (fo=4, routed)           0.122    -0.371    driver1/count_reg[26]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.260 r  driver1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.260    driver1/count_reg[24]_i_1_n_5
    SLICE_X11Y46         FDRE                                         r  driver1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.836    -0.871    driver1/clk_out3
    SLICE_X11Y46         FDRE                                         r  driver1/count_reg[26]/C
                         clock pessimism              0.238    -0.633    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.105    -0.528    driver1/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 driver1/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.567    -0.632    driver1/clk_out3
    SLICE_X11Y47         FDRE                                         r  driver1/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  driver1/count_reg[30]/Q
                         net (fo=3, routed)           0.122    -0.370    driver1/count_reg[30]
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.259 r  driver1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.259    driver1/count_reg[28]_i_1_n_5
    SLICE_X11Y47         FDRE                                         r  driver1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.837    -0.870    driver1/clk_out3
    SLICE_X11Y47         FDRE                                         r  driver1/count_reg[30]/C
                         clock pessimism              0.238    -0.632    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.105    -0.527    driver1/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_1
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.714       3.559      BUFGCTRL_X0Y5    clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.714       4.465      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X13Y45     driver1/A[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X13Y47     driver1/A[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X13Y48     driver1/A[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X13Y48     driver1/A[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X13Y48     driver1/A[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X13Y45     driver1/A[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X13Y45     driver1/A[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X13Y46     driver1/A[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.714       207.646    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y45     driver1/A[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y45     driver1/A[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y47     driver1/A[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y47     driver1/A[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y48     driver1/A[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y48     driver1/A[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y48     driver1/A[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y48     driver1/A[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y48     driver1/A[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y48     driver1/A[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y45     driver1/A[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y45     driver1/A[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y47     driver1/A[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y47     driver1/A[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y48     driver1/A[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y48     driver1/A[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y48     driver1/A[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y48     driver1/A[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y48     driver1/A[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X13Y48     driver1/A[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_1
  To Clock:  clk_out4_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.563ns  (logic 0.434ns (4.538%)  route 9.129ns (95.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.929 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.650    -0.879    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434    -0.445 r  camera_top/frame/inAddress_reg/P[9]
                         net (fo=32, routed)          9.129     8.684    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y28         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.655     8.929    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.411    
                         clock uncertainty           -0.077     9.334    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.768    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 0.434ns (4.705%)  route 8.791ns (95.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.926 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.650    -0.879    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434    -0.445 r  camera_top/frame/inAddress_reg/P[9]
                         net (fo=32, routed)          8.791     8.346    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y27         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.652     8.926    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y27         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.482     9.408    
                         clock uncertainty           -0.077     9.331    
    RAMB36_X1Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.765    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 0.434ns (4.884%)  route 8.453ns (95.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 8.922 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.650    -0.879    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434    -0.445 r  camera_top/frame/inAddress_reg/P[9]
                         net (fo=32, routed)          8.453     8.008    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y26         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.648     8.922    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.404    
                         clock uncertainty           -0.077     9.327    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.761    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 0.434ns (4.978%)  route 8.284ns (95.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.925 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.650    -0.879    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434    -0.445 r  camera_top/frame/inAddress_reg/P[9]
                         net (fo=32, routed)          8.284     7.839    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y26         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.651     8.925    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.407    
                         clock uncertainty           -0.077     9.330    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.764    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.434ns (5.077%)  route 8.115ns (94.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.917 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.650    -0.879    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434    -0.445 r  camera_top/frame/inAddress_reg/P[9]
                         net (fo=32, routed)          8.115     7.670    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y25         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.643     8.917    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.482     9.399    
                         clock uncertainty           -0.077     9.322    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.756    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 0.434ns (5.092%)  route 8.089ns (94.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.925 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.650    -0.879    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.434    -0.445 r  camera_top/frame/inAddress_reg/P[13]
                         net (fo=32, routed)          8.089     7.644    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X0Y26         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.651     8.925    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.407    
                         clock uncertainty           -0.077     9.330    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     8.764    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 0.434ns (5.115%)  route 8.051ns (94.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.920 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.650    -0.879    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.434    -0.445 r  camera_top/frame/inAddress_reg/P[13]
                         net (fo=32, routed)          8.051     7.606    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X0Y25         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.646     8.920    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.482     9.402    
                         clock uncertainty           -0.077     9.325    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     8.759    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 0.434ns (5.179%)  route 7.946ns (94.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.920 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.650    -0.879    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434    -0.445 r  camera_top/frame/inAddress_reg/P[9]
                         net (fo=32, routed)          7.946     7.501    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y25         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.646     8.920    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.482     9.402    
                         clock uncertainty           -0.077     9.325    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.759    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 0.434ns (5.265%)  route 7.809ns (94.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.925 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.650    -0.879    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434    -0.445 r  camera_top/frame/inAddress_reg/P[1]
                         net (fo=32, routed)          7.809     7.363    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y26         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.651     8.925    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.407    
                         clock uncertainty           -0.077     9.330    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566     8.764    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.434ns (5.310%)  route 7.739ns (94.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.929 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.650    -0.879    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.434    -0.445 r  camera_top/frame/inAddress_reg/P[13]
                         net (fo=32, routed)          7.739     7.294    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y28         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.655     8.929    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.411    
                         clock uncertainty           -0.077     9.334    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     8.768    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  1.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.816%)  route 0.219ns (57.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.559    -0.640    blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y58         FDRE                                         r  blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.219    -0.257    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[22]
    SLICE_X39Y59         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.828    -0.878    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X39Y59         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[9]/C
                         clock pessimism              0.503    -0.375    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.066    -0.309    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[6].reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.226ns (53.872%)  route 0.194ns (46.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.564    -0.635    blk_design/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y47         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.507 r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/Q
                         net (fo=1, routed)           0.194    -0.314    blk_design/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[6]
    SLICE_X29Y52         LUT5 (Prop_lut5_I0_O)        0.098    -0.216 r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[6].reg1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[6].reg1[6]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[6].reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.832    -0.875    blk_design/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y52         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[6].reg1_reg[6]/C
                         clock pessimism              0.508    -0.367    
    SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.092    -0.275    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[6].reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.720%)  route 0.254ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.563    -0.636    blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y47         FDRE                                         r  blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.254    -0.241    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[7]
    SLICE_X39Y49         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.833    -0.874    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X39Y49         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[24]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.070    -0.301    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.808%)  route 0.253ns (64.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.563    -0.636    blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y48         FDRE                                         r  blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.253    -0.242    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[3]
    SLICE_X39Y49         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.833    -0.874    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X39Y49         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[28]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.066    -0.305    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[28]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.564    -0.635    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X37Y49         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[1]/Q
                         net (fo=7, routed)           0.253    -0.241    blk_design/axi_gpio_1/U0/gpio_core_1/s_axi_wdata[1]
    SLICE_X30Y50         FDSE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.830    -0.876    blk_design/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y50         FDSE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[30]/C
                         clock pessimism              0.508    -0.368    
    SLICE_X30Y50         FDSE (Hold_fdse_C_D)         0.060    -0.308    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[30]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.476%)  route 0.256ns (64.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.562    -0.637    blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y51         FDRE                                         r  blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.256    -0.240    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[16]
    SLICE_X39Y50         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.830    -0.876    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X39Y50         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]/C
                         clock pessimism              0.503    -0.373    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.066    -0.307    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[8].reg1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.778%)  route 0.239ns (56.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.564    -0.635    blk_design/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[8]/Q
                         net (fo=1, routed)           0.239    -0.255    blk_design/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[8]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.045    -0.210 r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[8].reg1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[8].reg1[8]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[8].reg1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.829    -0.877    blk_design/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y54         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[8].reg1_reg[8]/C
                         clock pessimism              0.508    -0.369    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.091    -0.278    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[8].reg1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.646%)  route 0.221ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.560    -0.639    blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y59         FDRE                                         r  blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.511 r  blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.221    -0.290    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[19]
    SLICE_X36Y58         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.828    -0.878    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X36Y58         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[12]/C
                         clock pessimism              0.503    -0.375    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.017    -0.358    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 blk_design/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.747%)  route 0.265ns (65.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.564    -0.635    blk_design/axi_gpio_1/U0/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  blk_design/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  blk_design/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/Q
                         net (fo=1, routed)           0.265    -0.229    blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[9]
    SLICE_X31Y50         FDRE                                         r  blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.830    -0.876    blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y50         FDRE                                         r  blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism              0.508    -0.368    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.070    -0.298    blk_design/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.367%)  route 0.269ns (65.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.562    -0.637    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X45Y56         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[24]/Q
                         net (fo=1, routed)           0.269    -0.227    blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[15]
    SLICE_X43Y46         FDRE                                         r  blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.833    -0.874    blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X43Y46         FDRE                                         r  blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.508    -0.366    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.070    -0.296    blk_design/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_1
Waveform(ns):       { 0.000 5.143 }
Period(ns):         10.286
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y4      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y5      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y0      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y1      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y8      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y9      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y27     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y28     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y25     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y26     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.286      203.074    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X38Y55     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X38Y55     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X42Y58     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X38Y55     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.143       3.893      SLICE_X38Y55     blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 1.934ns (29.248%)  route 4.678ns (70.752%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.882     5.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.325     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.890     6.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X12Y37         LUT6 (Prop_lut6_I1_O)        0.328     7.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.119     8.732    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I1_O)        0.150     8.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.788     9.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.332    10.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.002    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.340    36.362    
                         clock uncertainty           -0.035    36.327    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)        0.032    36.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.359    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                 26.357    

Slack (MET) :             26.359ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 1.934ns (29.261%)  route 4.675ns (70.739%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.882     5.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.325     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.890     6.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X12Y37         LUT6 (Prop_lut6_I1_O)        0.328     7.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.119     8.732    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I1_O)        0.150     8.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.785     9.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.332     9.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.340    36.362    
                         clock uncertainty           -0.035    36.327    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)        0.031    36.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.358    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                 26.359    

Slack (MET) :             26.633ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 1.934ns (30.536%)  route 4.399ns (69.464%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.882     5.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.325     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.890     6.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X12Y37         LUT6 (Prop_lut6_I1_O)        0.328     7.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.119     8.732    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I1_O)        0.150     8.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.509     9.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.332     9.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.340    36.362    
                         clock uncertainty           -0.035    36.327    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)        0.029    36.356    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.356    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 26.633    

Slack (MET) :             26.638ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 1.934ns (30.551%)  route 4.396ns (69.449%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.882     5.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.325     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.890     6.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X12Y37         LUT6 (Prop_lut6_I1_O)        0.328     7.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.119     8.732    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I1_O)        0.150     8.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.506     9.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.332     9.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.340    36.362    
                         clock uncertainty           -0.035    36.327    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)        0.031    36.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.358    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                 26.638    

Slack (MET) :             26.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 1.934ns (30.823%)  route 4.341ns (69.177%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.882     5.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.325     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.890     6.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X12Y37         LUT6 (Prop_lut6_I1_O)        0.328     7.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.119     8.732    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I1_O)        0.150     8.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.450     9.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I2_O)        0.332     9.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.365    36.389    
                         clock uncertainty           -0.035    36.354    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)        0.031    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.385    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                 26.721    

Slack (MET) :             26.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 1.934ns (31.368%)  route 4.232ns (68.632%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.023 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.882     5.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.325     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.890     6.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X12Y37         LUT6 (Prop_lut6_I1_O)        0.328     7.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.119     8.732    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I1_O)        0.150     8.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.341     9.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.332     9.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X15Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.023    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.340    36.363    
                         clock uncertainty           -0.035    36.328    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.029    36.357    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.357    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                 26.802    

Slack (MET) :             26.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 1.934ns (31.383%)  route 4.229ns (68.617%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.023 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.882     5.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.325     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.890     6.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X12Y37         LUT6 (Prop_lut6_I1_O)        0.328     7.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.119     8.732    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I1_O)        0.150     8.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.338     9.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.332     9.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X15Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.023    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.340    36.363    
                         clock uncertainty           -0.035    36.328    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.031    36.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.359    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                 26.807    

Slack (MET) :             27.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 1.700ns (28.792%)  route 4.204ns (71.208%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.882     5.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.325     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.890     6.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X12Y37         LUT6 (Prop_lut6_I1_O)        0.328     7.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.128     8.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.304     9.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.365    36.389    
                         clock uncertainty           -0.035    36.354    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)        0.029    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.383    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                 27.089    

Slack (MET) :             27.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 1.700ns (32.389%)  route 3.549ns (67.611%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.419     3.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.882     5.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.325     6.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.890     6.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X12Y37         LUT6 (Prop_lut6_I1_O)        0.328     7.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.622     8.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.360 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.154     8.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X15Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X15Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.340    36.365    
                         clock uncertainty           -0.035    36.330    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)        0.029    36.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.359    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                 27.721    

Slack (MET) :             27.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 1.088ns (21.256%)  route 4.031ns (78.744%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.023 - 33.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X43Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.419     3.805 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]/Q
                         net (fo=2, routed)           0.688     4.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][3]
    SLICE_X43Y37         LUT6 (Prop_lut6_I3_O)        0.297     4.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.094     5.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.840     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X44Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.879     7.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X44Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.529     8.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X45Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X45Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.326    36.349    
                         clock uncertainty           -0.035    36.314    
    SLICE_X45Y38         FDPE (Setup_fdpe_C_D)       -0.061    36.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.253    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 27.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.394%)  route 0.177ns (55.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X37Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.177     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X34Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X34Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
                         clock pessimism             -0.114     1.532    
    SLICE_X34Y36         FDRE (Hold_fdre_C_CE)       -0.016     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.394%)  route 0.177ns (55.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X37Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.177     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X34Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X34Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
                         clock pessimism             -0.114     1.532    
    SLICE_X34Y36         FDRE (Hold_fdre_C_CE)       -0.016     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.394%)  route 0.177ns (55.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X37Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.177     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X34Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X34Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
                         clock pessimism             -0.114     1.532    
    SLICE_X34Y36         FDRE (Hold_fdre_C_CE)       -0.016     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDCE (Prop_fdce_C_Q)         0.128     1.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X46Y33         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y33         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.364     1.283    
    SLICE_X46Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.056     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[3]
    SLICE_X53Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.379     1.273    
    SLICE_X53Y35         FDCE (Hold_fdce_C_D)         0.076     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y35         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X47Y35         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y35         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.378     1.271    
    SLICE_X47Y35         FDPE (Hold_fdpe_C_D)         0.075     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X41Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.379     1.272    
    SLICE_X41Y38         FDPE (Hold_fdpe_C_D)         0.075     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X51Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X51Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X51Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.379     1.273    
    SLICE_X51Y35         FDCE (Hold_fdce_C_D)         0.075     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X41Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.377     1.270    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.075     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDCE (Prop_fdce_C_Q)         0.128     1.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.075     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X46Y33         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y33         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.364     1.283    
    SLICE_X46Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X8Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y36    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y36    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y36    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       31.436ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.436ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.297ns  (logic 0.478ns (36.841%)  route 0.819ns (63.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.819     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X40Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y36         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                 31.436    

Slack (MET) :             31.553ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.177ns  (logic 0.419ns (35.587%)  route 0.758ns (64.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X49Y35         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.758     1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X48Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y35         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                 31.553    

Slack (MET) :             31.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.104ns  (logic 0.478ns (43.290%)  route 0.626ns (56.710%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.626     1.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X40Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y36         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 31.631    

Slack (MET) :             31.784ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.123ns  (logic 0.518ns (46.113%)  route 0.605ns (53.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.605     1.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X40Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y36         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.123    
  -------------------------------------------------------------------
                         slack                                 31.784    

Slack (MET) :             31.796ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.109ns  (logic 0.518ns (46.691%)  route 0.591ns (53.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.591     1.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X43Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y35         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                 31.796    

Slack (MET) :             31.812ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.141ns  (logic 0.518ns (45.393%)  route 0.623ns (54.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.623     1.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X50Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y34         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 31.812    

Slack (MET) :             31.824ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.097%)  route 0.627ns (57.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X49Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.627     1.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X48Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y34         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 31.824    

Slack (MET) :             31.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.108%)  route 0.492ns (51.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X49Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.492     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X48Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y34         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 31.957    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_1
  To Clock:  clk_out3_clk_wiz_1

Setup :           16  Failing Endpoints,  Worst Slack       -1.693ns,  Total Violation      -25.199ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.693ns  (required time - arrival time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver2/p_1_out/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out3_clk_wiz_1 rise@11.429ns - clk_out4_clk_wiz_1 rise@10.286ns)
  Data Path Delay:        2.164ns  (logic 0.456ns (21.073%)  route 1.708ns (78.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 9.947 - 11.429 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 9.316 - 10.286 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    11.726 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.959    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965     5.994 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666     7.661    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.757 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.559     9.316    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y55         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     9.772 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=2, routed)           1.708    11.480    driver2/angleIn[2]
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     11.429    11.429 r  
    N15                                               0.000    11.429 r  clkin (IN)
                         net (fo=0)                   0.000    11.429    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    12.799 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.961    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     6.739 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     8.326    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.417 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.530     9.947    driver2/clk_out3
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/CLK
                         clock pessimism              0.398    10.346    
                         clock uncertainty           -0.197    10.148    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     9.786    driver2/p_1_out
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                 -1.693    

Slack (VIOLATED) :        -1.691ns  (required time - arrival time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver1/p_1_out/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out3_clk_wiz_1 rise@11.429ns - clk_out4_clk_wiz_1 rise@10.286ns)
  Data Path Delay:        2.163ns  (logic 0.518ns (23.949%)  route 1.645ns (76.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 9.957 - 11.429 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 9.324 - 10.286 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    11.726 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.959    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965     5.994 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666     7.661    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.757 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.567     9.324    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y40         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     9.842 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           1.645    11.487    driver1/angleIn[2]
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     11.429    11.429 r  
    N15                                               0.000    11.429 r  clkin (IN)
                         net (fo=0)                   0.000    11.429    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    12.799 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.961    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     6.739 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     8.326    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.417 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.540     9.957    driver1/clk_out3
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/CLK
                         clock pessimism              0.398    10.355    
                         clock uncertainty           -0.197    10.158    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     9.796    driver1/p_1_out
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                 -1.691    

Slack (VIOLATED) :        -1.669ns  (required time - arrival time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver2/p_1_out/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out3_clk_wiz_1 rise@11.429ns - clk_out4_clk_wiz_1 rise@10.286ns)
  Data Path Delay:        2.140ns  (logic 0.518ns (24.207%)  route 1.622ns (75.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 9.947 - 11.429 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 9.316 - 10.286 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    11.726 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.959    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965     5.994 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666     7.661    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.757 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.559     9.316    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y56         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     9.834 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           1.622    11.456    driver2/angleIn[6]
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     11.429    11.429 r  
    N15                                               0.000    11.429 r  clkin (IN)
                         net (fo=0)                   0.000    11.429    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    12.799 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.961    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     6.739 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     8.326    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.417 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.530     9.947    driver2/clk_out3
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/CLK
                         clock pessimism              0.398    10.346    
                         clock uncertainty           -0.197    10.148    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     9.786    driver2/p_1_out
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                         -11.456    
  -------------------------------------------------------------------
                         slack                                 -1.669    

Slack (VIOLATED) :        -1.626ns  (required time - arrival time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver2/p_1_out/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out3_clk_wiz_1 rise@11.429ns - clk_out4_clk_wiz_1 rise@10.286ns)
  Data Path Delay:        2.097ns  (logic 0.518ns (24.705%)  route 1.579ns (75.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 9.947 - 11.429 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 9.316 - 10.286 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    11.726 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.959    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965     5.994 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666     7.661    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.757 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.559     9.316    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y56         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     9.834 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           1.579    11.412    driver2/angleIn[7]
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     11.429    11.429 r  
    N15                                               0.000    11.429 r  clkin (IN)
                         net (fo=0)                   0.000    11.429    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    12.799 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.961    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     6.739 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     8.326    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.417 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.530     9.947    driver2/clk_out3
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/CLK
                         clock pessimism              0.398    10.346    
                         clock uncertainty           -0.197    10.148    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     9.786    driver2/p_1_out
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                 -1.626    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver2/p_1_out/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out3_clk_wiz_1 rise@11.429ns - clk_out4_clk_wiz_1 rise@10.286ns)
  Data Path Delay:        2.062ns  (logic 0.518ns (25.124%)  route 1.544ns (74.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 9.947 - 11.429 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 9.316 - 10.286 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    11.726 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.959    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965     5.994 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666     7.661    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.757 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.559     9.316    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y56         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     9.834 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           1.544    11.377    driver2/angleIn[4]
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     11.429    11.429 r  
    N15                                               0.000    11.429 r  clkin (IN)
                         net (fo=0)                   0.000    11.429    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    12.799 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.961    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     6.739 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     8.326    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.417 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.530     9.947    driver2/clk_out3
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/CLK
                         clock pessimism              0.398    10.346    
                         clock uncertainty           -0.197    10.148    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362     9.786    driver2/p_1_out
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                         -11.377    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.590ns  (required time - arrival time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver1/p_1_out/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out3_clk_wiz_1 rise@11.429ns - clk_out4_clk_wiz_1 rise@10.286ns)
  Data Path Delay:        2.062ns  (logic 0.518ns (25.125%)  route 1.544ns (74.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 9.957 - 11.429 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 9.324 - 10.286 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    11.726 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.959    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965     5.994 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666     7.661    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.757 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.567     9.324    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y40         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     9.842 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           1.544    11.386    driver1/angleIn[3]
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     11.429    11.429 r  
    N15                                               0.000    11.429 r  clkin (IN)
                         net (fo=0)                   0.000    11.429    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    12.799 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.961    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     6.739 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     8.326    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.417 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.540     9.957    driver1/clk_out3
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/CLK
                         clock pessimism              0.398    10.355    
                         clock uncertainty           -0.197    10.158    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362     9.796    driver1/p_1_out
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                 -1.590    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver2/p_1_out/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out3_clk_wiz_1 rise@11.429ns - clk_out4_clk_wiz_1 rise@10.286ns)
  Data Path Delay:        2.059ns  (logic 0.518ns (25.162%)  route 1.541ns (74.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 9.947 - 11.429 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 9.316 - 10.286 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    11.726 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.959    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965     5.994 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666     7.661    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.757 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.559     9.316    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y55         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.518     9.834 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           1.541    11.374    driver2/angleIn[3]
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     11.429    11.429 r  
    N15                                               0.000    11.429 r  clkin (IN)
                         net (fo=0)                   0.000    11.429    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    12.799 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.961    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     6.739 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     8.326    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.417 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.530     9.947    driver2/clk_out3
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/CLK
                         clock pessimism              0.398    10.346    
                         clock uncertainty           -0.197    10.148    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362     9.786    driver2/p_1_out
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.583ns  (required time - arrival time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver2/p_1_out/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out3_clk_wiz_1 rise@11.429ns - clk_out4_clk_wiz_1 rise@10.286ns)
  Data Path Delay:        2.053ns  (logic 0.456ns (22.206%)  route 1.597ns (77.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 9.947 - 11.429 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 9.316 - 10.286 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    11.726 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.959    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965     5.994 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666     7.661    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.757 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.559     9.316    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y55         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     9.772 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           1.597    11.369    driver2/angleIn[1]
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     11.429    11.429 r  
    N15                                               0.000    11.429 r  clkin (IN)
                         net (fo=0)                   0.000    11.429    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    12.799 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.961    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     6.739 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     8.326    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.417 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.530     9.947    driver2/clk_out3
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/CLK
                         clock pessimism              0.398    10.346    
                         clock uncertainty           -0.197    10.148    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     9.786    driver2/p_1_out
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                 -1.583    

Slack (VIOLATED) :        -1.576ns  (required time - arrival time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver1/p_1_out/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out3_clk_wiz_1 rise@11.429ns - clk_out4_clk_wiz_1 rise@10.286ns)
  Data Path Delay:        2.047ns  (logic 0.518ns (25.311%)  route 1.529ns (74.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 9.957 - 11.429 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 9.325 - 10.286 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    11.726 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.959    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965     5.994 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666     7.661    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.757 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.568     9.325    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y41         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     9.843 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           1.529    11.372    driver1/angleIn[6]
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     11.429    11.429 r  
    N15                                               0.000    11.429 r  clkin (IN)
                         net (fo=0)                   0.000    11.429    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    12.799 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.961    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     6.739 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     8.326    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.417 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.540     9.957    driver1/clk_out3
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/CLK
                         clock pessimism              0.398    10.355    
                         clock uncertainty           -0.197    10.158    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     9.796    driver1/p_1_out
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                 -1.576    

Slack (VIOLATED) :        -1.549ns  (required time - arrival time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver1/p_1_out/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out3_clk_wiz_1 rise@11.429ns - clk_out4_clk_wiz_1 rise@10.286ns)
  Data Path Delay:        2.020ns  (logic 0.518ns (25.648%)  route 1.502ns (74.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 9.957 - 11.429 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 9.325 - 10.286 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    11.726 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.959    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965     5.994 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666     7.661    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.757 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.568     9.325    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y41         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518     9.843 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           1.502    11.345    driver1/angleIn[5]
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                     11.429    11.429 r  
    N15                                               0.000    11.429 r  clkin (IN)
                         net (fo=0)                   0.000    11.429    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    12.799 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.961    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     6.739 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     8.326    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.417 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.540     9.957    driver1/clk_out3
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/CLK
                         clock pessimism              0.398    10.355    
                         clock uncertainty           -0.197    10.158    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     9.796    driver1/p_1_out
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                 -1.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver1/p_1_out/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.164ns (21.402%)  route 0.602ns (78.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.565    -0.634    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y40         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.602     0.132    driver1/angleIn[0]
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.924    -0.782    driver1/clk_out3
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/CLK
                         clock pessimism              0.555    -0.227    
                         clock uncertainty            0.197    -0.030    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     0.036    driver1/p_1_out
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver2/p_1_out/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.164ns (20.320%)  route 0.643ns (79.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.564    -0.635    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y56         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.643     0.172    driver2/angleIn[5]
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.923    -0.783    driver2/clk_out3
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/CLK
                         clock pessimism              0.555    -0.228    
                         clock uncertainty            0.197    -0.031    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                      0.066     0.035    driver2/p_1_out
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver1/p_1_out/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.164ns (20.106%)  route 0.652ns (79.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.565    -0.634    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y41         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.652     0.181    driver1/angleIn[5]
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.924    -0.782    driver1/clk_out3
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/CLK
                         clock pessimism              0.555    -0.227    
                         clock uncertainty            0.197    -0.030    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                      0.066     0.036    driver1/p_1_out
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver1/p_1_out/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.164ns (20.098%)  route 0.652ns (79.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.565    -0.634    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y41         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.652     0.182    driver1/angleIn[7]
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.924    -0.782    driver1/clk_out3
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/CLK
                         clock pessimism              0.555    -0.227    
                         clock uncertainty            0.197    -0.030    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                      0.066     0.036    driver1/p_1_out
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver2/p_1_out/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.066%)  route 0.653ns (79.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.564    -0.635    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y55         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.653     0.182    driver2/angleIn[0]
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.923    -0.783    driver2/clk_out3
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/CLK
                         clock pessimism              0.555    -0.228    
                         clock uncertainty            0.197    -0.031    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     0.035    driver2/p_1_out
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver2/p_1_out/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.164ns (19.933%)  route 0.659ns (80.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.564    -0.635    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y56         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.659     0.188    driver2/angleIn[4]
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.923    -0.783    driver2/clk_out3
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/CLK
                         clock pessimism              0.555    -0.228    
                         clock uncertainty            0.197    -0.031    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.066     0.035    driver2/p_1_out
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver2/p_1_out/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.141ns (17.060%)  route 0.685ns (82.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.564    -0.635    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y55         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.685     0.191    driver2/angleIn[1]
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.923    -0.783    driver2/clk_out3
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/CLK
                         clock pessimism              0.555    -0.228    
                         clock uncertainty            0.197    -0.031    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     0.035    driver2/p_1_out
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver2/p_1_out/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.164ns (19.673%)  route 0.670ns (80.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.564    -0.635    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y55         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.670     0.199    driver2/angleIn[3]
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.923    -0.783    driver2/clk_out3
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/CLK
                         clock pessimism              0.555    -0.228    
                         clock uncertainty            0.197    -0.031    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                      0.066     0.035    driver2/p_1_out
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver2/p_1_out/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.164ns (19.365%)  route 0.683ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.564    -0.635    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y56         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.683     0.212    driver2/angleIn[6]
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.923    -0.783    driver2/clk_out3
    DSP48_X1Y23          DSP48E1                                      r  driver2/p_1_out/CLK
                         clock pessimism              0.555    -0.228    
                         clock uncertainty            0.197    -0.031    
    DSP48_X1Y23          DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                      0.066     0.035    driver2/p_1_out
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            driver1/p_1_out/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.164ns (19.347%)  route 0.684ns (80.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.565    -0.634    blk_design/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y40         FDRE                                         r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  blk_design/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.684     0.213    driver1/angleIn[3]
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.924    -0.782    driver1/clk_out3
    DSP48_X0Y16          DSP48E1                                      r  driver1/p_1_out/CLK
                         clock pessimism              0.555    -0.227    
                         clock uncertainty            0.197    -0.030    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                      0.066     0.036    driver1/p_1_out
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       38.573ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.332ns  (logic 0.518ns (38.900%)  route 0.814ns (61.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X50Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.814     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X51Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)       -0.095    39.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                 38.573    

Slack (MET) :             38.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.058ns  (logic 0.419ns (39.604%)  route 0.639ns (60.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.639     1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X42Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X42Y37         FDCE (Setup_fdce_C_D)       -0.216    39.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.784    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 38.726    

Slack (MET) :             38.863ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.918ns  (logic 0.419ns (45.631%)  route 0.499ns (54.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.499     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X42Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X42Y36         FDCE (Setup_fdce_C_D)       -0.219    39.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.781    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 38.863    

Slack (MET) :             38.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.088ns  (logic 0.456ns (41.929%)  route 0.632ns (58.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.632     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X42Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X42Y37         FDCE (Setup_fdce_C_D)       -0.047    39.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 38.865    

Slack (MET) :             38.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.083%)  route 0.602ns (56.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.602     1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X42Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X42Y36         FDCE (Setup_fdce_C_D)       -0.043    39.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.957    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 38.899    

Slack (MET) :             38.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.431%)  route 0.594ns (56.569%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.594     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X50Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y35         FDCE (Setup_fdce_C_D)       -0.047    39.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 38.903    

Slack (MET) :             39.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.271%)  route 0.451ns (49.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.451     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y35         FDCE (Setup_fdce_C_D)       -0.045    39.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.955    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 39.048    

Slack (MET) :             39.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.908ns  (logic 0.456ns (50.221%)  route 0.452ns (49.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.452     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X50Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y35         FDCE (Setup_fdce_C_D)       -0.043    39.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.957    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                 39.049    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       37.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.773ns (33.677%)  route 1.522ns (66.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.561    -0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478    -0.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X38Y37         LUT2 (Prop_lut2_I1_O)        0.295     0.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.669     1.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X39Y36         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.440    38.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y36         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.577    39.006    
                         clock uncertainty           -0.097    38.909    
    SLICE_X39Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    38.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                 37.222    

Slack (MET) :             37.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.773ns (33.677%)  route 1.522ns (66.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.561    -0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478    -0.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X38Y37         LUT2 (Prop_lut2_I1_O)        0.295     0.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.669     1.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X39Y36         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.440    38.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y36         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.577    39.006    
                         clock uncertainty           -0.097    38.909    
    SLICE_X39Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    38.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                 37.222    

Slack (MET) :             37.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.773ns (33.677%)  route 1.522ns (66.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.561    -0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478    -0.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X38Y37         LUT2 (Prop_lut2_I1_O)        0.295     0.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.669     1.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X39Y36         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.440    38.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y36         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.577    39.006    
                         clock uncertainty           -0.097    38.909    
    SLICE_X39Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    38.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                 37.222    

Slack (MET) :             37.314ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.718ns (32.615%)  route 1.483ns (67.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.568    -0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X49Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X49Y39         LUT2 (Prop_lut2_I1_O)        0.299     0.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.635     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y36         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.446    38.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y36         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.576    39.011    
                         clock uncertainty           -0.097    38.914    
    SLICE_X48Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    38.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 37.314    

Slack (MET) :             37.314ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.718ns (32.615%)  route 1.483ns (67.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.568    -0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X49Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X49Y39         LUT2 (Prop_lut2_I1_O)        0.299     0.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.635     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y36         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.446    38.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y36         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.576    39.011    
                         clock uncertainty           -0.097    38.914    
    SLICE_X48Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    38.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 37.314    

Slack (MET) :             37.314ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.718ns (32.615%)  route 1.483ns (67.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.568    -0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X49Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X49Y39         LUT2 (Prop_lut2_I1_O)        0.299     0.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.635     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y36         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.446    38.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y36         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.576    39.011    
                         clock uncertainty           -0.097    38.914    
    SLICE_X48Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    38.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 37.314    

Slack (MET) :             37.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.518ns (28.867%)  route 1.276ns (71.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.557    -0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.276     0.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.439    38.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.490    38.918    
                         clock uncertainty           -0.097    38.821    
    SLICE_X32Y34         FDCE (Recov_fdce_C_CLR)     -0.405    38.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                 37.593    

Slack (MET) :             37.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.518ns (28.867%)  route 1.276ns (71.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.557    -0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.276     0.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.439    38.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.490    38.918    
                         clock uncertainty           -0.097    38.821    
    SLICE_X32Y34         FDCE (Recov_fdce_C_CLR)     -0.405    38.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                 37.593    

Slack (MET) :             37.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.518ns (28.867%)  route 1.276ns (71.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.557    -0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.276     0.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.439    38.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.490    38.918    
                         clock uncertainty           -0.097    38.821    
    SLICE_X32Y34         FDCE (Recov_fdce_C_CLR)     -0.405    38.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                 37.593    

Slack (MET) :             37.597ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.518ns (28.938%)  route 1.272ns (71.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.557    -0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.272     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.439    38.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.490    38.918    
                         clock uncertainty           -0.097    38.821    
    SLICE_X33Y34         FDCE (Recov_fdce_C_CLR)     -0.405    38.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                 37.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.783%)  route 0.238ns (59.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.558    -0.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.238    -0.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.824    -0.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.503    -0.380    
    SLICE_X34Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.783%)  route 0.238ns (59.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.558    -0.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.238    -0.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.824    -0.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.503    -0.380    
    SLICE_X34Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.783%)  route 0.238ns (59.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.558    -0.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.238    -0.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.824    -0.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.503    -0.380    
    SLICE_X34Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.562    -0.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y36         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135    -0.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.831    -0.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X48Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.622    
    SLICE_X48Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.562    -0.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y36         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135    -0.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.831    -0.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X48Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.622    
    SLICE_X48Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.241%)  route 0.361ns (68.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.558    -0.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.361    -0.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.825    -0.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.503    -0.379    
    SLICE_X33Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.241%)  route 0.361ns (68.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.558    -0.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.361    -0.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.825    -0.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.503    -0.379    
    SLICE_X33Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.164ns (27.612%)  route 0.430ns (72.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.558    -0.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.430    -0.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.823    -0.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.503    -0.381    
    SLICE_X34Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.164ns (27.612%)  route 0.430ns (72.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.558    -0.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.430    -0.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.823    -0.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.503    -0.381    
    SLICE_X34Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.818%)  route 0.204ns (59.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.559    -0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y36         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.204    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X40Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.828    -0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X40Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism              0.274    -0.605    
    SLICE_X40Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.119ns (23.319%)  route 3.680ns (76.681%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 36.018 - 33.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     3.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.754     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y36         LUT4 (Prop_lut4_I3_O)        0.120     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.258     7.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.357     7.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.808     8.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440    36.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.326    36.344    
                         clock uncertainty           -0.035    36.309    
    SLICE_X35Y37         FDCE (Recov_fdce_C_CLR)     -0.608    35.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.701    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                 27.516    

Slack (MET) :             27.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.119ns (23.319%)  route 3.680ns (76.681%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 36.018 - 33.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     3.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.754     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y36         LUT4 (Prop_lut4_I3_O)        0.120     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.258     7.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.357     7.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.808     8.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440    36.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.326    36.344    
                         clock uncertainty           -0.035    36.309    
    SLICE_X35Y37         FDCE (Recov_fdce_C_CLR)     -0.608    35.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.701    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                 27.516    

Slack (MET) :             27.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.119ns (23.319%)  route 3.680ns (76.681%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 36.018 - 33.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     3.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.754     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y36         LUT4 (Prop_lut4_I3_O)        0.120     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.258     7.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.357     7.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.808     8.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440    36.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.326    36.344    
                         clock uncertainty           -0.035    36.309    
    SLICE_X35Y37         FDCE (Recov_fdce_C_CLR)     -0.608    35.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.701    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                 27.516    

Slack (MET) :             27.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.119ns (23.319%)  route 3.680ns (76.681%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 36.018 - 33.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     3.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.754     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y36         LUT4 (Prop_lut4_I3_O)        0.120     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.258     7.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.357     7.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.808     8.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440    36.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.326    36.344    
                         clock uncertainty           -0.035    36.309    
    SLICE_X35Y37         FDCE (Recov_fdce_C_CLR)     -0.608    35.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.701    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                 27.516    

Slack (MET) :             27.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.119ns (23.319%)  route 3.680ns (76.681%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 36.018 - 33.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     3.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.754     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y36         LUT4 (Prop_lut4_I3_O)        0.120     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.258     7.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.357     7.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.808     8.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440    36.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.326    36.344    
                         clock uncertainty           -0.035    36.309    
    SLICE_X34Y37         FDCE (Recov_fdce_C_CLR)     -0.522    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.787    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                 27.602    

Slack (MET) :             27.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.119ns (23.319%)  route 3.680ns (76.681%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 36.018 - 33.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     3.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.754     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y36         LUT4 (Prop_lut4_I3_O)        0.120     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.258     7.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.357     7.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.808     8.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440    36.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.326    36.344    
                         clock uncertainty           -0.035    36.309    
    SLICE_X34Y37         FDCE (Recov_fdce_C_CLR)     -0.522    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.787    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                 27.602    

Slack (MET) :             27.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.119ns (23.319%)  route 3.680ns (76.681%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 36.018 - 33.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     3.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.754     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y36         LUT4 (Prop_lut4_I3_O)        0.120     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.258     7.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.357     7.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.808     8.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440    36.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.326    36.344    
                         clock uncertainty           -0.035    36.309    
    SLICE_X34Y37         FDCE (Recov_fdce_C_CLR)     -0.522    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.787    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                 27.602    

Slack (MET) :             27.820ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.119ns (24.893%)  route 3.376ns (75.107%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     3.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.754     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y36         LUT4 (Prop_lut4_I3_O)        0.120     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.258     7.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.357     7.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.504     7.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.326    36.345    
                         clock uncertainty           -0.035    36.310    
    SLICE_X32Y37         FDCE (Recov_fdce_C_CLR)     -0.608    35.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.702    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                 27.820    

Slack (MET) :             27.825ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.119ns (24.917%)  route 3.372ns (75.083%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     3.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.754     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y36         LUT4 (Prop_lut4_I3_O)        0.120     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.258     7.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.357     7.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.500     7.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.326    36.345    
                         clock uncertainty           -0.035    36.310    
    SLICE_X33Y37         FDCE (Recov_fdce_C_CLR)     -0.608    35.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.702    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 27.825    

Slack (MET) :             27.825ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.119ns (24.917%)  route 3.372ns (75.083%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.518     3.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.754     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y36         LUT4 (Prop_lut4_I3_O)        0.120     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.258     7.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.357     7.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.500     7.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.326    36.345    
                         clock uncertainty           -0.035    36.310    
    SLICE_X33Y37         FDCE (Recov_fdce_C_CLR)     -0.608    35.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.702    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 27.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.393%)  route 0.177ns (55.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y36         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.177     1.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X52Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X52Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.364     1.288    
    SLICE_X52Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.393%)  route 0.177ns (55.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y36         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.177     1.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X52Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X52Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.364     1.288    
    SLICE_X52Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.168%)  route 0.186ns (56.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.186     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X47Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.343     1.305    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.168%)  route 0.186ns (56.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.186     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X47Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism             -0.343     1.305    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.168%)  route 0.186ns (56.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.186     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X47Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.343     1.305    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.168%)  route 0.186ns (56.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.186     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X47Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism             -0.343     1.305    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.168%)  route 0.186ns (56.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.186     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X47Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.343     1.305    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.168%)  route 0.186ns (56.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.186     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X47Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.343     1.305    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.168%)  route 0.186ns (56.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.186     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X47Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -0.343     1.305    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.168%)  route 0.186ns (56.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.186     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X47Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -0.343     1.305    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.384    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 0.372ns (7.226%)  route 4.776ns (92.774%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.133     3.133    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.124     3.257 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.844     4.101    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X65Y44         LUT4 (Prop_lut4_I0_O)        0.124     4.225 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.798     5.024    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I4_O)        0.124     5.148 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.148    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X63Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.012    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.015ns  (logic 0.248ns (4.945%)  route 4.767ns (95.055%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.940     3.940    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X63Y44         LUT6 (Prop_lut6_I4_O)        0.124     4.064 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.827     4.891    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I4_O)        0.124     5.015 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     5.015    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X64Y43         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.012    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y43         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 0.000ns (0.000%)  route 4.984ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.984     4.984    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X59Y60         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.506     2.998    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y60         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.972ns  (logic 0.150ns (3.017%)  route 4.822ns (96.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.020     4.020    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.150     4.170 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.802     4.972    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X65Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.012    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.972ns  (logic 0.150ns (3.017%)  route 4.822ns (96.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.020     4.020    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.150     4.170 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.802     4.972    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X65Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.012    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.972ns  (logic 0.150ns (3.017%)  route 4.822ns (96.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.020     4.020    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X64Y44         LUT3 (Prop_lut3_I1_O)        0.150     4.170 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.802     4.972    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X65Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.012    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.964ns  (logic 0.000ns (0.000%)  route 4.964ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.964     4.964    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X61Y60         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.506     2.998    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y60         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.964ns  (logic 0.000ns (0.000%)  route 4.964ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.964     4.964    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X61Y60         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.506     2.998    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y60         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.964ns  (logic 0.000ns (0.000%)  route 4.964ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.964     4.964    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X61Y60         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.506     2.998    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y60         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.964ns  (logic 0.000ns (0.000%)  route 4.964ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.964     4.964    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X61Y60         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.506     2.998    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y60         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.045ns (5.322%)  route 0.801ns (94.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.801     0.801    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.846    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1_n_0
    SLICE_X61Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.609    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.045ns (5.040%)  route 0.848ns (94.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.731     0.731    blk_design/mdm_1/U0/MDM_Core_I1/Use_Serial_Unified_Completion.completion_status_reg[0]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.776 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.117     0.893    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.583    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.045ns (5.040%)  route 0.848ns (94.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.731     0.731    blk_design/mdm_1/U0/MDM_Core_I1/Use_Serial_Unified_Completion.completion_status_reg[0]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.776 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.117     0.893    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.583    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.045ns (5.040%)  route 0.848ns (94.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.731     0.731    blk_design/mdm_1/U0/MDM_Core_I1/Use_Serial_Unified_Completion.completion_status_reg[0]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.776 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.117     0.893    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.583    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.045ns (5.040%)  route 0.848ns (94.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.731     0.731    blk_design/mdm_1/U0/MDM_Core_I1/Use_Serial_Unified_Completion.completion_status_reg[0]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.776 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.117     0.893    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.583    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.045ns (4.776%)  route 0.897ns (95.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.897     0.897    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]_0
    SLICE_X61Y45         LUT4 (Prop_lut4_I2_O)        0.045     0.942 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.942    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[2]_i_1_n_0
    SLICE_X61Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.609    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.048ns (5.078%)  route 0.897ns (94.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.897     0.897    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]_0
    SLICE_X61Y45         LUT5 (Prop_lut5_I3_O)        0.048     0.945 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.945    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1_n_0
    SLICE_X61Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.609    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.045ns (4.508%)  route 0.953ns (95.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.953     0.953    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.998 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.998    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1_n_0
    SLICE_X62Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.866     1.611    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.045ns (4.503%)  route 0.954ns (95.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.954     0.954    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.045     0.999 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.999    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1_n_0
    SLICE_X62Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.866     1.611    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/CE
                            (rising edge-triggered cell FDPE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.000ns (0.000%)  route 1.054ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.054     1.054    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X56Y46         FDPE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.837     1.582    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y46         FDPE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.980ns  (logic 1.858ns (20.690%)  route 7.122ns (79.310%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679    24.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.154    24.448 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.563    25.010    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Instr_Insert_Reg_En
    SLICE_X63Y62         LUT6 (Prop_lut6_I1_O)        0.327    25.337 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.304    25.641    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I0_O)        0.124    25.765 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.975    27.740    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.149    27.889 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.754    28.643    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.332    28.975 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    28.975    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X64Y43         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.012    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y43         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.912ns  (logic 1.858ns (20.848%)  route 7.054ns (79.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679    24.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.154    24.448 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.563    25.010    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Instr_Insert_Reg_En
    SLICE_X63Y62         LUT6 (Prop_lut6_I1_O)        0.327    25.337 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.304    25.641    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I0_O)        0.124    25.765 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.975    27.740    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.149    27.889 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.686    28.575    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.332    28.907 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    28.907    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X64Y43         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.012    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y43         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.190ns  (logic 1.501ns (20.876%)  route 5.689ns (79.123%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679    24.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.154    24.448 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.563    25.010    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Instr_Insert_Reg_En
    SLICE_X63Y62         LUT6 (Prop_lut6_I1_O)        0.327    25.337 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.304    25.641    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I0_O)        0.124    25.765 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.296    27.061    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I0_O)        0.124    27.185 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.185    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X63Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.012    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y44         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.747ns  (logic 1.253ns (21.803%)  route 4.494ns (78.197%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679    24.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.154    24.448 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.968    25.415    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X61Y63         LUT5 (Prop_lut5_I4_O)        0.327    25.742 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000    25.742    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X61Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.503     2.995    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.563ns  (logic 1.128ns (20.275%)  route 4.435ns (79.725%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT3 (Prop_lut3_I2_O)        0.153    22.643 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    23.318    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I5_O)        0.327    23.645 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.914    25.559    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X52Y63         SRLC16E                                      r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437     2.929    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X52Y63         SRLC16E                                      r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.424ns  (logic 1.128ns (20.798%)  route 4.296ns (79.202%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT3 (Prop_lut3_I2_O)        0.153    22.643 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    23.318    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I5_O)        0.327    23.645 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.774    25.419    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X52Y62         SRLC16E                                      r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.930    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X52Y62         SRLC16E                                      r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.411ns  (logic 1.128ns (20.845%)  route 4.283ns (79.155%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT3 (Prop_lut3_I2_O)        0.153    22.643 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    23.318    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I5_O)        0.327    23.645 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.762    25.407    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc__0
    SLICE_X52Y61         SRLC16E                                      r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439     2.931    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X52Y61         SRLC16E                                      r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.399ns  (logic 1.128ns (20.894%)  route 4.271ns (79.106%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT3 (Prop_lut3_I2_O)        0.153    22.643 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    23.318    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I5_O)        0.327    23.645 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.749    25.394    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X52Y58         SRLC16E                                      r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441     2.933    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X52Y58         SRLC16E                                      r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.128ns (21.398%)  route 4.143ns (78.601%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT3 (Prop_lut3_I2_O)        0.153    22.643 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    23.318    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I5_O)        0.327    23.645 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.622    25.267    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X52Y60         SRLC16E                                      r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.440     2.932    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X52Y60         SRLC16E                                      r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.112ns  (logic 0.926ns (18.115%)  route 4.186ns (81.885%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    3.329ns = ( 19.995 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.637    19.995    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y44         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.524    20.519 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.009    21.528    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.652 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.838    22.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X63Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.614 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679    24.294    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.154    24.448 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.660    25.107    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X61Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.503     2.995    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.218%)  route 0.288ns (60.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.221    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.362 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.288     1.650    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.695 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.695    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X63Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.866     1.611    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.191ns (67.601%)  route 0.092ns (32.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.092    18.098    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.045    18.143 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.143    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X56Y46         FDPE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.837     1.582    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y46         FDPE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.191ns (48.178%)  route 0.205ns (51.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.089    18.095    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X56Y46         LUT6 (Prop_lut6_I2_O)        0.045    18.140 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.117    18.257    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.583    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.191ns (48.178%)  route 0.205ns (51.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.089    18.095    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X56Y46         LUT6 (Prop_lut6_I2_O)        0.045    18.140 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.117    18.257    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.583    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.191ns (48.178%)  route 0.205ns (51.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.089    18.095    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X56Y46         LUT6 (Prop_lut6_I2_O)        0.045    18.140 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.117    18.257    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.583    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.191ns (48.178%)  route 0.205ns (51.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.089    18.095    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X56Y46         LUT6 (Prop_lut6_I2_O)        0.045    18.140 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.117    18.257    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.838     1.583    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.071ns (4.337%)  route 1.566ns (95.663%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.733    18.026    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.045    18.071 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.232    18.304    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X56Y46         FDPE                                         f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.837     1.582    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y46         FDPE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.191ns (36.336%)  route 0.335ns (63.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.267    18.273    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.045    18.318 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.068    18.386    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X59Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.609    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.191ns (36.336%)  route 0.335ns (63.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.267    18.273    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.045    18.318 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.068    18.386    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X59Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.609    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.191ns (36.336%)  route 0.335ns (63.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.861 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.568    17.861    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDCE (Prop_fdce_C_Q)         0.146    18.007 f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.267    18.273    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.045    18.318 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.068    18.386    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X59Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.716     0.716    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.745 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.609    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X59Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out4_clk_wiz_1
  To Clock:  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.397ns  (logic 0.456ns (10.370%)  route 3.941ns (89.630%))
  Logic Levels:           0  
  Clock Path Skew:        3.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.637    -0.892    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X61Y44         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=606, routed)         3.941     3.506    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X62Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504     2.996    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.532ns  (logic 0.580ns (16.420%)  route 2.952ns (83.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.551    -0.978    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X51Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.522 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=90, routed)          1.764     1.242    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_34
    SLICE_X39Y63         LUT5 (Prop_lut5_I1_O)        0.124     1.366 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           1.188     2.554    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X59Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.503     2.995    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.132ns  (logic 1.635ns (52.210%)  route 1.497ns (47.790%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        3.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.559    -0.970    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X48Y51         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.497     0.946    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[10]
    SLICE_X49Y57         LUT6 (Prop_lut6_I3_O)        0.299     1.245 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.245    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.777 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.777    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.891 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=3, routed)           0.000     1.891    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X49Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.162 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     2.162    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]_0
    SLICE_X49Y59         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439     2.931    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y59         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.674ns  (logic 0.456ns (27.244%)  route 1.218ns (72.756%))
  Logic Levels:           0  
  Clock Path Skew:        3.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.551    -0.978    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X53Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=42, routed)          1.218     0.696    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X63Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504     2.996    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X63Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.635ns  (logic 0.456ns (27.893%)  route 1.179ns (72.107%))
  Logic Levels:           0  
  Clock Path Skew:        3.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.549    -0.980    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X43Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/Q
                         net (fo=3, routed)           1.179     0.655    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X60Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.503     2.995    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X60Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.388ns  (logic 0.456ns (32.846%)  route 0.932ns (67.154%))
  Logic Levels:           0  
  Clock Path Skew:        3.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.623    -0.906    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y59         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.932     0.482    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[22]
    SLICE_X61Y60         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.506     2.998    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y60         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.435ns  (logic 0.518ns (36.109%)  route 0.917ns (63.891%))
  Logic Levels:           0  
  Clock Path Skew:        3.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.558    -0.971    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X56Y58         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.917     0.464    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[18]
    SLICE_X60Y61         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505     2.997    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y61         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.431ns  (logic 0.518ns (36.195%)  route 0.913ns (63.805%))
  Logic Levels:           0  
  Clock Path Skew:        3.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.558    -0.971    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X56Y58         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.913     0.460    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[14]
    SLICE_X60Y61         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505     2.997    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y61         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.358ns  (logic 0.518ns (38.135%)  route 0.840ns (61.865%))
  Logic Levels:           0  
  Clock Path Skew:        3.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.556    -0.973    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X56Y61         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/Q
                         net (fo=1, routed)           0.840     0.385    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[16]
    SLICE_X60Y61         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505     2.997    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y61         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.518ns (38.433%)  route 0.830ns (61.567%))
  Logic Levels:           0  
  Clock Path Skew:        3.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.558    -0.971    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X50Y58         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/Q
                         net (fo=1, routed)           0.830     0.377    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[30]
    SLICE_X56Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.401     1.401    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.492 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.930    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X56Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.367ns (56.585%)  route 0.282ns (43.415%))
  Logic Levels:           0  
  Clock Path Skew:        4.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    -1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.437    -1.575    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X48Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.367    -1.208 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.282    -0.926    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[3]
    SLICE_X49Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.286    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.642%)  route 0.317ns (46.358%))
  Logic Levels:           0  
  Clock Path Skew:        4.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.438    -1.574    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X51Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.317    -0.889    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[2]
    SLICE_X51Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554     3.287    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.632ns  (logic 0.337ns (53.298%)  route 0.295ns (46.702%))
  Logic Levels:           0  
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.503    -1.509    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.337    -1.172 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/Q
                         net (fo=2, routed)           0.295    -0.876    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit
    SLICE_X59Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.620     3.353    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.418ns (59.305%)  route 0.287ns (40.695%))
  Logic Levels:           0  
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    -1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.437    -1.575    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X54Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.418    -1.157 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.287    -0.870    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[8]
    SLICE_X56Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554     3.287    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X56Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.367ns (56.452%)  route 0.283ns (43.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.502    -1.510    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.367    -1.143 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=2, routed)           0.283    -0.860    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X60Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.618     3.351    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X60Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.069%)  route 0.278ns (39.931%))
  Logic Levels:           0  
  Clock Path Skew:        4.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.502    -1.510    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X64Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.418    -1.092 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/Q
                         net (fo=1, routed)           0.278    -0.814    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X62Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.618     3.351    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X62Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.760ns  (logic 0.367ns (48.297%)  route 0.393ns (51.703%))
  Logic Levels:           0  
  Clock Path Skew:        4.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.438    -1.574    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X51Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.393    -0.814    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[1]
    SLICE_X51Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554     3.287    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.769ns  (logic 0.367ns (47.744%)  route 0.402ns (52.256%))
  Logic Levels:           0  
  Clock Path Skew:        4.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.438    -1.574    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X51Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.402    -0.805    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[10]
    SLICE_X51Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554     3.287    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.796ns  (logic 0.367ns (46.122%)  route 0.429ns (53.878%))
  Logic Levels:           0  
  Clock Path Skew:        4.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    -1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.437    -1.575    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X48Y62         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.367    -1.208 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.429    -0.779    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[4]
    SLICE_X49Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.286    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.367ns (49.911%)  route 0.368ns (50.089%))
  Logic Levels:           0  
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    -1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.506    -1.506    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y59         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.139 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/Q
                         net (fo=1, routed)           0.368    -0.770    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[17]
    SLICE_X61Y60         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.623     3.356    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y60         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 0.152ns (4.204%)  route 3.464ns (95.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.887     2.887    blk_design/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X58Y46         LUT5 (Prop_lut5_I0_O)        0.152     3.039 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.577     3.616    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.452     2.910    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 0.152ns (4.204%)  route 3.464ns (95.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.887     2.887    blk_design/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X58Y46         LUT5 (Prop_lut5_I0_O)        0.152     3.039 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.577     3.616    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.452     2.910    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 0.152ns (4.204%)  route 3.464ns (95.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.887     2.887    blk_design/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X58Y46         LUT5 (Prop_lut5_I0_O)        0.152     3.039 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.577     3.616    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.452     2.910    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 0.152ns (4.204%)  route 3.464ns (95.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.887     2.887    blk_design/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X58Y46         LUT5 (Prop_lut5_I0_O)        0.152     3.039 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.577     3.616    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.452     2.910    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.563ns  (logic 0.124ns (3.480%)  route 3.439ns (96.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.887     2.887    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     3.011 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.552     3.563    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.519     2.977    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.563ns  (logic 0.124ns (3.480%)  route 3.439ns (96.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.887     2.887    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     3.011 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.552     3.563    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.519     2.977    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.563ns  (logic 0.124ns (3.480%)  route 3.439ns (96.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.887     2.887    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     3.011 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.552     3.563    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.519     2.977    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.563ns  (logic 0.124ns (3.480%)  route 3.439ns (96.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.887     2.887    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     3.011 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.552     3.563    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.519     2.977    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.563ns  (logic 0.124ns (3.480%)  route 3.439ns (96.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.887     2.887    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     3.011 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.552     3.563    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.519     2.977    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.563ns  (logic 0.124ns (3.480%)  route 3.439ns (96.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.887     2.887    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124     3.011 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.552     3.563    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.519     2.977    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.045ns (3.650%)  route 1.188ns (96.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.988     0.988    blk_design/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X56Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.033 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.199     1.233    blk_design/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X57Y46         FDCE                                         f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.837    18.233    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.045ns (3.650%)  route 1.188ns (96.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.988     0.988    blk_design/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X56Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.033 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.199     1.233    blk_design/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X57Y46         FDCE                                         f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.837    18.233    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.045ns (3.650%)  route 1.188ns (96.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.988     0.988    blk_design/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X56Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.033 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.199     1.233    blk_design/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X57Y46         FDCE                                         f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.837    18.233    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.045ns (3.650%)  route 1.188ns (96.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.988     0.988    blk_design/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X56Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.033 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.199     1.233    blk_design/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X57Y46         FDCE                                         f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.837    18.233    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X57Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.045ns (3.640%)  route 1.191ns (96.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.988     0.988    blk_design/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X56Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.033 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.203     1.236    blk_design/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X55Y46         FDCE                                         f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.837     1.566    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.045ns (3.640%)  route 1.191ns (96.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.988     0.988    blk_design/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X56Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.033 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.203     1.236    blk_design/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X55Y46         FDCE                                         f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.837     1.566    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.045ns (3.640%)  route 1.191ns (96.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.988     0.988    blk_design/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X56Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.033 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.203     1.236    blk_design/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X55Y46         FDCE                                         f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.837     1.566    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.045ns (3.640%)  route 1.191ns (96.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.988     0.988    blk_design/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X56Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.033 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.203     1.236    blk_design/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X55Y46         FDCE                                         f  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.837     1.566    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.045ns (3.143%)  route 1.387ns (96.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.274     1.274    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X58Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.319 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.112     1.432    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X60Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.864    18.260    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.045ns (3.013%)  route 1.449ns (96.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.274     1.274    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X58Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.319 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174     1.494    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865    18.261    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.957ns  (logic 0.828ns (13.900%)  route 5.129ns (86.100%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.372    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     3.828 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.844    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X61Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.968 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.804     5.772    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.896 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679     7.576    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.629     9.328    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.432     2.889    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.957ns  (logic 0.828ns (13.900%)  route 5.129ns (86.100%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.372    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     3.828 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.844    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X61Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.968 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.804     5.772    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.896 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679     7.576    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.629     9.328    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.432     2.889    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.943ns  (logic 0.828ns (13.932%)  route 5.115ns (86.068%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.372    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     3.828 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.844    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X61Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.968 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.804     5.772    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.896 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679     7.576    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.615     9.315    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435     2.892    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.943ns  (logic 0.828ns (13.932%)  route 5.115ns (86.068%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.372    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     3.828 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.844    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X61Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.968 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.804     5.772    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.896 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679     7.576    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.615     9.315    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435     2.892    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.943ns  (logic 0.828ns (13.932%)  route 5.115ns (86.068%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.372    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     3.828 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.844    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X61Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.968 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.804     5.772    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.896 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679     7.576    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.615     9.315    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435     2.892    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 0.828ns (14.332%)  route 4.949ns (85.668%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.372    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     3.828 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.844    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X61Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.968 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.804     5.772    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.896 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679     7.576    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.449     9.149    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X49Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.433     2.890    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.503ns  (logic 0.828ns (15.046%)  route 4.675ns (84.954%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.372    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     3.828 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.844    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X61Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.968 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.804     5.772    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.896 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679     7.576    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.175     8.875    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434     2.891    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.344ns  (logic 0.828ns (15.494%)  route 4.516ns (84.506%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.372    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     3.828 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.844    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X61Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.968 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.804     5.772    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.896 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679     7.576    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.016     8.716    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X52Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435     2.892    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.155ns  (logic 0.828ns (16.061%)  route 4.327ns (83.939%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.372    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     3.828 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.844    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X61Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.968 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.804     5.772    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.896 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.679     7.576    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.827     8.527    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X54Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435     2.892    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.684ns  (logic 0.823ns (17.570%)  route 3.861ns (82.430%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.638     3.372    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y45         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     3.828 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.017     4.844    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X61Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.968 f  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.804     5.772    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.896 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           1.278     7.175    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X63Y59         LUT5 (Prop_lut5_I4_O)        0.119     7.294 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.762     8.056    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X63Y65         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.503     2.960    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y65         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.205    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.141     1.346 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.122     1.468    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.837     1.566    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.205    blk_design/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y47         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.141     1.346 r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.122     1.468    blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.837     1.566    blk_design/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y46         FDCE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.820%)  route 0.132ns (47.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.197    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.148     1.345 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.132     1.477    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X50Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.556    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.089%)  route 0.128ns (43.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.197    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.164     1.361 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.128     1.489    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827     1.557    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.594     1.232    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.373 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.124     1.497    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.594    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.427%)  route 0.133ns (48.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.594     1.232    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.373 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.133     1.506    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.594    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.427%)  route 0.133ns (48.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.594     1.232    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.373 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.133     1.506    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.594    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.415%)  route 0.133ns (48.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.594     1.232    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.373 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.133     1.506    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.594    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y47         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.510%)  route 0.192ns (56.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.197    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.148     1.345 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.192     1.537    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X52Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827     1.557    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.714%)  route 0.205ns (59.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.197    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     1.338 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.205     1.543    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827     1.557    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out4_clk_wiz_1
  To Clock:  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.012ns  (logic 0.668ns (33.208%)  route 1.344ns (66.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.552    -0.977    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X50Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.459 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=6, routed)           0.687     0.228    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.150     0.378 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.656     1.035    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X52Y66         FDCE                                         f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435     2.892    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.960ns  (logic 0.642ns (32.761%)  route 1.318ns (67.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.552    -0.977    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X50Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.459 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.618     0.159    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X50Y67         LUT2 (Prop_lut2_I0_O)        0.124     0.283 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.700     0.983    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X50Y67         FDCE                                         f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434     2.891    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.206%)  route 0.624ns (57.794%))
  Logic Levels:           0  
  Clock Path Skew:        3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.619    -0.910    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.454 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.624     0.170    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X63Y65         FDCE                                         f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.503     2.960    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y65         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.206%)  route 0.624ns (57.794%))
  Logic Levels:           0  
  Clock Path Skew:        3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.619    -0.910    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.454 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.624     0.170    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X63Y65         FDCE                                         f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.503     2.960    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y65         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.847%)  route 0.634ns (58.153%))
  Logic Levels:           0  
  Clock Path Skew:        3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.551    -0.978    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X55Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.522 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.634     0.112    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X54Y66         FDCE                                         f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435     2.892    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.082ns  (logic 0.518ns (47.876%)  route 0.564ns (52.124%))
  Logic Levels:           0  
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.550    -0.979    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X52Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.461 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.564     0.103    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X49Y67         FDCE                                         f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.433     2.890    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.893ns  (logic 0.418ns (46.810%)  route 0.475ns (53.190%))
  Logic Levels:           0  
  Clock Path Skew:        4.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.240ns
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.434    -1.578    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X52Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.418    -1.160 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.475    -0.685    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X49Y67         FDCE                                         f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.549     3.240    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.899ns  (logic 0.367ns (40.837%)  route 0.532ns (59.163%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.435    -1.577    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X55Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.367    -1.210 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.532    -0.678    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X54Y66         FDCE                                         f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.551     3.242    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.889ns  (logic 0.367ns (41.263%)  route 0.522ns (58.737%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.503    -1.509    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.367    -1.142 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.522    -0.619    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X63Y65         FDCE                                         f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.619     3.310    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y65         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.889ns  (logic 0.367ns (41.263%)  route 0.522ns (58.737%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.503    -1.509    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.367    -1.142 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.522    -0.619    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X63Y65         FDCE                                         f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.619     3.310    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y65         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.410ns  (logic 0.467ns (33.113%)  route 0.943ns (66.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.434    -1.578    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X53Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.367    -1.211 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.352    -0.858    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.100    -0.758 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.591    -0.167    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X50Y67         FDCE                                         f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.550     3.241    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.594ns  (logic 0.489ns (30.686%)  route 1.105ns (69.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.435    -1.577    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.367    -1.210 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.546    -0.663    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X49Y65         LUT2 (Prop_lut2_I1_O)        0.122    -0.541 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.558     0.017    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X52Y66         FDCE                                         f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.551     3.242    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.999ns  (logic 2.415ns (48.306%)  route 2.584ns (51.694%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.560    -0.969    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X10Y17         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.659 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.811     1.470    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.107 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.100     3.208    u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.150     3.358 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.673     4.031    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X13Y19         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.439    -1.572    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X13Y19         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.531ns  (logic 2.389ns (52.722%)  route 2.142ns (47.278%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.557    -0.972    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X8Y19          SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.656 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.758     1.414    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.051 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.385     3.436    u_ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.560 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     3.560    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X13Y20         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.439    -1.572    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X13Y20         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.114ns  (logic 2.395ns (58.222%)  route 1.719ns (41.778%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.561    -0.968    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X12Y16         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     0.646 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.635     1.281    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.938 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.084     3.022    u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X13Y18         LUT2 (Prop_lut2_I1_O)        0.124     3.146 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     3.146    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X13Y18         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.440    -1.571    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X13Y18         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.731ns  (logic 1.778ns (47.655%)  route 1.953ns (52.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.556    -0.973    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X14Y20         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.655 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.565     1.221    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.150     1.371 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=13, routed)          1.387     2.758    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X10Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.439    -1.572    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X10Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.351ns  (logic 1.778ns (53.064%)  route 1.573ns (46.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.556    -0.973    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X14Y20         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.655 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.565     1.221    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.150     1.371 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=13, routed)          1.007     2.378    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X10Y18         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.441    -1.570    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X10Y18         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.351ns  (logic 1.778ns (53.064%)  route 1.573ns (46.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.556    -0.973    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X14Y20         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.655 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.565     1.221    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.150     1.371 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=13, routed)          1.007     2.378    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X10Y18         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.441    -1.570    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X10Y18         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.351ns  (logic 1.778ns (53.064%)  route 1.573ns (46.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.556    -0.973    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X14Y20         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.655 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.565     1.221    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.150     1.371 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=13, routed)          1.007     2.378    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X10Y18         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.441    -1.570    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X10Y18         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.351ns  (logic 1.778ns (53.064%)  route 1.573ns (46.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.556    -0.973    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X14Y20         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.655 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.565     1.221    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.150     1.371 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=13, routed)          1.007     2.378    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X10Y18         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.441    -1.570    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X10Y18         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 1.778ns (53.690%)  route 1.534ns (46.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.556    -0.973    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X14Y20         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.655 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.565     1.221    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.150     1.371 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=13, routed)          0.968     2.339    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X10Y19         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.440    -1.571    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X10Y19         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 1.778ns (53.690%)  route 1.534ns (46.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.556    -0.973    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X14Y20         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.655 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.565     1.221    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.150     1.371 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=13, routed)          0.968     2.339    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X10Y19         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.440    -1.571    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X10Y19         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.543ns  (logic 0.418ns (76.965%)  route 0.125ns (23.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.438    -1.573    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X14Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.418    -1.155 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/Q
                         net (fo=1, routed)           0.125    -1.030    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[11]
    SLICE_X15Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.555    -0.974    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X15Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.547ns  (logic 0.385ns (70.385%)  route 0.162ns (29.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.438    -1.573    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X14Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.385    -1.188 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
                         net (fo=1, routed)           0.162    -1.026    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[9]
    SLICE_X15Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.555    -0.974    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X15Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.593ns  (logic 0.337ns (56.862%)  route 0.256ns (43.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.436    -1.575    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X15Y27         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.337    -1.238 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=2, routed)           0.256    -0.982    u_ila_0/inst/ila_core_inst/debug_data_in[1]
    SLICE_X15Y28         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.555    -0.974    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X15Y28         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.627ns  (logic 0.367ns (58.575%)  route 0.260ns (41.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.436    -1.575    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X15Y27         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.208 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/Q
                         net (fo=2, routed)           0.260    -0.948    u_ila_0/inst/ila_core_inst/debug_data_in[11]
    SLICE_X15Y29         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.556    -0.973    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X15Y29         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[11]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.367ns (57.076%)  route 0.276ns (42.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.440    -1.571    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X15Y18         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.204 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/Q
                         net (fo=1, routed)           0.276    -0.928    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[1]
    SLICE_X15Y19         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.557    -0.972    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X15Y19         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.440    -1.571    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X15Y18         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.204 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/Q
                         net (fo=1, routed)           0.277    -0.927    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[3]
    SLICE_X15Y19         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.557    -0.972    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X15Y19         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.418ns (63.030%)  route 0.245ns (36.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.438    -1.573    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X14Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.418    -1.155 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/Q
                         net (fo=1, routed)           0.245    -0.910    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[10]
    SLICE_X15Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.555    -0.974    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X15Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.367ns (55.148%)  route 0.298ns (44.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.443    -1.568    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X15Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.367    -1.201 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.298    -0.902    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X15Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.561    -0.968    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X15Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.056%)  route 0.336ns (49.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.436    -1.575    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X28Y30         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.337    -1.238 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.336    -0.902    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X28Y30         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.554    -0.975    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X28Y30         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.674ns  (logic 0.418ns (62.014%)  route 0.256ns (37.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.444    -1.567    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X10Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.418    -1.149 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/Q
                         net (fo=2, routed)           0.256    -0.893    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[2]
    SLICE_X11Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.561    -0.968    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X11Y16         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_wiz_1

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.145ns  (logic 1.343ns (62.608%)  route 0.802ns (37.392%))
  Logic Levels:           0  
  Clock Path Skew:        -4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.559     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y33         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.802     5.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X47Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.440    -1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.137ns  (logic 1.344ns (62.895%)  route 0.793ns (37.105%))
  Logic Levels:           0  
  Clock Path Skew:        -4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.559     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y33         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.727 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.793     5.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X47Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.438    -1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.101ns  (logic 1.317ns (62.675%)  route 0.784ns (37.325%))
  Logic Levels:           0  
  Clock Path Skew:        -4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.559     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y33         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.700 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.784     5.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X47Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.438    -1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.093ns  (logic 1.309ns (62.548%)  route 0.784ns (37.452%))
  Logic Levels:           0  
  Clock Path Skew:        -4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.559     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y33         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.784     5.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X47Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.438    -1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.058ns  (logic 1.344ns (65.310%)  route 0.714ns (34.690%))
  Logic Levels:           0  
  Clock Path Skew:        -4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560     3.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y34         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.714     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X48Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.441    -1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X48Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.051ns  (logic 1.343ns (65.494%)  route 0.708ns (34.506%))
  Logic Levels:           0  
  Clock Path Skew:        -4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560     3.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y34         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.727 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.708     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X48Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.441    -1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X48Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.017ns  (logic 1.309ns (64.903%)  route 0.708ns (35.097%))
  Logic Levels:           0  
  Clock Path Skew:        -4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560     3.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y34         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.708     5.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X48Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.441    -1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X48Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.960ns  (logic 1.343ns (68.519%)  route 0.617ns (31.481%))
  Logic Levels:           0  
  Clock Path Skew:        -4.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y32         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.617     5.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X47Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.440    -1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.933ns  (logic 1.344ns (69.512%)  route 0.589ns (30.488%))
  Logic Levels:           0  
  Clock Path Skew:        -4.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y32         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.589     5.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X47Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.440    -1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.921ns  (logic 1.314ns (68.419%)  route 0.607ns (31.581%))
  Logic Levels:           0  
  Clock Path Skew:        -4.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y32         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.607     5.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X47Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.440    -1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        -2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X38Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.148     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.059     1.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X39Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.822    -0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X39Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.771%)  route 0.074ns (33.229%))
  Logic Levels:           0  
  Clock Path Skew:        -2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X38Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.148     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.074     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
    SLICE_X39Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.821    -0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X39Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.672%)  route 0.074ns (33.328%))
  Logic Levels:           0  
  Clock Path Skew:        -2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X38Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.148     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.074     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[12]
    SLICE_X39Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.821    -0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X39Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.246%)  route 0.063ns (27.754%))
  Logic Levels:           0  
  Clock Path Skew:        -2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X38Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.063     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X39Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.822    -0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X39Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.339%)  route 0.119ns (44.661%))
  Logic Levels:           0  
  Clock Path Skew:        -2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.148     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.119     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X32Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.827    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X32Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.197%)  route 0.120ns (44.803%))
  Logic Levels:           0  
  Clock Path Skew:        -2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.148     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.120     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
    SLICE_X32Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.827    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X32Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.186%)  route 0.120ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        -2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.148     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.120     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[0]
    SLICE_X32Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.827    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X32Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.837%)  route 0.122ns (45.163%))
  Logic Levels:           0  
  Clock Path Skew:        -2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.148     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/Q
                         net (fo=2, routed)           0.122     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[22]
    SLICE_X32Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.825    -0.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X32Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.767%)  route 0.115ns (41.233%))
  Logic Levels:           0  
  Clock Path Skew:        -2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X38Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.115     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X39Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.822    -0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X39Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.606%)  route 0.111ns (40.394%))
  Logic Levels:           0  
  Clock Path Skew:        -2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
                         net (fo=2, routed)           0.111     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
    SLICE_X33Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.827    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X33Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_clk_wiz_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.494ns (31.894%)  route 3.190ns (68.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.190     4.683    blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X38Y42         FDRE                                         r  blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.444    -1.567    blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y42         FDRE                                         r  blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            blk_design/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.999ns  (logic 1.316ns (43.897%)  route 1.683ns (56.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          1.683     2.999    blk_design/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y34         FDRE                                         r  blk_design/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.513    -1.498    blk_design/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y34         FDRE                                         r  blk_design/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            blk_design/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.394ns (36.070%)  route 0.698ns (63.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          0.698     1.091    blk_design/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y34         FDRE                                         r  blk_design/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.860    -0.847    blk_design/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y34         FDRE                                         r  blk_design/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.659ns  (logic 0.261ns (15.754%)  route 1.398ns (84.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.398     1.659    blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X38Y42         FDRE                                         r  blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.831    -0.876    blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y42         FDRE                                         r  blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out4_clk_wiz_1

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 3.223ns (61.517%)  route 2.016ns (38.483%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.557     3.290    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y59         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.907 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.589     5.496    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.841     6.337 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.337    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.454 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.454    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.735 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.701     7.436    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.367     7.803 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3__6/O
                         net (fo=3, routed)           0.726     8.529    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_2
    SLICE_X51Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.435    -1.577    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X51Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.093ns  (logic 3.347ns (65.717%)  route 1.746ns (34.283%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.557     3.290    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y59         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.907 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.589     5.496    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.841     6.337 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.337    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.454 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.454    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.735 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.701     7.436    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.367     7.803 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3__6/O
                         net (fo=3, routed)           0.456     8.259    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_0
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.124     8.383 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__38/O
                         net (fo=1, routed)           0.000     8.383    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X53Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.435    -1.577    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X53Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.866ns  (logic 3.223ns (66.241%)  route 1.643ns (33.758%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.557     3.290    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y59         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.907 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.589     5.496    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.841     6.337 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.337    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.454 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.454    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.735 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.701     7.436    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.367     7.803 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3__6/O
                         net (fo=3, routed)           0.353     8.156    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X49Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.436    -1.576    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X49Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 2.856ns (82.912%)  route 0.589ns (17.088%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.557     3.290    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y59         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.907 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.589     5.496    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.841     6.337 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.337    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.454 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.454    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.735 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.735    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X50Y61         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.439    -1.573    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X50Y61         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.672ns  (logic 0.664ns (24.854%)  route 2.008ns (75.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.544     3.277    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.518     3.795 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           1.084     4.879    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X46Y68         LUT5 (Prop_lut5_I1_O)        0.146     5.025 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.923     5.949    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Y[0]
    SLICE_X46Y58         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.437    -1.575    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Clk
    SLICE_X46Y58         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.619ns  (logic 0.670ns (25.581%)  route 1.949ns (74.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.544     3.277    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.518     3.795 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           1.170     4.966    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.152     5.118 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.779     5.896    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Y[0]
    SLICE_X46Y63         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.433    -1.579    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Clk
    SLICE_X46Y63         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.470ns  (logic 0.715ns (28.943%)  route 1.755ns (71.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.547     3.280    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.419     3.699 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.971     4.670    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.296     4.966 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.784     5.751    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Y[0]
    SLICE_X46Y65         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.432    -1.580    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Clk
    SLICE_X46Y65         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.438ns  (logic 0.608ns (24.943%)  route 1.830ns (75.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.548     3.281    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456     3.737 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           1.258     4.995    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X47Y63         LUT5 (Prop_lut5_I1_O)        0.152     5.147 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.572     5.719    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Y[0]
    SLICE_X46Y63         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.433    -1.579    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Clk
    SLICE_X46Y63         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.371ns  (logic 0.608ns (25.648%)  route 1.763ns (74.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.544     3.277    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     3.733 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/Q
                         net (fo=2, routed)           0.656     4.389    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X45Y68         LUT5 (Prop_lut5_I1_O)        0.152     4.541 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           1.106     5.648    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Y[0]
    SLICE_X46Y58         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.437    -1.575    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Clk
    SLICE_X46Y58         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.362ns  (logic 0.580ns (24.560%)  route 1.782ns (75.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.637     1.637    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.733 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.550     3.283    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.456     3.739 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           1.019     4.758    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124     4.882 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.762     5.645    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Y[0]
    SLICE_X46Y63         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.433    -1.579    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Clk
    SLICE_X46Y63         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.761%)  route 0.130ns (44.239%))
  Logic Levels:           0  
  Clock Path Skew:        -2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.196    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X54Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164     1.360 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.130     1.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X53Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.826    -0.880    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X53Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.019%)  route 0.262ns (64.981%))
  Logic Levels:           0  
  Clock Path Skew:        -2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.588     1.226    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.367 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.262     1.628    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X59Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.856    -0.850    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.124%)  route 0.344ns (64.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.198    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X53Y63         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.339 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.244     1.583    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.628 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.099     1.727    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Y[0]
    SLICE_X52Y64         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.829    -0.877    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Clk
    SLICE_X52Y64         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.474%)  route 0.354ns (65.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.194    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/Q
                         net (fo=2, routed)           0.196     1.531    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.576 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.157     1.733    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Y[0]
    SLICE_X46Y65         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.826    -0.881    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Clk
    SLICE_X46Y65         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.152%)  route 0.359ns (65.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.194    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.249     1.584    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X47Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.629 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.109     1.738    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Y[0]
    SLICE_X46Y65         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.826    -0.881    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Clk
    SLICE_X46Y65         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.164ns (29.995%)  route 0.383ns (70.005%))
  Logic Levels:           0  
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.589     1.227    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X64Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.391 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.383     1.774    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X64Y66         FDCE                                         f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.856    -0.850    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X64Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.541%)  route 0.423ns (69.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.197    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     1.338 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           0.259     1.597    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X48Y64         LUT6 (Prop_lut6_I3_O)        0.045     1.642 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.164     1.806    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Y[0]
    SLICE_X52Y64         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.829    -0.877    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Clk
    SLICE_X52Y64         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.184ns (29.531%)  route 0.439ns (70.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.555     1.193    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.264     1.598    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.043     1.641 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.175     1.816    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Y[0]
    SLICE_X46Y66         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.825    -0.882    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Clk
    SLICE_X46Y66         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.209ns (33.166%)  route 0.421ns (66.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.555     1.193    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164     1.357 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.195     1.552    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.597 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.226     1.823    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Y[0]
    SLICE_X46Y64         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.826    -0.880    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Clk
    SLICE_X46Y64         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.208ns (32.161%)  route 0.439ns (67.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.612     0.612    blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.638 r  blk_design/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.194    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X42Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164     1.358 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/Q
                         net (fo=2, routed)           0.323     1.681    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X47Y65         LUT5 (Prop_lut5_I1_O)        0.044     1.725 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.116     1.841    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Y[0]
    SLICE_X46Y66         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.825    -0.882    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Clk
    SLICE_X46Y66         SRL16E                                       r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out4_clk_wiz_1

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 1.816ns (45.857%)  route 2.144ns (54.143%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.551     3.242    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.717     4.415    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.010 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.010    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.127 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.127    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.408 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.701     6.109    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.367     6.476 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3__6/O
                         net (fo=3, routed)           0.726     7.203    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_2
    SLICE_X51Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.435    -1.577    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X51Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.814ns  (logic 1.940ns (50.866%)  route 1.874ns (49.134%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.551     3.242    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.717     4.415    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.010 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.010    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.127 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.127    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.408 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.701     6.109    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.367     6.476 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3__6/O
                         net (fo=3, routed)           0.456     6.932    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_0
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.124     7.056 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__38/O
                         net (fo=1, routed)           0.000     7.056    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X53Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.435    -1.577    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X53Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.586ns  (logic 1.816ns (50.635%)  route 1.770ns (49.365%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.551     3.242    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.717     4.415    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.010 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.010    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.127 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.127    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.408 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.701     6.109    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.367     6.476 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3__6/O
                         net (fo=3, routed)           0.353     6.829    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X49Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.436    -1.576    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X49Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.028ns  (logic 0.828ns (27.348%)  route 2.200ns (72.652%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.551     3.242    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.433     4.131    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I2_O)        0.124     4.255 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_3/O
                         net (fo=1, routed)           0.523     4.778    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg_1
    SLICE_X47Y63         LUT6 (Prop_lut6_I2_O)        0.124     4.902 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           1.244     6.146    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1_7
    SLICE_X59Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.270 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     6.270    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X59Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.502    -1.510    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.385ns  (logic 0.580ns (24.318%)  route 1.805ns (75.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.551     3.242    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     3.698 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.968     4.666    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X53Y65         LUT5 (Prop_lut5_I2_O)        0.124     4.790 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__160/O
                         net (fo=1, routed)           0.837     5.627    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__160_n_0
    SLICE_X49Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.436    -1.576    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X49Y64         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.166ns  (logic 1.449ns (66.912%)  route 0.717ns (33.088%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.551     3.242    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.717     4.415    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.010 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.010    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.127 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.127    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.408 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.408    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X50Y61         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.439    -1.573    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X50Y61         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.009ns  (logic 0.609ns (30.319%)  route 1.400ns (69.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.551     3.242    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     3.698 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.740     4.438    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X53Y65         LUT4 (Prop_lut4_I2_O)        0.153     4.591 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__161/O
                         net (fo=1, routed)           0.660     5.251    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__161_n_0
    SLICE_X53Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.435    -1.577    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X53Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.792ns  (logic 0.580ns (32.373%)  route 1.212ns (67.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.551     3.242    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     3.698 f  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.740     4.438    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_4
    SLICE_X53Y65         LUT5 (Prop_lut5_I2_O)        0.124     4.562 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__159/O
                         net (fo=1, routed)           0.472     5.034    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__159_n_0
    SLICE_X51Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.435    -1.577    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X51Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.556ns  (logic 0.580ns (37.278%)  route 0.976ns (62.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.638     3.330    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.456     3.786 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.976     4.762    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X61Y44         LUT2 (Prop_lut2_I1_O)        0.124     4.886 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     4.886    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X61Y44         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.518    -1.493    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X61Y44         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.449ns  (logic 0.642ns (44.301%)  route 0.807ns (55.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.548     3.239    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518     3.757 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.807     4.565    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X51Y67         LUT5 (Prop_lut5_I1_O)        0.124     4.689 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.689    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.434    -1.578    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X51Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        -2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.186    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.051     1.378    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X49Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.827    -0.879    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X49Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        -2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.185    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.164     1.349 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.105     1.454    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X55Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.827    -0.879    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X55Y66         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.378%)  route 0.163ns (53.622%))
  Logic Levels:           0  
  Clock Path Skew:        -2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.558     1.184    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X49Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDCE (Prop_fdce_C_Q)         0.141     1.325 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.163     1.488    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X51Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.826    -0.880    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X51Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.313%)  route 0.106ns (33.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.557     1.183    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.164     1.347 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.106     1.453    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X51Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.498 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.498    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.826    -0.880    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X51Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.287%)  route 0.162ns (49.713%))
  Logic Levels:           0  
  Clock Path Skew:        -2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.185    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y66         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDCE (Prop_fdce_C_Q)         0.164     1.349 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.162     1.511    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X49Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.827    -0.879    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X49Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.409%)  route 0.170ns (54.591%))
  Logic Levels:           0  
  Clock Path Skew:        -2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.215    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y65         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.141     1.356 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.170     1.526    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X61Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.855    -0.851    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X61Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.664%)  route 0.203ns (55.336%))
  Logic Levels:           0  
  Clock Path Skew:        -2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.558     1.184    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y67         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDCE (Prop_fdce_C_Q)         0.164     1.348 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.203     1.551    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X53Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.826    -0.880    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X53Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.160%)  route 0.202ns (58.840%))
  Logic Levels:           0  
  Clock Path Skew:        -2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.215    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y65         FDCE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.141     1.356 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.202     1.558    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X62Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.857    -0.849    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X62Y65         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.077%)  route 0.276ns (56.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.557     1.183    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y68         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.164     1.347 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.276     1.623    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X51Y67         LUT5 (Prop_lut5_I1_O)        0.045     1.668 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.668    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.826    -0.880    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X51Y67         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.774%)  route 0.349ns (65.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  blk_design/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.221    blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y46         FDRE                                         r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.141     1.362 r  blk_design/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.349     1.711    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X61Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.756 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.756    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X61Y44         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.864    -0.843    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X61Y44         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out4_clk_wiz_1

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 target/maxInd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.954ns  (logic 2.250ns (25.129%)  route 6.704ns (74.871%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.555    -0.974    target/clk_out2
    SLICE_X42Y18         FDRE                                         r  target/maxInd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  target/maxInd_reg[8]/Q
                         net (fo=9, routed)           1.479     1.023    target/maxInd[8]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.147 r  target/blk_design_i_31/O
                         net (fo=2, routed)           0.817     1.964    target/blk_design_i_31_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.088 r  target/blk_design_i_21/O
                         net (fo=9, routed)           0.856     2.945    target/blk_design_i_21_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.150     3.095 r  target/blk_design_i_14/O
                         net (fo=5, routed)           0.449     3.544    target/blk_design_i_14_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     3.870 r  target/blk_design_i_10/O
                         net (fo=14, routed)          1.167     5.037    target/gpio_rtl_0_tri_i[0]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.124     5.161 r  target/blk_design_i_24/O
                         net (fo=1, routed)           0.000     5.161    target/blk_design_i_24_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.711 r  target/blk_design_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.711    target/blk_design_i_9_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.045 r  target/blk_design_i_8/O[1]
                         net (fo=6, routed)           1.935     7.980    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X29Y49         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.448    -1.563    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y49         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.884ns  (logic 2.138ns (24.066%)  route 6.746ns (75.934%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.555    -0.974    target/clk_out2
    SLICE_X42Y18         FDRE                                         r  target/maxInd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  target/maxInd_reg[8]/Q
                         net (fo=9, routed)           1.479     1.023    target/maxInd[8]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.147 r  target/blk_design_i_31/O
                         net (fo=2, routed)           0.817     1.964    target/blk_design_i_31_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.088 r  target/blk_design_i_21/O
                         net (fo=9, routed)           0.856     2.945    target/blk_design_i_21_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.150     3.095 r  target/blk_design_i_14/O
                         net (fo=5, routed)           0.449     3.544    target/blk_design_i_14_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     3.870 r  target/blk_design_i_10/O
                         net (fo=14, routed)          1.167     5.037    target/gpio_rtl_0_tri_i[0]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.124     5.161 r  target/blk_design_i_24/O
                         net (fo=1, routed)           0.000     5.161    target/blk_design_i_24_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.711 r  target/blk_design_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.711    target/blk_design_i_9_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.933 r  target/blk_design_i_8/O[0]
                         net (fo=6, routed)           1.978     7.910    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X29Y48         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.448    -1.563    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y48         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 2.006ns (23.847%)  route 6.406ns (76.153%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.555    -0.974    target/clk_out2
    SLICE_X42Y18         FDRE                                         r  target/maxInd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  target/maxInd_reg[8]/Q
                         net (fo=9, routed)           1.479     1.023    target/maxInd[8]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.147 r  target/blk_design_i_31/O
                         net (fo=2, routed)           0.817     1.964    target/blk_design_i_31_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.088 r  target/blk_design_i_21/O
                         net (fo=9, routed)           0.856     2.945    target/blk_design_i_21_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.150     3.095 r  target/blk_design_i_14/O
                         net (fo=5, routed)           0.449     3.544    target/blk_design_i_14_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     3.870 r  target/blk_design_i_10/O
                         net (fo=14, routed)          1.167     5.037    target/gpio_rtl_0_tri_i[0]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.124     5.161 r  target/blk_design_i_24/O
                         net (fo=1, routed)           0.000     5.161    target/blk_design_i_24_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.801 r  target/blk_design_i_9/O[3]
                         net (fo=6, routed)           1.637     7.438    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X30Y40         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.443    -1.568    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y40         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.333ns  (logic 1.946ns (23.354%)  route 6.387ns (76.646%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.555    -0.974    target/clk_out2
    SLICE_X42Y18         FDRE                                         r  target/maxInd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  target/maxInd_reg[8]/Q
                         net (fo=9, routed)           1.479     1.023    target/maxInd[8]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.147 r  target/blk_design_i_31/O
                         net (fo=2, routed)           0.817     1.964    target/blk_design_i_31_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.088 r  target/blk_design_i_21/O
                         net (fo=9, routed)           0.856     2.945    target/blk_design_i_21_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.150     3.095 r  target/blk_design_i_14/O
                         net (fo=5, routed)           0.449     3.544    target/blk_design_i_14_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     3.870 r  target/blk_design_i_10/O
                         net (fo=14, routed)          1.167     5.037    target/gpio_rtl_0_tri_i[0]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.124     5.161 r  target/blk_design_i_24/O
                         net (fo=1, routed)           0.000     5.161    target/blk_design_i_24_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.741 r  target/blk_design_i_9/O[2]
                         net (fo=6, routed)           1.618     7.359    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X33Y42         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.444    -1.567    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y42         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.330ns  (logic 1.490ns (17.888%)  route 6.840ns (82.112%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.555    -0.974    target/clk_out2
    SLICE_X42Y18         FDRE                                         r  target/maxInd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  target/maxInd_reg[8]/Q
                         net (fo=9, routed)           1.479     1.023    target/maxInd[8]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.147 r  target/blk_design_i_31/O
                         net (fo=2, routed)           0.817     1.964    target/blk_design_i_31_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.088 r  target/blk_design_i_21/O
                         net (fo=9, routed)           0.856     2.945    target/blk_design_i_21_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.150     3.095 r  target/blk_design_i_14/O
                         net (fo=5, routed)           0.449     3.544    target/blk_design_i_14_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     3.870 r  target/blk_design_i_10/O
                         net (fo=14, routed)          0.652     4.522    target/gpio_rtl_0_tri_i[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.646 r  target/blk_design_i_15/O
                         net (fo=2, routed)           1.113     5.758    target/B[0]
    SLICE_X40Y20         LUT2 (Prop_lut2_I0_O)        0.124     5.882 r  target/blk_design_i_5/O
                         net (fo=5, routed)           1.474     7.356    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X34Y41         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.443    -1.568    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y41         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.135ns  (logic 1.366ns (16.791%)  route 6.769ns (83.209%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.555    -0.974    target/clk_out2
    SLICE_X42Y18         FDRE                                         r  target/maxInd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  target/maxInd_reg[8]/Q
                         net (fo=9, routed)           1.479     1.023    target/maxInd[8]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.147 r  target/blk_design_i_31/O
                         net (fo=2, routed)           0.817     1.964    target/blk_design_i_31_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.088 r  target/blk_design_i_21/O
                         net (fo=9, routed)           0.856     2.945    target/blk_design_i_21_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.150     3.095 r  target/blk_design_i_14/O
                         net (fo=5, routed)           0.449     3.544    target/blk_design_i_14_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     3.870 r  target/blk_design_i_10/O
                         net (fo=14, routed)          1.056     4.926    target/gpio_rtl_0_tri_i[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.050 r  target/blk_design_i_3/O
                         net (fo=6, routed)           2.112     7.162    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X32Y49         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.446    -1.565    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.936ns  (logic 1.394ns (17.565%)  route 6.542ns (82.435%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.555    -0.974    target/clk_out2
    SLICE_X42Y18         FDRE                                         r  target/maxInd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  target/maxInd_reg[8]/Q
                         net (fo=9, routed)           1.479     1.023    target/maxInd[8]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.147 r  target/blk_design_i_31/O
                         net (fo=2, routed)           0.817     1.964    target/blk_design_i_31_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.088 r  target/blk_design_i_21/O
                         net (fo=9, routed)           0.856     2.945    target/blk_design_i_21_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.150     3.095 r  target/blk_design_i_14/O
                         net (fo=5, routed)           0.449     3.544    target/blk_design_i_14_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     3.870 r  target/blk_design_i_10/O
                         net (fo=14, routed)          0.850     4.720    target/gpio_rtl_0_tri_i[0]
    SLICE_X39Y19         LUT2 (Prop_lut2_I1_O)        0.152     4.872 r  target/blk_design_i_7/O
                         net (fo=7, routed)           2.090     6.963    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X34Y45         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.444    -1.567    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y45         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.925ns  (logic 1.366ns (17.236%)  route 6.559ns (82.764%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.555    -0.974    target/clk_out2
    SLICE_X42Y18         FDRE                                         r  target/maxInd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  target/maxInd_reg[8]/Q
                         net (fo=9, routed)           1.479     1.023    target/maxInd[8]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.147 r  target/blk_design_i_31/O
                         net (fo=2, routed)           0.817     1.964    target/blk_design_i_31_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.088 r  target/blk_design_i_21/O
                         net (fo=9, routed)           0.856     2.945    target/blk_design_i_21_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.150     3.095 r  target/blk_design_i_14/O
                         net (fo=5, routed)           0.449     3.544    target/blk_design_i_14_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     3.870 r  target/blk_design_i_10/O
                         net (fo=14, routed)          1.051     4.921    target/gpio_rtl_0_tri_i[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I3_O)        0.124     5.045 r  target/blk_design_i_4/O
                         net (fo=6, routed)           1.907     6.952    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X35Y41         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.443    -1.568    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y41         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.878ns  (logic 1.366ns (17.340%)  route 6.512ns (82.660%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.555    -0.974    target/clk_out2
    SLICE_X42Y18         FDRE                                         r  target/maxInd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  target/maxInd_reg[8]/Q
                         net (fo=9, routed)           1.479     1.023    target/maxInd[8]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.147 r  target/blk_design_i_31/O
                         net (fo=2, routed)           0.817     1.964    target/blk_design_i_31_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.088 r  target/blk_design_i_21/O
                         net (fo=9, routed)           0.856     2.945    target/blk_design_i_21_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.150     3.095 r  target/blk_design_i_14/O
                         net (fo=5, routed)           0.449     3.544    target/blk_design_i_14_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     3.870 r  target/blk_design_i_10/O
                         net (fo=14, routed)          1.277     5.147    target/gpio_rtl_0_tri_i[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  target/blk_design_i_1/O
                         net (fo=6, routed)           1.633     6.904    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X29Y47         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.448    -1.563    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y47         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.845ns  (logic 1.593ns (20.307%)  route 6.252ns (79.693%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.555    -0.974    target/clk_out2
    SLICE_X42Y18         FDRE                                         r  target/maxInd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  target/maxInd_reg[8]/Q
                         net (fo=9, routed)           1.479     1.023    target/maxInd[8]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.147 r  target/blk_design_i_31/O
                         net (fo=2, routed)           0.817     1.964    target/blk_design_i_31_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.088 r  target/blk_design_i_21/O
                         net (fo=9, routed)           0.856     2.945    target/blk_design_i_21_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.150     3.095 r  target/blk_design_i_14/O
                         net (fo=5, routed)           0.449     3.544    target/blk_design_i_14_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.326     3.870 r  target/blk_design_i_10/O
                         net (fo=14, routed)          1.167     5.037    target/gpio_rtl_0_tri_i[0]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.124     5.161 r  target/blk_design_i_24/O
                         net (fo=1, routed)           0.000     5.161    target/blk_design_i_24_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.388 r  target/blk_design_i_9/O[1]
                         net (fo=6, routed)           1.483     6.871    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X29Y41         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.446    -1.565    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y41         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 target/maxInd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.256ns (24.224%)  route 0.801ns (75.776%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.557    -0.642    target/clk_out2
    SLICE_X41Y17         FDRE                                         r  target/maxInd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  target/maxInd_reg[1]/Q
                         net (fo=12, routed)          0.239    -0.262    target/maxInd[1]
    SLICE_X39Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  target/blk_design_i_25/O
                         net (fo=1, routed)           0.000    -0.217    target/blk_design_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.147 r  target/blk_design_i_9/O[0]
                         net (fo=6, routed)           0.562     0.415    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X31Y40         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.831    -0.876    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y40         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.186ns (16.584%)  route 0.936ns (83.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.557    -0.642    target/clk_out2
    SLICE_X41Y17         FDRE                                         r  target/maxInd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  target/maxInd_reg[0]/Q
                         net (fo=8, routed)           0.264    -0.238    target/maxInd[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.193 r  target/blk_design_i_2/O
                         net (fo=6, routed)           0.672     0.479    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X33Y41         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.831    -0.876    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y41         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.186ns (16.359%)  route 0.951ns (83.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.557    -0.642    target/clk_out2
    SLICE_X41Y17         FDRE                                         r  target/maxInd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  target/maxInd_reg[0]/Q
                         net (fo=8, routed)           0.265    -0.237    target/maxInd[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.192 r  target/blk_design_i_1/O
                         net (fo=6, routed)           0.686     0.495    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X29Y47         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.834    -0.873    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y47         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.989%)  route 0.977ns (84.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.557    -0.642    target/clk_out2
    SLICE_X41Y17         FDRE                                         r  target/maxInd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  target/maxInd_reg[0]/Q
                         net (fo=8, routed)           0.351    -0.150    target/maxInd[0]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.105 r  target/blk_design_i_10/O
                         net (fo=14, routed)          0.626     0.521    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X32Y42         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.831    -0.876    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y42         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.292ns (24.573%)  route 0.896ns (75.427%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.557    -0.642    target/clk_out2
    SLICE_X41Y17         FDRE                                         r  target/maxInd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  target/maxInd_reg[1]/Q
                         net (fo=12, routed)          0.239    -0.262    target/maxInd[1]
    SLICE_X39Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  target/blk_design_i_25/O
                         net (fo=1, routed)           0.000    -0.217    target/blk_design_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.111 r  target/blk_design_i_9/O[1]
                         net (fo=6, routed)           0.657     0.546    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X29Y41         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.832    -0.875    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y41         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.249ns (20.897%)  route 0.943ns (79.103%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.557    -0.642    target/clk_out2
    SLICE_X41Y17         FDRE                                         r  target/maxInd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  target/maxInd_reg[7]/Q
                         net (fo=9, routed)           0.235    -0.266    target/maxInd[7]
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  target/blk_design_i_22/O
                         net (fo=1, routed)           0.000    -0.221    target/blk_design_i_22_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.158 r  target/blk_design_i_9/O[3]
                         net (fo=6, routed)           0.707     0.549    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X30Y40         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.831    -0.876    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y40         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.186ns (15.277%)  route 1.032ns (84.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.557    -0.642    target/clk_out2
    SLICE_X41Y17         FDRE                                         r  target/maxInd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  target/maxInd_reg[0]/Q
                         net (fo=8, routed)           0.352    -0.150    target/maxInd[0]
    SLICE_X39Y19         LUT4 (Prop_lut4_I1_O)        0.045    -0.105 r  target/blk_design_i_6/O
                         net (fo=6, routed)           0.680     0.575    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X35Y53         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.828    -0.878    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y53         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.251ns (20.126%)  route 0.996ns (79.874%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.557    -0.642    target/clk_out2
    SLICE_X41Y17         FDRE                                         r  target/maxInd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  target/maxInd_reg[7]/Q
                         net (fo=9, routed)           0.160    -0.341    target/maxInd[7]
    SLICE_X39Y18         LUT5 (Prop_lut5_I2_O)        0.045    -0.296 r  target/blk_design_i_17/O
                         net (fo=1, routed)           0.000    -0.296    target/blk_design_i_17_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.231 r  target/blk_design_i_8/O[1]
                         net (fo=6, routed)           0.836     0.605    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X29Y49         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.834    -0.873    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y49         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.256ns (20.070%)  route 1.020ns (79.930%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.557    -0.642    target/clk_out2
    SLICE_X41Y17         FDRE                                         r  target/maxInd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  target/maxInd_reg[7]/Q
                         net (fo=9, routed)           0.161    -0.340    target/maxInd[7]
    SLICE_X39Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.295 r  target/blk_design_i_18/O
                         net (fo=1, routed)           0.000    -0.295    target/blk_design_i_18_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.225 r  target/blk_design_i_8/O[0]
                         net (fo=6, routed)           0.859     0.633    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X29Y48         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.834    -0.873    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y48         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 target/maxInd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.332ns (25.550%)  route 0.967ns (74.450%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.557    -0.642    target/clk_out2
    SLICE_X41Y17         FDRE                                         r  target/maxInd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  target/maxInd_reg[1]/Q
                         net (fo=12, routed)          0.239    -0.262    target/maxInd[1]
    SLICE_X39Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  target/blk_design_i_25/O
                         net (fo=1, routed)           0.000    -0.217    target/blk_design_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146    -0.071 r  target/blk_design_i_9/O[2]
                         net (fo=6, routed)           0.728     0.657    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X33Y42         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.831    -0.876    blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y42         FDRE                                         r  blk_design/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out4_clk_wiz_1
  To Clock:  clk_out4_clk_wiz_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.351ns  (logic 0.580ns (42.935%)  route 0.771ns (57.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.635    -0.894    blk_design/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X61Y39         FDRE                                         r  blk_design/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  blk_design/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.771     0.333    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X61Y44         LUT2 (Prop_lut2_I0_O)        0.124     0.457 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.457    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X61Y44         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.518    -1.493    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X61Y44         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.105ns  (logic 0.467ns (42.267%)  route 0.638ns (57.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.516    -1.495    blk_design/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X61Y39         FDRE                                         r  blk_design/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.128 r  blk_design/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.638    -0.490    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X61Y44         LUT2 (Prop_lut2_I0_O)        0.100    -0.390 r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.390    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X61Y44         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.637    -0.892    blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X61Y44         FDRE                                         r  blk_design/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.353ns  (logic 0.518ns (22.011%)  route 1.835ns (77.989%))
  Logic Levels:           0  
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.557    -0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.835     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X29Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X29Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.353ns  (logic 0.518ns (22.011%)  route 1.835ns (77.989%))
  Logic Levels:           0  
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.557    -0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.835     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X29Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X29Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.353ns  (logic 0.518ns (22.011%)  route 1.835ns (77.989%))
  Logic Levels:           0  
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.557    -0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.835     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X29Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X29Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.125ns  (logic 1.336ns (62.883%)  route 0.789ns (37.117%))
  Logic Levels:           0  
  Clock Path Skew:        3.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.559    -0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y34         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     0.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.789     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X43Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X43Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.068ns  (logic 0.518ns (25.050%)  route 1.550ns (74.950%))
  Logic Levels:           0  
  Clock Path Skew:        3.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.557    -0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.550     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X30Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.068ns  (logic 0.518ns (25.050%)  route 1.550ns (74.950%))
  Logic Levels:           0  
  Clock Path Skew:        3.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.557    -0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.550     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X30Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.068ns  (logic 0.518ns (25.050%)  route 1.550ns (74.950%))
  Logic Levels:           0  
  Clock Path Skew:        3.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.557    -0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.550     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X30Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.068ns  (logic 0.518ns (25.050%)  route 1.550ns (74.950%))
  Logic Levels:           0  
  Clock Path Skew:        3.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.557    -0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.550     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X30Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X30Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.972ns  (logic 1.343ns (68.094%)  route 0.629ns (31.906%))
  Logic Levels:           0  
  Clock Path Skew:        3.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.558    -0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y33         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     0.372 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.629     1.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X44Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X44Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.942ns  (logic 1.336ns (68.793%)  route 0.606ns (31.207%))
  Logic Levels:           0  
  Clock Path Skew:        3.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.558    -0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y33         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     0.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.606     0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X44Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X44Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        4.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    -1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.439    -1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X36Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.337    -1.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.285    -0.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X36Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560     3.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X36Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        4.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.440    -1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X36Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.337    -1.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.285    -0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X36Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X36Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        4.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.442    -1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X32Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.337    -1.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.285    -0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X32Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.563     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X32Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        4.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.437    -1.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X35Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.337    -1.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.320    -0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X35Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.557     3.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X35Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.438    -1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X34Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.385    -1.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.279    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X34Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.559     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X34Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.442    -1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X30Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.385    -1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.279    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X30Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.563     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X30Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.367ns (49.059%)  route 0.381ns (50.941%))
  Logic Levels:           0  
  Clock Path Skew:        4.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.445    -1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X49Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.367    -1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.381    -0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.749ns  (logic 0.367ns (48.999%)  route 0.382ns (51.001%))
  Logic Levels:           0  
  Clock Path Skew:        4.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.445    -1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X49Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.367    -1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.382    -0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X50Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.755ns  (logic 0.337ns (44.622%)  route 0.418ns (55.378%))
  Logic Levels:           0  
  Clock Path Skew:        4.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.442    -1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X43Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.337    -1.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.418    -0.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X42Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.438    -1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X37Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.337    -1.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.438    -0.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X37Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X37Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_datain[1]
                            (input port)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 1.436ns (18.587%)  route 6.289ns (81.413%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  camera_datain[1] (IN)
                         net (fo=0)                   0.000     0.000    camera_datain[1]
    D11                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  camera_datain_IBUF[1]_inst/O
                         net (fo=2, routed)           6.289     7.724    camera_top/cam/camCapture/camera_datain_IBUF[1]
    SLICE_X55Y22         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_datain[1]
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.623ns  (logic 1.436ns (18.833%)  route 6.188ns (81.167%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  camera_datain[1] (IN)
                         net (fo=0)                   0.000     0.000    camera_datain[1]
    D11                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  camera_datain_IBUF[1]_inst/O
                         net (fo=2, routed)           6.188     7.623    camera_top/cam/camCapture/camera_datain_IBUF[1]
    SLICE_X54Y22         FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_datain[2]
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.388ns  (logic 1.483ns (20.078%)  route 5.905ns (79.922%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  camera_datain[2] (IN)
                         net (fo=0)                   0.000     0.000    camera_datain[2]
    C11                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  camera_datain_IBUF[2]_inst/O
                         net (fo=2, routed)           5.905     7.388    camera_top/cam/camCapture/camera_datain_IBUF[2]
    SLICE_X54Y22         FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_datain[2]
                            (input port)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 1.483ns (20.524%)  route 5.744ns (79.476%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  camera_datain[2] (IN)
                         net (fo=0)                   0.000     0.000    camera_datain[2]
    C11                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  camera_datain_IBUF[2]_inst/O
                         net (fo=2, routed)           5.744     7.228    camera_top/cam/camCapture/camera_datain_IBUF[2]
    SLICE_X55Y22         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/frame/inAddress1/CED
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 1.690ns (23.663%)  route 5.452ns (76.337%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           4.169     5.611    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.735 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.508     6.244    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.368 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          0.774     7.142    camera_top/frame/inAddress1_0[0]
    DSP48_X1Y6           DSP48E1                                      r  camera_top/frame/inAddress1/CED
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_datain[3]
                            (input port)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.135ns  (logic 1.487ns (20.835%)  route 5.648ns (79.165%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  camera_datain[3] (IN)
                         net (fo=0)                   0.000     0.000    camera_datain[3]
    C12                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  camera_datain_IBUF[3]_inst/O
                         net (fo=1, routed)           5.648     7.135    camera_top/cam/camCapture/camera_datain_IBUF[3]
    SLICE_X56Y22         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/vIdx_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 1.690ns (23.959%)  route 5.363ns (76.041%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           4.169     5.611    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.735 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.508     6.244    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.368 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          0.686     7.053    camera_top/cam/camCapture/E[0]
    SLICE_X55Y10         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/vIdx_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.864ns  (logic 1.690ns (24.620%)  route 5.174ns (75.380%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           4.169     5.611    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.735 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.508     6.244    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.368 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          0.496     6.864    camera_top/cam/camCapture/E[0]
    SLICE_X54Y10         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/vIdx_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.864ns  (logic 1.690ns (24.620%)  route 5.174ns (75.380%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           4.169     5.611    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.735 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.508     6.244    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.368 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          0.496     6.864    camera_top/cam/camCapture/E[0]
    SLICE_X54Y10         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/vIdx_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.864ns  (logic 1.690ns (24.620%)  route 5.174ns (75.380%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           4.169     5.611    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.735 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.508     6.244    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.368 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          0.496     6.864    camera_top/cam/camCapture/E[0]
    SLICE_X54Y10         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[7]/C
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  camera_top/cam/camCapture/firstHalfPixel_reg[7]/Q
                         net (fo=1, routed)           0.113     0.261    camera_top/cam/camCapture/firstHalfPixel[7]
    SLICE_X55Y21         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[2]/C
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[2]/Q
                         net (fo=1, routed)           0.113     0.277    camera_top/cam/camCapture/firstHalfPixel[2]
    SLICE_X56Y22         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[4]/C
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[4]/Q
                         net (fo=1, routed)           0.145     0.309    camera_top/cam/camCapture/firstHalfPixel[4]
    SLICE_X55Y22         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/FSM_sequential_FSM_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_half_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/FSM_sequential_FSM_state_reg/C
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/FSM_sequential_FSM_state_reg/Q
                         net (fo=7, routed)           0.120     0.261    camera_top/cam/camCapture/FSM_sequential_FSM_state_reg_n_0
    SLICE_X54Y19         LUT4 (Prop_lut4_I2_O)        0.048     0.309 r  camera_top/cam/camCapture/pixel_half_i_1/O
                         net (fo=1, routed)           0.000     0.309    camera_top/cam/camCapture/pixel_half_i_1_n_0
    SLICE_X54Y19         FDRE                                         r  camera_top/cam/camCapture/pixel_half_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/FSM_sequential_FSM_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_valid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/FSM_sequential_FSM_state_reg/C
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/FSM_sequential_FSM_state_reg/Q
                         net (fo=7, routed)           0.124     0.265    camera_top/cam/camCapture/FSM_sequential_FSM_state_reg_n_0
    SLICE_X54Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.310 r  camera_top/cam/camCapture/pixel_valid_i_1/O
                         net (fo=1, routed)           0.000     0.310    camera_top/cam/camCapture/pixel_valid_i_1_n_0
    SLICE_X54Y19         FDRE                                         r  camera_top/cam/camCapture/pixel_valid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/vIdx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[0]/C
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/vIdx_reg[0]/Q
                         net (fo=9, routed)           0.133     0.274    camera_top/cam/camCapture/outY[0]
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.048     0.322 r  camera_top/cam/camCapture/inAddress1_i_10__0/O
                         net (fo=2, routed)           0.000     0.322    camera_top/cam/camCapture/vIdx_reg[8]_0[1]
    SLICE_X54Y10         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/vIdx_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[0]/C
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/vIdx_reg[0]/Q
                         net (fo=9, routed)           0.137     0.278    camera_top/cam/camCapture/outY[0]
    SLICE_X54Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.323 r  camera_top/cam/camCapture/inAddress1_i_9__0/O
                         net (fo=2, routed)           0.000     0.323    camera_top/cam/camCapture/vIdx_reg[8]_0[2]
    SLICE_X54Y10         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.442%)  route 0.175ns (51.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[0]/C
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[0]/Q
                         net (fo=1, routed)           0.175     0.339    camera_top/cam/camCapture/firstHalfPixel[0]
    SLICE_X56Y22         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.442%)  route 0.175ns (51.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[1]/C
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[1]/Q
                         net (fo=1, routed)           0.175     0.339    camera_top/cam/camCapture/firstHalfPixel[1]
    SLICE_X56Y22         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/hIdx_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[8]/C
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  camera_top/cam/camCapture/hIdx_reg[8]/Q
                         net (fo=7, routed)           0.103     0.251    camera_top/cam/camCapture/out[8]
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.098     0.349 r  camera_top/cam/camCapture/hIdx[9]_i_3/O
                         net (fo=1, routed)           0.000     0.349    camera_top/cam/camCapture/p_0_in__1[9]
    SLICE_X54Y17         FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.671    -0.858    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     1.453 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.453    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.671    -0.858    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     1.452 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.452    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.665    -0.864    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     1.447 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.666    -0.863    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     1.447 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.665    -0.864    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     1.446 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.666    -0.863    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     1.446 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.663    -0.866    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     1.433 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.433    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.663    -0.866    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     1.432 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.432    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580    -0.619    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     0.333 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.333    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580    -0.619    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     0.334 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.334    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.582    -0.617    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     0.346 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581    -0.618    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     0.346 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.582    -0.617    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     0.347 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581    -0.618    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     0.347 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.584    -0.615    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     0.349 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.349    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.584    -0.615    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     0.350 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.350    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 3.624ns (44.094%)  route 4.595ns (55.906%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    N15                                               0.000    20.000 f  clkin (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    21.440 f  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.709 f  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.375    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.471 f  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        2.929    20.400    camera_clock_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.528    23.928 f  camera_clock_OBUF_inst/O
                         net (fo=0)                   0.000    23.928    camera_clock
    H17                                                               f  camera_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 3.986ns (66.176%)  route 2.038ns (33.824%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.621    -0.908    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X1Y63          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/Q
                         net (fo=2, routed)           2.038     1.586    i2c_scl_TRI
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530     5.116 r  i2c_scl_OBUFT_inst/O
                         net (fo=0)                   0.000     5.116    i2c_scl
    J15                                                               r  i2c_scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.751ns  (logic 3.968ns (68.992%)  route 1.783ns (31.008%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.621    -0.908    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X3Y63          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/Q
                         net (fo=2, routed)           1.783     1.331    i2c_sda_TRI
    J16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.512     4.843 r  i2c_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     4.843    i2c_sda
    J16                                                               r  i2c_sda (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.255ns (50.377%)  route 1.236ns (49.623%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.747    -0.451    camera_clock_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.229     0.778 r  camera_clock_OBUF_inst/O
                         net (fo=0)                   0.000     0.778    camera_clock
    H17                                                               r  camera_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 0.965ns (59.854%)  route 0.647ns (40.146%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.589    -0.610    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X3Y63          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/Q
                         net (fo=2, routed)           0.647     0.178    i2c_sda_TRI
    J16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.002 r  i2c_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     1.002    i2c_sda
    J16                                                               r  i2c_sda (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 0.965ns (55.958%)  route 0.760ns (44.042%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.589    -0.610    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X1Y63          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/Q
                         net (fo=2, routed)           0.760     0.290    i2c_scl_TRI
    J15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.114 r  i2c_scl_OBUFT_inst/O
                         net (fo=0)                   0.000     1.114    i2c_scl
    J15                                                               r  i2c_scl (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver2/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo2PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.967ns  (logic 4.265ns (53.532%)  route 3.702ns (46.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.554    -0.975    driver2/clk_out3
    SLICE_X51Y64         FDRE                                         r  driver2/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  driver2/PWM_reg/Q
                         net (fo=1, routed)           3.702     3.183    Servo2PWM_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.809     6.992 r  Servo2PWM_OBUF_inst/O
                         net (fo=0)                   0.000     6.992    Servo2PWM
    M14                                                               r  Servo2PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver1/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo1PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.749ns  (logic 4.276ns (63.358%)  route 2.473ns (36.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.570    -0.959    driver1/clk_out3
    SLICE_X15Y48         FDRE                                         r  driver1/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  driver1/PWM_reg/Q
                         net (fo=1, routed)           2.473     1.971    Servo1PWM_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.820     5.791 r  Servo1PWM_OBUF_inst/O
                         net (fo=0)                   0.000     5.791    Servo1PWM
    L18                                                               r  Servo1PWM (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver1/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo1PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.290ns (64.827%)  route 0.700ns (35.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.567    -0.632    driver1/clk_out3
    SLICE_X15Y48         FDRE                                         r  driver1/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  driver1/PWM_reg/Q
                         net (fo=1, routed)           0.700     0.209    Servo1PWM_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.149     1.358 r  Servo1PWM_OBUF_inst/O
                         net (fo=0)                   0.000     1.358    Servo1PWM
    L18                                                               r  Servo1PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver2/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo2PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.279ns (48.594%)  route 1.353ns (51.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.560    -0.639    driver2/clk_out3
    SLICE_X51Y64         FDRE                                         r  driver2/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  driver2/PWM_reg/Q
                         net (fo=1, routed)           1.353     0.855    Servo2PWM_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.138     1.993 r  Servo2PWM_OBUF_inst/O
                         net (fo=0)                   0.000     1.993    Servo2PWM
    M14                                                               r  Servo2PWM (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out4_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.805ns  (logic 4.001ns (51.260%)  route 3.804ns (48.740%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.566    -0.963    blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X40Y45         FDSE                                         r  blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDSE (Prop_fdse_C_Q)         0.456    -0.507 r  blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.804     3.298    uart_rtl_0_txd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.545     6.843 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     6.843    uart_rtl_0_txd
    A16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.705ns  (logic 1.387ns (51.264%)  route 1.318ns (48.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.563    -0.636    blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X40Y45         FDSE                                         r  blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDSE (Prop_fdse_C_Q)         0.141    -0.495 r  blk_design/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.318     0.823    uart_rtl_0_txd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.246     2.069 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.069    uart_rtl_0_txd
    A16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clkin (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    clk_wiz_1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     3.294 f  clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    clk_wiz_1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    clk_wiz_1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_1

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.591ns  (logic 1.440ns (13.601%)  route 9.151ns (86.399%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.400     6.717    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.124     6.841 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.750    10.591    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y26          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.502    -1.509    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y26          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.436ns  (logic 1.440ns (13.803%)  route 8.995ns (86.197%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.400     6.717    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.124     6.841 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.595    10.436    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y26          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.504    -1.507    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y26          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.301ns  (logic 1.440ns (13.985%)  route 8.860ns (86.015%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.400     6.717    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.124     6.841 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.460    10.301    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y25          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.500    -1.511    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y25          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.145ns  (logic 1.440ns (14.198%)  route 8.705ns (85.802%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.400     6.717    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.124     6.841 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.305    10.145    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y25          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.502    -1.509    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y25          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.088ns  (logic 1.440ns (14.280%)  route 8.647ns (85.720%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.400     6.717    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.124     6.841 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.247    10.088    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y21          FDCE                                         f  vga_to_hdmi/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.507    -1.504    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y21          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.088ns  (logic 1.440ns (14.280%)  route 8.647ns (85.720%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.400     6.717    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.124     6.841 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.247    10.088    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y21          FDCE                                         f  vga_to_hdmi/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.507    -1.504    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y21          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.088ns  (logic 1.440ns (14.280%)  route 8.647ns (85.720%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.400     6.717    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.124     6.841 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.247    10.088    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y21          FDCE                                         f  vga_to_hdmi/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.507    -1.504    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y21          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.980ns  (logic 1.440ns (14.434%)  route 8.540ns (85.566%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.400     6.717    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.124     6.841 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.139     9.980    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.502    -1.509    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.980ns  (logic 1.440ns (14.434%)  route 8.540ns (85.566%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.400     6.717    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.124     6.841 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.139     9.980    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.502    -1.509    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.980ns  (logic 1.440ns (14.434%)  route 8.540ns (85.566%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.400     6.717    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.124     6.841 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.139     9.980    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        1.502    -1.509    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.045ns (5.363%)  route 0.794ns (94.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.559     0.559    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.604 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.235     0.839    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X3Y14          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.861    -0.846    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y14          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.045ns (5.154%)  route 0.828ns (94.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.559     0.559    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.604 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.873    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y13          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.861    -0.846    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y13          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.045ns (4.999%)  route 0.855ns (95.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.559     0.559    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.604 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.296     0.900    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y15          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.860    -0.847    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y15          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.045ns (4.946%)  route 0.865ns (95.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.559     0.559    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.604 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.305     0.910    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y15          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.860    -0.847    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y15          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.045ns (4.946%)  route 0.865ns (95.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.559     0.559    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.604 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.305     0.910    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X3Y15          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.860    -0.847    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y15          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.045ns (4.946%)  route 0.865ns (95.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.559     0.559    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.604 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.305     0.910    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X3Y15          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.860    -0.847    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y15          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.045ns (4.659%)  route 0.921ns (95.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.559     0.559    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.604 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.362     0.966    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X4Y16          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.857    -0.850    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y16          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.045ns (4.373%)  route 0.984ns (95.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.559     0.559    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.604 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.425     1.029    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X3Y17          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.858    -0.849    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y17          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.045ns (4.165%)  route 1.035ns (95.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.559     0.559    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.604 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.476     1.080    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X4Y17          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.856    -0.851    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y17          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.045ns (3.930%)  route 1.100ns (96.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.559     0.559    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.604 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.541     1.145    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y18          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=3619, routed)        0.857    -0.850    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y18          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_1

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.001ns  (logic 1.440ns (18.005%)  route 6.560ns (81.995%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.647     6.964    driver1/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.088 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.913     8.001    driver1/A[13]_i_1_n_0
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.449    -1.562    driver1/clk_out3
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.001ns  (logic 1.440ns (18.005%)  route 6.560ns (81.995%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.647     6.964    driver1/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.088 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.913     8.001    driver1/A[13]_i_1_n_0
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.449    -1.562    driver1/clk_out3
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.001ns  (logic 1.440ns (18.005%)  route 6.560ns (81.995%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.647     6.964    driver1/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.088 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.913     8.001    driver1/A[13]_i_1_n_0
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.449    -1.562    driver1/clk_out3
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.001ns  (logic 1.440ns (18.005%)  route 6.560ns (81.995%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.647     6.964    driver1/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.088 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.913     8.001    driver1/A[13]_i_1_n_0
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.449    -1.562    driver1/clk_out3
    SLICE_X11Y40         FDRE                                         r  driver1/count_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 1.440ns (18.008%)  route 6.559ns (81.992%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.647     6.964    driver1/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.088 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.911     7.999    driver1/A[13]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  driver1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.450    -1.561    driver1/clk_out3
    SLICE_X11Y42         FDRE                                         r  driver1/count_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 1.440ns (18.008%)  route 6.559ns (81.992%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.647     6.964    driver1/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.088 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.911     7.999    driver1/A[13]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  driver1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.450    -1.561    driver1/clk_out3
    SLICE_X11Y42         FDRE                                         r  driver1/count_reg[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 1.440ns (18.008%)  route 6.559ns (81.992%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.647     6.964    driver1/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.088 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.911     7.999    driver1/A[13]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  driver1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.450    -1.561    driver1/clk_out3
    SLICE_X11Y42         FDRE                                         r  driver1/count_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 1.440ns (18.008%)  route 6.559ns (81.992%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.647     6.964    driver1/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.088 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.911     7.999    driver1/A[13]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  driver1/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.450    -1.561    driver1/clk_out3
    SLICE_X11Y42         FDRE                                         r  driver1/count_reg[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.952ns  (logic 1.440ns (18.114%)  route 6.512ns (81.886%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.647     6.964    driver1/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.088 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.864     7.952    driver1/A[13]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  driver1/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.451    -1.560    driver1/clk_out3
    SLICE_X11Y44         FDRE                                         r  driver1/count_reg[16]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.952ns  (logic 1.440ns (18.114%)  route 6.512ns (81.886%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          5.647     6.964    driver1/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.088 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.864     7.952    driver1/A[13]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  driver1/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          1.451    -1.560    driver1/clk_out3
    SLICE_X11Y44         FDRE                                         r  driver1/count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/A[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.439ns (32.058%)  route 0.929ns (67.942%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          0.650     1.044    driver2/reset_rtl_0_IBUF
    SLICE_X57Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.089 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.279     1.368    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y61         FDRE                                         r  driver2/A[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.832    -0.874    driver2/clk_out3
    SLICE_X54Y61         FDRE                                         r  driver2/A[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/A[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.439ns (32.058%)  route 0.929ns (67.942%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          0.650     1.044    driver2/reset_rtl_0_IBUF
    SLICE_X57Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.089 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.279     1.368    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y61         FDRE                                         r  driver2/A[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.832    -0.874    driver2/clk_out3
    SLICE_X54Y61         FDRE                                         r  driver2/A[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/A[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.439ns (32.058%)  route 0.929ns (67.942%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          0.650     1.044    driver2/reset_rtl_0_IBUF
    SLICE_X57Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.089 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.279     1.368    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y61         FDRE                                         r  driver2/A[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.832    -0.874    driver2/clk_out3
    SLICE_X54Y61         FDRE                                         r  driver2/A[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/A[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.439ns (32.058%)  route 0.929ns (67.942%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          0.650     1.044    driver2/reset_rtl_0_IBUF
    SLICE_X57Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.089 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.279     1.368    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y61         FDRE                                         r  driver2/A[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.832    -0.874    driver2/clk_out3
    SLICE_X54Y61         FDRE                                         r  driver2/A[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.439ns (31.917%)  route 0.936ns (68.083%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          0.936     1.329    driver2/reset_rtl_0_IBUF
    SLICE_X51Y64         LUT6 (Prop_lut6_I3_O)        0.045     1.374 r  driver2/PWM_i_1__0/O
                         net (fo=1, routed)           0.000     1.374    driver2/PWM_i_1__0_n_0
    SLICE_X51Y64         FDRE                                         r  driver2/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.829    -0.877    driver2/clk_out3
    SLICE_X51Y64         FDRE                                         r  driver2/PWM_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/A[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.439ns (31.871%)  route 0.938ns (68.129%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          0.650     1.044    driver2/reset_rtl_0_IBUF
    SLICE_X57Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.089 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.287     1.376    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y59         FDRE                                         r  driver2/A[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.833    -0.873    driver2/clk_out3
    SLICE_X54Y59         FDRE                                         r  driver2/A[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/A[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.439ns (31.871%)  route 0.938ns (68.129%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          0.650     1.044    driver2/reset_rtl_0_IBUF
    SLICE_X57Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.089 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.287     1.376    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y59         FDRE                                         r  driver2/A[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.833    -0.873    driver2/clk_out3
    SLICE_X54Y59         FDRE                                         r  driver2/A[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/A[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.439ns (31.871%)  route 0.938ns (68.129%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          0.650     1.044    driver2/reset_rtl_0_IBUF
    SLICE_X57Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.089 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.287     1.376    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y59         FDRE                                         r  driver2/A[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.833    -0.873    driver2/clk_out3
    SLICE_X54Y59         FDRE                                         r  driver2/A[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.439ns (31.871%)  route 0.938ns (68.129%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          0.650     1.044    driver2/reset_rtl_0_IBUF
    SLICE_X57Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.089 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.287     1.376    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y59         FDRE                                         r  driver2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.833    -0.873    driver2/clk_out3
    SLICE_X54Y59         FDRE                                         r  driver2/count_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.439ns (31.848%)  route 0.938ns (68.152%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=29, routed)          0.650     1.044    driver2/reset_rtl_0_IBUF
    SLICE_X57Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.089 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.288     1.377    driver2/A[13]_i_1__0_n_0
    SLICE_X57Y58         FDRE                                         r  driver2/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=96, routed)          0.833    -0.873    driver2/clk_out3
    SLICE_X57Y58         FDRE                                         r  driver2/count_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_clk_wiz_1

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.482ns  (logic 0.890ns (7.751%)  route 10.592ns (92.249%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[5]/C
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[5]/Q
                         net (fo=7, routed)           0.846     1.364    camera_top/cam/camCapture/outY[5]
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.488 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.937     2.425    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.549 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     3.001    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     3.125 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          8.357    11.482    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y28         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.655    -1.357    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.439ns  (logic 0.890ns (7.781%)  route 10.549ns (92.219%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[5]/C
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[5]/Q
                         net (fo=7, routed)           0.846     1.364    camera_top/cam/camCapture/outY[5]
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.488 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.937     2.425    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.549 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     3.001    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     3.125 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          8.314    11.439    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y27         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.652    -1.360    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y27         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.238ns  (logic 0.890ns (7.920%)  route 10.348ns (92.080%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[5]/C
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[5]/Q
                         net (fo=7, routed)           0.846     1.364    camera_top/cam/camCapture/outY[5]
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.488 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.937     2.425    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.549 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     3.001    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     3.125 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          8.112    11.238    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y25         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.643    -1.369    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.831ns  (logic 0.890ns (8.217%)  route 9.941ns (91.783%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[5]/C
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[5]/Q
                         net (fo=7, routed)           0.846     1.364    camera_top/cam/camCapture/outY[5]
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.488 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.937     2.425    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.549 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     3.001    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     3.125 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          7.706    10.831    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y26         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.648    -1.364    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.531ns  (logic 0.890ns (9.338%)  route 8.641ns (90.662%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[5]/C
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[5]/Q
                         net (fo=7, routed)           0.846     1.364    camera_top/cam/camCapture/outY[5]
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.488 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.937     2.425    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.549 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     3.001    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     3.125 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          6.406     9.531    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y26         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.651    -1.361    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.171ns  (logic 0.890ns (9.704%)  route 8.281ns (90.296%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[5]/C
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[5]/Q
                         net (fo=7, routed)           0.846     1.364    camera_top/cam/camCapture/outY[5]
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.488 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.937     2.425    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.549 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     3.001    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     3.125 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          6.046     9.171    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y25         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.646    -1.366    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.174ns  (logic 0.890ns (12.407%)  route 6.284ns (87.593%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[5]/C
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[5]/Q
                         net (fo=7, routed)           0.846     1.364    camera_top/cam/camCapture/outY[5]
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.488 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.937     2.425    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.549 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     3.001    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     3.125 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.048     7.174    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y9          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.494    -1.517    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/pixel_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inputPixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.048ns  (logic 2.180ns (30.931%)  route 4.868ns (69.069%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/pixel_data_reg[8]/C
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  camera_top/cam/camCapture/pixel_data_reg[8]/Q
                         net (fo=6, routed)           0.863     1.341    camera_top/cam/camCapture/pixelValue[8]
    SLICE_X55Y22         LUT3 (Prop_lut3_I1_O)        0.324     1.665 f  camera_top/cam/camCapture/inputPixel[3]_i_13/O
                         net (fo=1, routed)           0.652     2.317    camera_top/cam/camCapture/inputPixel[3]_i_13_n_0
    SLICE_X55Y22         LUT5 (Prop_lut5_I4_O)        0.354     2.671 f  camera_top/cam/camCapture/inputPixel[3]_i_10/O
                         net (fo=3, routed)           0.768     3.439    camera_top/cam/camCapture/inputPixel[3]_i_10_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I3_O)        0.324     3.763 f  camera_top/cam/camCapture/inputPixel[3]_i_6/O
                         net (fo=3, routed)           0.482     4.245    camera_top/cam/camCapture/inputPixel[3]_i_6_n_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.328     4.573 f  camera_top/cam/camCapture/inputPixel[2]_i_2/O
                         net (fo=3, routed)           1.069     5.642    camera_top/cam/camCapture/inputPixel[2]_i_2_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I4_O)        0.124     5.766 f  camera_top/cam/camCapture/inputPixel[1]_i_2/O
                         net (fo=3, routed)           0.875     6.641    camera_top/cam/camCapture/inputPixel[1]_i_2_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.765 r  camera_top/cam/camCapture/inputPixel[0]_i_3/O
                         net (fo=1, routed)           0.159     6.924    camera_top/cam/camCapture/inputPixel[0]_i_3_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.048 r  camera_top/cam/camCapture/inputPixel[0]_i_1/O
                         net (fo=1, routed)           0.000     7.048    camera_top/frame/inputPixel_reg[3]_0[0]
    SLICE_X58Y22         FDRE                                         r  camera_top/frame/inputPixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.504    -1.507    camera_top/frame/CLK
    SLICE_X58Y22         FDRE                                         r  camera_top/frame/inputPixel_reg[0]/C

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.908ns  (logic 0.890ns (12.884%)  route 6.018ns (87.116%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[5]/C
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[5]/Q
                         net (fo=7, routed)           0.846     1.364    camera_top/cam/camCapture/outY[5]
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.488 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.937     2.425    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.549 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     3.001    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     3.125 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          3.783     6.908    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.493    -1.518    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.702ns  (logic 0.890ns (13.279%)  route 5.812ns (86.721%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[5]/C
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_top/cam/camCapture/vIdx_reg[5]/Q
                         net (fo=7, routed)           0.846     1.364    camera_top/cam/camCapture/outY[5]
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.488 f  camera_top/cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.937     2.425    camera_top/cam/camCapture/greyScale_i_6_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.549 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     3.001    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124     3.125 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          3.577     6.702    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        1.492    -1.519    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.517%)  route 0.236ns (61.483%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[8]/C
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  camera_top/cam/camCapture/hIdx_reg[8]/Q
                         net (fo=7, routed)           0.236     0.384    camera_top/frame/Q[8]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.917    -0.789    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.567%)  route 0.221ns (57.433%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[6]/C
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[6]/Q
                         net (fo=8, routed)           0.221     0.385    camera_top/frame/Q[6]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.917    -0.789    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/pixel_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inputPixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.254ns (65.165%)  route 0.136ns (34.835%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/pixel_data_reg[14]/C
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/pixel_data_reg[14]/Q
                         net (fo=7, routed)           0.084     0.248    camera_top/cam/camCapture/pixelValue[14]
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.293 r  camera_top/cam/camCapture/inputPixel[3]_i_3/O
                         net (fo=1, routed)           0.051     0.345    camera_top/cam/camCapture/inputPixel[3]_i_3_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.390 r  camera_top/cam/camCapture/inputPixel[3]_i_1/O
                         net (fo=1, routed)           0.000     0.390    camera_top/frame/inputPixel_reg[3]_0[3]
    SLICE_X57Y22         FDRE                                         r  camera_top/frame/inputPixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.824    -0.883    camera_top/frame/CLK
    SLICE_X57Y22         FDRE                                         r  camera_top/frame/inputPixel_reg[3]/C

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.874%)  route 0.247ns (60.126%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[1]/C
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[1]/Q
                         net (fo=8, routed)           0.247     0.411    camera_top/frame/Q[1]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.917    -0.789    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.753%)  route 0.266ns (64.247%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[2]/C
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  camera_top/cam/camCapture/hIdx_reg[2]/Q
                         net (fo=9, routed)           0.266     0.414    camera_top/frame/Q[2]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.917    -0.789    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.712%)  route 0.260ns (61.288%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[0]/C
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[0]/Q
                         net (fo=9, routed)           0.260     0.424    camera_top/frame/Q[0]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.917    -0.789    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.324%)  route 0.264ns (61.676%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[9]/C
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[9]/Q
                         net (fo=6, routed)           0.264     0.428    camera_top/frame/Q[9]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.917    -0.789    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.516%)  route 0.285ns (63.484%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[4]/C
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[4]/Q
                         net (fo=7, routed)           0.285     0.449    camera_top/frame/Q[4]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.917    -0.789    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.210%)  route 0.289ns (63.790%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           0.289     0.453    camera_top/frame/Q[5]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.917    -0.789    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.567%)  route 0.297ns (64.433%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[7]/C
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[7]/Q
                         net (fo=7, routed)           0.297     0.461    camera_top/frame/Q[7]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=2300, routed)        0.917    -0.789    camera_top/frame/CLK
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 0.372ns (7.666%)  route 4.480ns (92.334%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.276     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.955     3.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.124     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.643     4.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I4_O)        0.124     4.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.606     4.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X35Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X35Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 0.372ns (7.666%)  route 4.480ns (92.334%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.276     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.955     3.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.124     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.643     4.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I4_O)        0.124     4.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.606     4.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X35Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X35Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 0.372ns (7.666%)  route 4.480ns (92.334%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.276     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.955     3.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.124     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.643     4.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I4_O)        0.124     4.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.606     4.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X35Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X35Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 0.372ns (7.666%)  route 4.480ns (92.334%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.276     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.955     3.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.124     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.643     4.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I4_O)        0.124     4.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.606     4.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X35Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X35Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 0.372ns (7.666%)  route 4.480ns (92.334%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.276     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.955     3.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.124     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.643     4.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I4_O)        0.124     4.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.606     4.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X35Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X35Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 0.372ns (7.666%)  route 4.480ns (92.334%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.276     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.955     3.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.124     3.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.643     4.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I4_O)        0.124     4.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.606     4.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X35Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X35Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 0.277ns (6.192%)  route 4.197ns (93.808%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.276     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.104     3.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.153     3.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.816     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X35Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 0.277ns (6.192%)  route 4.197ns (93.808%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.276     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.104     3.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.153     3.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.816     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X35Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 0.277ns (6.192%)  route 4.197ns (93.808%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.276     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.104     3.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.153     3.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.816     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X35Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 0.277ns (6.192%)  route 4.197ns (93.808%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.276     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.104     3.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.153     3.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.816     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X35Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.000ns (0.000%)  route 0.493ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.493     0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X30Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X30Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.045ns (8.909%)  route 0.460ns (91.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           0.460     0.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.045     0.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X30Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.000ns (0.000%)  route 0.549ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.549     0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.000ns (0.000%)  route 0.549ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.549     0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.000ns (0.000%)  route 0.549ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.549     0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.000ns (0.000%)  route 0.549ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.549     0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.000ns (0.000%)  route 0.619ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.619     0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X15Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.000ns (0.000%)  route 0.619ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.619     0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X15Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.000ns (0.000%)  route 0.672ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.000ns (0.000%)  route 0.672ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.672     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C





