

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_101_1'
================================================================
* Date:           Wed Dec 20 21:42:51 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_1  |      154|      154|        29|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      72|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     284|    -|
|Register         |        -|     -|    1021|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1021|     516|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln101_fu_173_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln104_1_fu_222_p2  |         +|   0|  0|  15|           8|           2|
    |add_ln104_fu_206_p2    |         +|   0|  0|  15|           8|           1|
    |sub_ln104_fu_195_p2    |         -|   0|  0|  15|           8|           8|
    |icmp_ln101_fu_167_p2   |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  72|          39|          22|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  13|          3|    1|          3|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_19              |   9|          2|    7|         14|
    |grp_fu_137_p0                      |  13|          3|   64|        192|
    |grp_fu_137_p1                      |  13|          3|   64|        192|
    |grp_fu_146_p0                      |  13|          3|   64|        192|
    |grp_fu_146_p1                      |  13|          3|   64|        192|
    |grp_fu_150_p0                      |  13|          3|   64|        192|
    |grp_fu_150_p1                      |  13|          3|   64|        192|
    |i_fu_56                            |   9|          2|    7|         14|
    |reg_154                            |   9|          2|   64|        128|
    |weights3_address0                  |  13|          3|    8|         24|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 284|         64|  488|       1369|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add11_i3_1_reg_341                 |  64|   0|   64|          0|
    |add11_i3_2_reg_356                 |  64|   0|   64|          0|
    |add11_i3_reg_336                   |  64|   0|   64|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |dactivations2_load_reg_361         |  64|   0|   64|          0|
    |i_19_reg_272                       |   7|   0|    7|          0|
    |i_23_cast33_reg_346                |   7|   0|   64|         57|
    |i_fu_56                            |   7|   0|    7|          0|
    |icmp_ln101_reg_277                 |   1|   0|    1|          0|
    |mul16_i_reg_366                    |  64|   0|   64|          0|
    |mul8_i3_1_reg_326                  |  64|   0|   64|          0|
    |mul8_i3_2_reg_331                  |  64|   0|   64|          0|
    |mul8_i3_reg_321                    |  64|   0|   64|          0|
    |reg_154                            |  64|   0|   64|          0|
    |sub_ln104_reg_281                  |   8|   0|    8|          0|
    |weights3_load_64_reg_296           |  64|   0|   64|          0|
    |i_19_reg_272                       |  64|  32|    7|          0|
    |i_23_cast33_reg_346                |  64|  32|   64|         57|
    |icmp_ln101_reg_277                 |  64|  32|    1|          0|
    |mul8_i3_1_reg_326                  |  64|  32|   64|          0|
    |mul8_i3_2_reg_331                  |  64|  32|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1021| 160|  958|        114|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6768_p_din0            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6768_p_din1            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6768_p_opcode          |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6768_p_dout0           |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6768_p_ce              |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6772_p_din0            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6772_p_din1            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6772_p_opcode          |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6772_p_dout0           |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6772_p_ce              |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6776_p_din0            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6776_p_din1            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6776_p_dout0           |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6776_p_ce              |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6780_p_din0            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6780_p_din1            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6780_p_dout0           |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|grp_fu_6780_p_ce              |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_101_1|  return value|
|oracle_activations2_address0  |  out|    6|   ap_memory|                 oracle_activations2|         array|
|oracle_activations2_ce0       |  out|    1|   ap_memory|                 oracle_activations2|         array|
|oracle_activations2_we0       |  out|    1|   ap_memory|                 oracle_activations2|         array|
|oracle_activations2_d0        |  out|   64|   ap_memory|                 oracle_activations2|         array|
|weights3_address0             |  out|    8|   ap_memory|                            weights3|         array|
|weights3_ce0                  |  out|    1|   ap_memory|                            weights3|         array|
|weights3_q0                   |   in|   64|   ap_memory|                            weights3|         array|
|weights3_address1             |  out|    8|   ap_memory|                            weights3|         array|
|weights3_ce1                  |  out|    1|   ap_memory|                            weights3|         array|
|weights3_q1                   |   in|   64|   ap_memory|                            weights3|         array|
|output_difference_0_1_reload  |   in|   64|     ap_none|        output_difference_0_1_reload|        scalar|
|output_difference_1_1_reload  |   in|   64|     ap_none|        output_difference_1_1_reload|        scalar|
|output_difference_2_1_reload  |   in|   64|     ap_none|        output_difference_2_1_reload|        scalar|
|dactivations2_address0        |  out|    6|   ap_memory|                       dactivations2|         array|
|dactivations2_ce0             |  out|    1|   ap_memory|                       dactivations2|         array|
|dactivations2_q0              |   in|   64|   ap_memory|                       dactivations2|         array|
+------------------------------+-----+-----+------------+------------------------------------+--------------+

