$date
	Sun Oct 23 03:24:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#943935
b1011 !
1"
#943938
b1011 &
b1011 %
1$
#943939
0"
#943942
b100010 &
b100010 %
#943946
b10001 &
b10001 %
#943950
b110100 &
b110100 %
#943954
b11010 &
b11010 %
#943958
b1101 &
b1101 %
#943962
b101000 &
b101000 %
#943966
b10100 &
b10100 %
#943970
b1010 &
b1010 %
#943974
b101 &
b101 %
#943978
b10000 &
b10000 %
#943982
b1000 &
b1000 %
#943986
b100 &
b100 %
#943990
b10 &
b10 %
#943994
b1 &
b1 %
1#
#943998
b0 &
0#
b0 %
0$
#1870926
b10000 &
b10000 %
1$
b10000 !
1"
#1870927
0"
#1870930
b1000 &
b1000 %
#1870934
b100 &
b100 %
#1870938
b10 &
b10 %
#1870942
b1 &
1#
b1 %
#1870946
b0 &
b0 %
0#
0$
#2845365
b10101 !
1"
#2845366
b10101 &
b10101 %
1$
#2845367
0"
#2845370
b1000000 &
b1000000 %
#2845374
b100000 &
b100000 %
#2845378
b10000 &
b10000 %
#2845382
b1000 &
b1000 %
#2845386
b100 &
b100 %
#2845390
b10 &
b10 %
#2845394
b1 &
b1 %
1#
#2845398
b0 &
0#
b0 %
0$
#4500012
