// Seed: 3116747808
module module_0;
  wire id_1;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd30
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  reg id_5;
  assign id_3[~id_4] = -1 & "" == id_5;
  parameter id_6 = 1 - (1);
  always @(posedge id_1 or posedge id_4) begin : LABEL_0
    id_5 <= id_4 * 1;
    $unsigned(4);
    ;
  end
  bit  id_7;
  wire id_8;
  initial begin : LABEL_1
    id_7 = -1;
  end
endmodule
