# AXI Master-Slave Implementation in Verilog

This project contains Verilog implementations of an **AXI Master** and an **AXI Slave**, along with their individual testbenches and a combined testbench to verify proper communication between them.

---

# ðŸ“‚AXI (Advanced eXtensible Interface) Documentation




AXI (Advanced eXtensible Interface) is part of the AMBA protocol family defined by ARM, widely used in SoC designs. It provides **high-performance, high-bandwidth, and low-latency** communication between master and slave components.

---

## 1. FEATURES
- AXI is used to communicate between **Master** and **Slave**.
- It has **five independent channels**:
  - Write Address
  - Write Data
  - Write Response
  - Read Address
  - Read Data
- Decoupled handshakes (VALID/READY) â†’ independent flow control.
- Out-of-order transactions supported with IDs.
- Burst-based transfers (multiple beats per address phase).

ðŸ‘‰ **Note:** Transfer of data occurs only when **VALID (from master)** and **READY (from slave)** are both asserted at the same clock signal.

---

## 2. AXI Channels Overview

| Channel | Direction | Purpose |
|---------|-----------|---------|
| **AW** (Write Address) | Master â†’ Slave | Carry write address + control signals |
| **W** (Write Data) | Master â†’ Slave | Carry write data + last beat |
| **B** (Write Response) | Slave â†’ Master | Carry write response |
| **AR** (Read Address) | Master â†’ Slave | Carry read address + control signals |
| **R** (Read Data) | Slave â†’ Master | Carry read data + response |

---

## 3. AXI Write Transaction

A write consists of **3 phases**:

1. **Write Address (AW)**
   - Master provides address, id, burst, burst length, burst size, etc.
   - Handshake: `AWVALID + AWREADY`.

2. **Write Data (W)**
   - Master sends data, with `WLAST = 1` on final beat.
   - Handshake: `WVALID + WREADY`.

3. **Write Response (B)**
   - Slave responds once write completes.
   - Response: `BRESP` with ID.
   - Handshake: `BVALID + BREADY`.

---

## 4. AXI Read Transaction

A read consists of **2 phases**:

1. **Read Address (AR)**
   - Master provides address, id, burst, burst len, burst size, etc.
   - Handshake: `ARVALID + ARREADY`.

2. **Read Data (R)**
   - Slave responds with one or more beats.
   - Last beat signaled by `RLAST=1`.
   - Response: `RRESP`.
   - Handshake: `RVALID + RREADY`.

---

## 5. Signal List

### 5.1 Write Address Channel (AW)
- `AWID` â†’ Transaction ID  
- `AWADDR` â†’ Start address  
- `AWLEN` â†’ Burst length  
- `AWSIZE` â†’ Bytes per beat  
- `AWBURST` â†’ Burst type (FIXED, INCR, WRAP)  
- `AWLOCK` â†’ Atomic/exclusive ops  
- `AWCACHE` â†’ Cache control  
- `AWPROT` â†’ Privileged, secure, instruction/data  
- `AWQOS` â†’ Quality of service  
- `AWREGION` â†’ Region identifier  
- `AWUSER` â†’ User-defined  
- Handshake: `AWVALID/AWREADY`  

### 5.2 Write Data Channel (W)
- `WDATA` â†’ Write data  
- `WSTRB` â†’ Byte lane valid mask  
- `WLAST` â†’ Last beat in burst  
- `WUSER` â†’ User-defined  
- Handshake: `WVALID/WREADY`  

### 5.3 Write Response Channel (B)
- `BID` â†’ Transaction ID  
- `BRESP` â†’ Response (OKAY=00, EXOKAY=01, SLVERR=10, DECERR=11)  
- `BUSER` â†’ User-defined  
- Handshake: `BVALID/BREADY`  

### 5.4 Read Address Channel (AR)
- `ARID` â†’ Transaction ID  
- `ARADDR` â†’ Start address  
- `ARLEN` â†’ Burst length  
- `ARSIZE` â†’ Bytes per beat (log2)  
- `ARBURST` â†’ Burst type  
- `ARLOCK` â†’ Atomic/exclusive ops  
- `ARCACHE` â†’ Cache control  
- `ARPROT` â†’ Privileged, secure, instruction/data  
- `ARQOS` â†’ Quality of Service  
- `ARREGION` â†’ Region identifier  
- `ARUSER` â†’ User-defined  
- Handshake: `ARVALID/ARREADY`  

### 5.5 Read Data Channel (R)
- `RID` â†’ Transaction ID  
- `RDATA` â†’ Read data  
- `RRESP` â†’ Response code  
- `RLAST` â†’ Last beat  
- `RUSER` â†’ User-defined  
- Handshake: `RVALID/RREADY`  

---

## 6. Burst Types
- **FIXED (00)** â†’ All beats at same address  
- **INCR (01)** â†’ Incrementing address  
- **WRAP (10)** â†’ Increment but wrap around aligned boundary  

---

## 7. Burst Size
Data size per beat (bytes):

| Code | Bytes |
|------|-------|
| 000  | 1     |
| 001  | 2     |
| 010  | 4     |
| 011  | 8     |
| 100  | 16    |
| 101  | 32    |
| 110  | 64    |
| 111  | 128   |

---

## 8. Burst Length
- Number of beats in burst.  

---

## 9. Responses
- **OKAY (00)** â†’ Successful transfer  
- **EXOKAY (01)** â†’ Exclusive access OK  
- **SLVERR (10)** â†’ Slave error  
- **DECERR (11)** â†’ Decode error (no slave)  

---

## 10. Optional Features
- **AxLOCK** â†’ Atomic/exclusive sequences  
- **AxCACHE** â†’ Cache hints  
- **AxPROT** â†’ Security & privilege attributes  
- **AxQOS** â†’ Arbitration hints  
- **AxREGION** â†’ Region info  
- **AxUSER** â†’ User-defined extensions  

---
