

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Tue Apr 23 13:42:49 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Running_Loop_fu_240  |equalizer_Pipeline_Running_Loop  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    121|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   99|   12309|   5145|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    206|    -|
|Register         |        -|    -|     217|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   99|   12526|   5472|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   45|      11|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-------+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-------+------+-----+
    |control_s_axi_U                             |control_s_axi                    |        0|   0|    100|   168|    0|
    |grp_equalizer_Pipeline_Running_Loop_fu_240  |equalizer_Pipeline_Running_Loop  |        0|  99|  11491|  3659|    0|
    |gmem_m_axi_U                                |gmem_m_axi                       |        0|   0|    718|  1318|    0|
    +--------------------------------------------+---------------------------------+---------+----+-------+------+-----+
    |Total                                       |                                 |        0|  99|  12309|  5145|    0|
    +--------------------------------------------+---------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |empty_fu_352_p2                                             |         +|   0|  0|  71|          64|           3|
    |grp_equalizer_Pipeline_Running_Loop_fu_240_output_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5                                             |        or|   0|  0|   2|           1|           1|
    |tmp_data_V_fu_462_p3                                        |    select|   0|  0|  32|           1|          32|
    |tmp_dest_V_fu_422_p3                                        |    select|   0|  0|   2|           1|           1|
    |tmp_id_V_fu_430_p3                                          |    select|   0|  0|   2|           1|           1|
    |tmp_keep_V_fu_454_p3                                        |    select|   0|  0|   4|           1|           4|
    |tmp_strb_V_fu_446_p3                                        |    select|   0|  0|   4|           1|           4|
    |tmp_user_V_fu_438_p3                                        |    select|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0| 121|          72|          48|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  31|          6|    1|          6|
    |gmem_ARVALID                  |   9|          2|    1|          2|
    |gmem_AWVALID                  |   9|          2|    1|          2|
    |gmem_BREADY                   |   9|          2|    1|          2|
    |gmem_RREADY                   |   9|          2|    1|          2|
    |gmem_WVALID                   |   9|          2|    1|          2|
    |input_r_TREADY_int_regslice   |   9|          2|    1|          2|
    |output_r_TDATA_blk_n          |   9|          2|    1|          2|
    |output_r_TDATA_int_regslice   |  14|          3|   32|         96|
    |output_r_TDEST_int_regslice   |  14|          3|    1|          3|
    |output_r_TID_int_regslice     |  14|          3|    1|          3|
    |output_r_TKEEP_int_regslice   |  14|          3|    4|         12|
    |output_r_TLAST_int_regslice   |  14|          3|    1|          3|
    |output_r_TSTRB_int_regslice   |  14|          3|    4|         12|
    |output_r_TUSER_int_regslice   |  14|          3|    1|          3|
    |output_r_TVALID_int_regslice  |  14|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 206|         44|   53|        155|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   5|   0|    5|          0|
    |grp_equalizer_Pipeline_Running_Loop_fu_240_ap_start_reg  |   1|   0|    1|          0|
    |tmp_out_data_V_1_loc_fu_160                              |  32|   0|   32|          0|
    |tmp_out_data_V_loc_fu_184                                |  32|   0|   32|          0|
    |tmp_out_dest_V_1_loc_fu_180                              |   1|   0|    1|          0|
    |tmp_out_dest_V_loc_fu_204                                |   1|   0|    1|          0|
    |tmp_out_id_V_1_loc_fu_176                                |   1|   0|    1|          0|
    |tmp_out_id_V_loc_fu_200                                  |   1|   0|    1|          0|
    |tmp_out_keep_V_1_loc_fu_164                              |   4|   0|    4|          0|
    |tmp_out_keep_V_loc_fu_188                                |   4|   0|    4|          0|
    |tmp_out_strb_V_1_loc_fu_168                              |   4|   0|    4|          0|
    |tmp_out_strb_V_loc_fu_192                                |   4|   0|    4|          0|
    |tmp_out_user_V_1_loc_fu_172                              |   1|   0|    1|          0|
    |tmp_out_user_V_loc_fu_196                                |   1|   0|    1|          0|
    |tmp_reg_552                                              |   1|   0|    1|          0|
    |trunc_ln0_reg_542                                        |  62|   0|   62|          0|
    |trunc_ln_reg_547                                         |  62|   0|   62|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 217|   0|  217|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|               gmem|       pointer|
|output_r_TDATA         |  out|   32|          axis|  output_r_V_data_V|       pointer|
|output_r_TVALID        |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TREADY        |   in|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TDEST         |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TKEEP         |  out|    4|          axis|  output_r_V_keep_V|       pointer|
|output_r_TSTRB         |  out|    4|          axis|  output_r_V_strb_V|       pointer|
|output_r_TUSER         |  out|    1|          axis|  output_r_V_user_V|       pointer|
|output_r_TLAST         |  out|    1|          axis|  output_r_V_last_V|       pointer|
|output_r_TID           |  out|    1|          axis|    output_r_V_id_V|       pointer|
|input_r_TDATA          |   in|   32|          axis|   input_r_V_data_V|       pointer|
|input_r_TVALID         |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TREADY         |  out|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TDEST          |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TKEEP          |   in|    4|          axis|   input_r_V_keep_V|       pointer|
|input_r_TSTRB          |   in|    4|          axis|   input_r_V_strb_V|       pointer|
|input_r_TUSER          |   in|    1|          axis|   input_r_V_user_V|       pointer|
|input_r_TLAST          |   in|    1|          axis|   input_r_V_last_V|       pointer|
|input_r_TID            |   in|    1|          axis|     input_r_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 6 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1_loc = alloca i64 1"   --->   Operation 7 'alloca' 'tmp_out_data_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'tmp_out_keep_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'tmp_out_strb_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'tmp_out_user_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1_loc = alloca i64 1"   --->   Operation 11 'alloca' 'tmp_out_id_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1_loc = alloca i64 1"   --->   Operation 12 'alloca' 'tmp_out_dest_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_out_data_V_loc = alloca i64 1"   --->   Operation 13 'alloca' 'tmp_out_data_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_loc = alloca i64 1"   --->   Operation 14 'alloca' 'tmp_out_keep_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_loc = alloca i64 1"   --->   Operation 15 'alloca' 'tmp_out_strb_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_out_user_V_loc = alloca i64 1"   --->   Operation 16 'alloca' 'tmp_out_user_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_out_id_V_loc = alloca i64 1"   --->   Operation 17 'alloca' 'tmp_out_id_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_loc = alloca i64 1"   --->   Operation 18 'alloca' 'tmp_out_dest_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.52ns)   --->   "%empty = add i64 %coefs_read, i64 4"   --->   Operation 19 'add' 'empty' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln0 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63"   --->   Operation 20 'partselect' 'trunc_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [equalizer.cpp:59]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_53 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (7.30ns)   --->   "%targetBlock = call i2 @equalizer_Pipeline_Running_Loop, i32 %gmem, i62 %trunc_ln, i62 %trunc_ln0, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i1 %tmp_out_dest_V_loc, i1 %tmp_out_id_V_loc, i1 %tmp_out_user_V_loc, i4 %tmp_out_strb_V_loc, i4 %tmp_out_keep_V_loc, i32 %tmp_out_data_V_loc, i1 %tmp_out_dest_V_1_loc, i1 %tmp_out_id_V_1_loc, i1 %tmp_out_user_V_1_loc, i4 %tmp_out_strb_V_1_loc, i4 %tmp_out_keep_V_1_loc, i32 %tmp_out_data_V_1_loc, i32 %signal_shift_reg_31, i32 %signal_shift_reg_30, i32 %signal_shift_reg_29, i32 %signal_shift_reg_28, i32 %signal_shift_reg_27, i32 %signal_shift_reg_26, i32 %signal_shift_reg_25, i32 %signal_shift_reg_24, i32 %signal_shift_reg_23, i32 %signal_shift_reg_22, i32 %signal_shift_reg_21, i32 %signal_shift_reg_20, i32 %signal_shift_reg_19, i32 %signal_shift_reg_18, i32 %signal_shift_reg_17, i32 %signal_shift_reg_16, i32 %signal_shift_reg_15, i32 %signal_shift_reg_14, i32 %signal_shift_reg_13, i32 %signal_shift_reg_12, i32 %signal_shift_reg_11, i32 %signal_shift_reg_10, i32 %signal_shift_reg_9, i32 %signal_shift_reg_8, i32 %signal_shift_reg_7, i32 %signal_shift_reg_6, i32 %signal_shift_reg_5, i32 %signal_shift_reg_4, i32 %signal_shift_reg_3, i32 %signal_shift_reg_2, i32 %signal_shift_reg_1, i32 %signal_shift_reg_0" [equalizer.cpp:59]   --->   Operation 23 'call' 'targetBlock' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 24 [1/2] (4.37ns)   --->   "%targetBlock = call i2 @equalizer_Pipeline_Running_Loop, i32 %gmem, i62 %trunc_ln, i62 %trunc_ln0, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i1 %tmp_out_dest_V_loc, i1 %tmp_out_id_V_loc, i1 %tmp_out_user_V_loc, i4 %tmp_out_strb_V_loc, i4 %tmp_out_keep_V_loc, i32 %tmp_out_data_V_loc, i1 %tmp_out_dest_V_1_loc, i1 %tmp_out_id_V_1_loc, i1 %tmp_out_user_V_1_loc, i4 %tmp_out_strb_V_1_loc, i4 %tmp_out_keep_V_1_loc, i32 %tmp_out_data_V_1_loc, i32 %signal_shift_reg_31, i32 %signal_shift_reg_30, i32 %signal_shift_reg_29, i32 %signal_shift_reg_28, i32 %signal_shift_reg_27, i32 %signal_shift_reg_26, i32 %signal_shift_reg_25, i32 %signal_shift_reg_24, i32 %signal_shift_reg_23, i32 %signal_shift_reg_22, i32 %signal_shift_reg_21, i32 %signal_shift_reg_20, i32 %signal_shift_reg_19, i32 %signal_shift_reg_18, i32 %signal_shift_reg_17, i32 %signal_shift_reg_16, i32 %signal_shift_reg_15, i32 %signal_shift_reg_14, i32 %signal_shift_reg_13, i32 %signal_shift_reg_12, i32 %signal_shift_reg_11, i32 %signal_shift_reg_10, i32 %signal_shift_reg_9, i32 %signal_shift_reg_8, i32 %signal_shift_reg_7, i32 %signal_shift_reg_6, i32 %signal_shift_reg_5, i32 %signal_shift_reg_4, i32 %signal_shift_reg_3, i32 %signal_shift_reg_2, i32 %signal_shift_reg_1, i32 %signal_shift_reg_0" [equalizer.cpp:59]   --->   Operation 24 'call' 'targetBlock' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %targetBlock, i32 1" [equalizer.cpp:59]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.02>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_loc_load = load i1 %tmp_out_dest_V_loc"   --->   Operation 26 'load' 'tmp_out_dest_V_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_out_id_V_loc_load = load i1 %tmp_out_id_V_loc"   --->   Operation 27 'load' 'tmp_out_id_V_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_out_user_V_loc_load = load i1 %tmp_out_user_V_loc"   --->   Operation 28 'load' 'tmp_out_user_V_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_loc_load = load i4 %tmp_out_strb_V_loc"   --->   Operation 29 'load' 'tmp_out_strb_V_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_loc_load = load i4 %tmp_out_keep_V_loc"   --->   Operation 30 'load' 'tmp_out_keep_V_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_out_data_V_loc_load = load i32 %tmp_out_data_V_loc"   --->   Operation 31 'load' 'tmp_out_data_V_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1_loc_load = load i1 %tmp_out_dest_V_1_loc"   --->   Operation 32 'load' 'tmp_out_dest_V_1_loc_load' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1_loc_load = load i1 %tmp_out_id_V_1_loc"   --->   Operation 33 'load' 'tmp_out_id_V_1_loc_load' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1_loc_load = load i1 %tmp_out_user_V_1_loc"   --->   Operation 34 'load' 'tmp_out_user_V_1_loc_load' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1_loc_load = load i4 %tmp_out_strb_V_1_loc"   --->   Operation 35 'load' 'tmp_out_strb_V_1_loc_load' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1_loc_load = load i4 %tmp_out_keep_V_1_loc"   --->   Operation 36 'load' 'tmp_out_keep_V_1_loc_load' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1_loc_load = load i32 %tmp_out_data_V_1_loc"   --->   Operation 37 'load' 'tmp_out_data_V_1_loc_load' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_54 = wait i32 @_ssdm_op_Wait"   --->   Operation 38 'wait' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.99ns)   --->   "%tmp_dest_V = select i1 %tmp, i1 %tmp_out_dest_V_1_loc_load, i1 %tmp_out_dest_V_loc_load" [equalizer.cpp:59]   --->   Operation 39 'select' 'tmp_dest_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.99ns)   --->   "%tmp_id_V = select i1 %tmp, i1 %tmp_out_id_V_1_loc_load, i1 %tmp_out_id_V_loc_load" [equalizer.cpp:59]   --->   Operation 40 'select' 'tmp_id_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.99ns)   --->   "%tmp_user_V = select i1 %tmp, i1 %tmp_out_user_V_1_loc_load, i1 %tmp_out_user_V_loc_load" [equalizer.cpp:59]   --->   Operation 41 'select' 'tmp_user_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.02ns)   --->   "%tmp_strb_V = select i1 %tmp, i4 %tmp_out_strb_V_1_loc_load, i4 %tmp_out_strb_V_loc_load" [equalizer.cpp:59]   --->   Operation 42 'select' 'tmp_strb_V' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.02ns)   --->   "%tmp_keep_V = select i1 %tmp, i4 %tmp_out_keep_V_1_loc_load, i4 %tmp_out_keep_V_loc_load" [equalizer.cpp:59]   --->   Operation 43 'select' 'tmp_keep_V' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.69ns)   --->   "%tmp_data_V = select i1 %tmp, i32 %tmp_out_data_V_1_loc_load, i32 %tmp_out_data_V_loc_load" [equalizer.cpp:59]   --->   Operation 44 'select' 'tmp_data_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 1, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 45 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [equalizer.cpp:3]   --->   Operation 46 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0" [equalizer.cpp:3]   --->   Operation 47 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 99, void @empty_9, void @empty_6, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_10, i32 1, i32 1, void @empty_11, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty_8, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_10, i32 1, i32 1, void @empty_11, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 1, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 68 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln90 = ret" [equalizer.cpp:90]   --->   Operation 69 'ret' 'ret_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ signal_shift_reg_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
coefs_read                (read         ) [ 000000]
tmp_out_data_V_1_loc      (alloca       ) [ 001110]
tmp_out_keep_V_1_loc      (alloca       ) [ 001110]
tmp_out_strb_V_1_loc      (alloca       ) [ 001110]
tmp_out_user_V_1_loc      (alloca       ) [ 001110]
tmp_out_id_V_1_loc        (alloca       ) [ 001110]
tmp_out_dest_V_1_loc      (alloca       ) [ 001110]
tmp_out_data_V_loc        (alloca       ) [ 001110]
tmp_out_keep_V_loc        (alloca       ) [ 001110]
tmp_out_strb_V_loc        (alloca       ) [ 001110]
tmp_out_user_V_loc        (alloca       ) [ 001110]
tmp_out_id_V_loc          (alloca       ) [ 001110]
tmp_out_dest_V_loc        (alloca       ) [ 001110]
empty                     (add          ) [ 000000]
trunc_ln0                 (partselect   ) [ 001100]
trunc_ln                  (partselect   ) [ 001100]
empty_53                  (wait         ) [ 000000]
targetBlock               (call         ) [ 000000]
tmp                       (bitselect    ) [ 000010]
tmp_out_dest_V_loc_load   (load         ) [ 000000]
tmp_out_id_V_loc_load     (load         ) [ 000000]
tmp_out_user_V_loc_load   (load         ) [ 000000]
tmp_out_strb_V_loc_load   (load         ) [ 000000]
tmp_out_keep_V_loc_load   (load         ) [ 000000]
tmp_out_data_V_loc_load   (load         ) [ 000000]
tmp_out_dest_V_1_loc_load (load         ) [ 000000]
tmp_out_id_V_1_loc_load   (load         ) [ 000000]
tmp_out_user_V_1_loc_load (load         ) [ 000000]
tmp_out_strb_V_1_loc_load (load         ) [ 000000]
tmp_out_keep_V_1_loc_load (load         ) [ 000000]
tmp_out_data_V_1_loc_load (load         ) [ 000000]
empty_54                  (wait         ) [ 000000]
tmp_dest_V                (select       ) [ 000001]
tmp_id_V                  (select       ) [ 000001]
tmp_user_V                (select       ) [ 000001]
tmp_strb_V                (select       ) [ 000001]
tmp_keep_V                (select       ) [ 000001]
tmp_data_V                (select       ) [ 000001]
spectopmodule_ln3         (spectopmodule) [ 000000]
specinterface_ln3         (specinterface) [ 000000]
specinterface_ln0         (specinterface) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
specinterface_ln0         (specinterface) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
specinterface_ln0         (specinterface) [ 000000]
specinterface_ln0         (specinterface) [ 000000]
specinterface_ln0         (specinterface) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000]
write_ln304               (write        ) [ 000000]
ret_ln90                  (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coefs">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_r_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_r_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_r_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_r_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_r_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_r_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_r_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="signal_shift_reg_31">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_31"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="signal_shift_reg_30">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_30"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="signal_shift_reg_29">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_29"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="signal_shift_reg_28">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_28"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="signal_shift_reg_27">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_27"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="signal_shift_reg_26">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_26"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="signal_shift_reg_25">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_25"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="signal_shift_reg_24">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_24"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="signal_shift_reg_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="signal_shift_reg_22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="signal_shift_reg_21">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_21"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="signal_shift_reg_20">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_20"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="signal_shift_reg_19">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="signal_shift_reg_18">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_18"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="signal_shift_reg_17">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_17"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="signal_shift_reg_16">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="signal_shift_reg_15">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="signal_shift_reg_14">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_14"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="signal_shift_reg_13">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="signal_shift_reg_12">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_12"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="signal_shift_reg_11">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="signal_shift_reg_10">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="signal_shift_reg_9">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="signal_shift_reg_8">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="signal_shift_reg_7">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="signal_shift_reg_6">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="signal_shift_reg_5">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="signal_shift_reg_4">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="signal_shift_reg_3">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="signal_shift_reg_2">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="signal_shift_reg_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="signal_shift_reg_0">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_0"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Running_Loop"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_out_data_V_1_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_data_V_1_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_out_keep_V_1_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_keep_V_1_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_out_strb_V_1_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_strb_V_1_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_out_user_V_1_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_user_V_1_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_out_id_V_1_loc_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_id_V_1_loc/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_out_dest_V_1_loc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_dest_V_1_loc/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_out_data_V_loc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_data_V_loc/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_out_keep_V_loc_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_keep_V_loc/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_out_strb_V_loc_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_strb_V_loc/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_out_user_V_loc_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_user_V_loc/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_out_id_V_loc_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_id_V_loc/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_out_dest_V_loc_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_dest_V_loc/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="coefs_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coefs_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="0" index="3" bw="4" slack="0"/>
<pin id="219" dir="0" index="4" bw="1" slack="0"/>
<pin id="220" dir="0" index="5" bw="1" slack="0"/>
<pin id="221" dir="0" index="6" bw="1" slack="0"/>
<pin id="222" dir="0" index="7" bw="1" slack="0"/>
<pin id="223" dir="0" index="8" bw="32" slack="0"/>
<pin id="224" dir="0" index="9" bw="4" slack="0"/>
<pin id="225" dir="0" index="10" bw="4" slack="0"/>
<pin id="226" dir="0" index="11" bw="1" slack="0"/>
<pin id="227" dir="0" index="12" bw="1" slack="0"/>
<pin id="228" dir="0" index="13" bw="1" slack="0"/>
<pin id="229" dir="0" index="14" bw="1" slack="0"/>
<pin id="230" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_equalizer_Pipeline_Running_Loop_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="62" slack="1"/>
<pin id="244" dir="0" index="3" bw="62" slack="1"/>
<pin id="245" dir="0" index="4" bw="32" slack="0"/>
<pin id="246" dir="0" index="5" bw="4" slack="0"/>
<pin id="247" dir="0" index="6" bw="4" slack="0"/>
<pin id="248" dir="0" index="7" bw="1" slack="0"/>
<pin id="249" dir="0" index="8" bw="1" slack="0"/>
<pin id="250" dir="0" index="9" bw="1" slack="0"/>
<pin id="251" dir="0" index="10" bw="1" slack="0"/>
<pin id="252" dir="0" index="11" bw="32" slack="0"/>
<pin id="253" dir="0" index="12" bw="4" slack="0"/>
<pin id="254" dir="0" index="13" bw="4" slack="0"/>
<pin id="255" dir="0" index="14" bw="1" slack="0"/>
<pin id="256" dir="0" index="15" bw="1" slack="0"/>
<pin id="257" dir="0" index="16" bw="1" slack="0"/>
<pin id="258" dir="0" index="17" bw="1" slack="0"/>
<pin id="259" dir="0" index="18" bw="1" slack="1"/>
<pin id="260" dir="0" index="19" bw="1" slack="1"/>
<pin id="261" dir="0" index="20" bw="1" slack="1"/>
<pin id="262" dir="0" index="21" bw="4" slack="1"/>
<pin id="263" dir="0" index="22" bw="4" slack="1"/>
<pin id="264" dir="0" index="23" bw="32" slack="1"/>
<pin id="265" dir="0" index="24" bw="1" slack="1"/>
<pin id="266" dir="0" index="25" bw="1" slack="1"/>
<pin id="267" dir="0" index="26" bw="1" slack="1"/>
<pin id="268" dir="0" index="27" bw="4" slack="1"/>
<pin id="269" dir="0" index="28" bw="4" slack="1"/>
<pin id="270" dir="0" index="29" bw="32" slack="1"/>
<pin id="271" dir="0" index="30" bw="32" slack="0"/>
<pin id="272" dir="0" index="31" bw="32" slack="0"/>
<pin id="273" dir="0" index="32" bw="32" slack="0"/>
<pin id="274" dir="0" index="33" bw="32" slack="0"/>
<pin id="275" dir="0" index="34" bw="32" slack="0"/>
<pin id="276" dir="0" index="35" bw="32" slack="0"/>
<pin id="277" dir="0" index="36" bw="32" slack="0"/>
<pin id="278" dir="0" index="37" bw="32" slack="0"/>
<pin id="279" dir="0" index="38" bw="32" slack="0"/>
<pin id="280" dir="0" index="39" bw="32" slack="0"/>
<pin id="281" dir="0" index="40" bw="32" slack="0"/>
<pin id="282" dir="0" index="41" bw="32" slack="0"/>
<pin id="283" dir="0" index="42" bw="32" slack="0"/>
<pin id="284" dir="0" index="43" bw="32" slack="0"/>
<pin id="285" dir="0" index="44" bw="32" slack="0"/>
<pin id="286" dir="0" index="45" bw="32" slack="0"/>
<pin id="287" dir="0" index="46" bw="32" slack="0"/>
<pin id="288" dir="0" index="47" bw="32" slack="0"/>
<pin id="289" dir="0" index="48" bw="32" slack="0"/>
<pin id="290" dir="0" index="49" bw="32" slack="0"/>
<pin id="291" dir="0" index="50" bw="32" slack="0"/>
<pin id="292" dir="0" index="51" bw="32" slack="0"/>
<pin id="293" dir="0" index="52" bw="32" slack="0"/>
<pin id="294" dir="0" index="53" bw="32" slack="0"/>
<pin id="295" dir="0" index="54" bw="32" slack="0"/>
<pin id="296" dir="0" index="55" bw="32" slack="0"/>
<pin id="297" dir="0" index="56" bw="32" slack="0"/>
<pin id="298" dir="0" index="57" bw="32" slack="0"/>
<pin id="299" dir="0" index="58" bw="32" slack="0"/>
<pin id="300" dir="0" index="59" bw="32" slack="0"/>
<pin id="301" dir="0" index="60" bw="32" slack="0"/>
<pin id="302" dir="0" index="61" bw="32" slack="0"/>
<pin id="303" dir="1" index="62" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="empty_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln0_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="62" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="0"/>
<pin id="361" dir="0" index="2" bw="3" slack="0"/>
<pin id="362" dir="0" index="3" bw="7" slack="0"/>
<pin id="363" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln0/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="62" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="0" index="2" bw="3" slack="0"/>
<pin id="372" dir="0" index="3" bw="7" slack="0"/>
<pin id="373" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="2" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_out_dest_V_loc_load_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="3"/>
<pin id="388" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_dest_V_loc_load/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_out_id_V_loc_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="3"/>
<pin id="391" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_id_V_loc_load/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_out_user_V_loc_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="3"/>
<pin id="394" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_user_V_loc_load/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_out_strb_V_loc_load_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="3"/>
<pin id="397" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_strb_V_loc_load/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_out_keep_V_loc_load_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="3"/>
<pin id="400" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_keep_V_loc_load/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_out_data_V_loc_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="3"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_data_V_loc_load/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_out_dest_V_1_loc_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="3"/>
<pin id="406" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_dest_V_1_loc_load/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_out_id_V_1_loc_load_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="3"/>
<pin id="409" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_id_V_1_loc_load/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_out_user_V_1_loc_load_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="3"/>
<pin id="412" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_user_V_1_loc_load/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_out_strb_V_1_loc_load_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="3"/>
<pin id="415" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_strb_V_1_loc_load/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_out_keep_V_1_loc_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="3"/>
<pin id="418" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_keep_V_1_loc_load/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_out_data_V_1_loc_load_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="3"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_data_V_1_loc_load/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_dest_V_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_dest_V/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_id_V_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_id_V/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_user_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_user_V/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_strb_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="4" slack="0"/>
<pin id="449" dir="0" index="2" bw="4" slack="0"/>
<pin id="450" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_strb_V/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_keep_V_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="4" slack="0"/>
<pin id="457" dir="0" index="2" bw="4" slack="0"/>
<pin id="458" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_keep_V/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_data_V_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V/4 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_out_data_V_1_loc_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_data_V_1_loc "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_out_keep_V_1_loc_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="1"/>
<pin id="478" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_keep_V_1_loc "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_out_strb_V_1_loc_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="1"/>
<pin id="484" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_strb_V_1_loc "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_out_user_V_1_loc_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_user_V_1_loc "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_out_id_V_1_loc_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_id_V_1_loc "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_out_dest_V_1_loc_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_dest_V_1_loc "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_out_data_V_loc_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_data_V_loc "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_out_keep_V_loc_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="1"/>
<pin id="514" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_keep_V_loc "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp_out_strb_V_loc_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="1"/>
<pin id="520" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_strb_V_loc "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_out_user_V_loc_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_user_V_loc "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_out_id_V_loc_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_id_V_loc "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_out_dest_V_loc_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_dest_V_loc "/>
</bind>
</comp>

<comp id="542" class="1005" name="trunc_ln0_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="62" slack="1"/>
<pin id="544" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln0 "/>
</bind>
</comp>

<comp id="547" class="1005" name="trunc_ln_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="62" slack="1"/>
<pin id="549" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="552" class="1005" name="tmp_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_dest_V_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_id_V_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp_user_V_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_strb_V_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="1"/>
<pin id="579" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_keep_V_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="1"/>
<pin id="584" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_data_V_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="98" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="98" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="98" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="98" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="98" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="98" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="98" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="98" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="98" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="98" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="98" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="98" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="96" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="231"><net_src comp="116" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="232"><net_src comp="2" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="214" pin=4"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="214" pin=5"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="214" pin=6"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="214" pin=7"/></net>

<net id="239"><net_src comp="118" pin="0"/><net_sink comp="214" pin=12"/></net>

<net id="304"><net_src comp="110" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="305"><net_src comp="0" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="306"><net_src comp="18" pin="0"/><net_sink comp="240" pin=4"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="240" pin=5"/></net>

<net id="308"><net_src comp="22" pin="0"/><net_sink comp="240" pin=6"/></net>

<net id="309"><net_src comp="24" pin="0"/><net_sink comp="240" pin=7"/></net>

<net id="310"><net_src comp="26" pin="0"/><net_sink comp="240" pin=8"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="240" pin=9"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="240" pin=10"/></net>

<net id="313"><net_src comp="2" pin="0"/><net_sink comp="240" pin=11"/></net>

<net id="314"><net_src comp="4" pin="0"/><net_sink comp="240" pin=12"/></net>

<net id="315"><net_src comp="6" pin="0"/><net_sink comp="240" pin=13"/></net>

<net id="316"><net_src comp="8" pin="0"/><net_sink comp="240" pin=14"/></net>

<net id="317"><net_src comp="10" pin="0"/><net_sink comp="240" pin=15"/></net>

<net id="318"><net_src comp="12" pin="0"/><net_sink comp="240" pin=16"/></net>

<net id="319"><net_src comp="14" pin="0"/><net_sink comp="240" pin=17"/></net>

<net id="320"><net_src comp="32" pin="0"/><net_sink comp="240" pin=30"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="240" pin=31"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="240" pin=32"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="240" pin=33"/></net>

<net id="324"><net_src comp="40" pin="0"/><net_sink comp="240" pin=34"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="240" pin=35"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="240" pin=36"/></net>

<net id="327"><net_src comp="46" pin="0"/><net_sink comp="240" pin=37"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="240" pin=38"/></net>

<net id="329"><net_src comp="50" pin="0"/><net_sink comp="240" pin=39"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="240" pin=40"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="240" pin=41"/></net>

<net id="332"><net_src comp="56" pin="0"/><net_sink comp="240" pin=42"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="240" pin=43"/></net>

<net id="334"><net_src comp="60" pin="0"/><net_sink comp="240" pin=44"/></net>

<net id="335"><net_src comp="62" pin="0"/><net_sink comp="240" pin=45"/></net>

<net id="336"><net_src comp="64" pin="0"/><net_sink comp="240" pin=46"/></net>

<net id="337"><net_src comp="66" pin="0"/><net_sink comp="240" pin=47"/></net>

<net id="338"><net_src comp="68" pin="0"/><net_sink comp="240" pin=48"/></net>

<net id="339"><net_src comp="70" pin="0"/><net_sink comp="240" pin=49"/></net>

<net id="340"><net_src comp="72" pin="0"/><net_sink comp="240" pin=50"/></net>

<net id="341"><net_src comp="74" pin="0"/><net_sink comp="240" pin=51"/></net>

<net id="342"><net_src comp="76" pin="0"/><net_sink comp="240" pin=52"/></net>

<net id="343"><net_src comp="78" pin="0"/><net_sink comp="240" pin=53"/></net>

<net id="344"><net_src comp="80" pin="0"/><net_sink comp="240" pin=54"/></net>

<net id="345"><net_src comp="82" pin="0"/><net_sink comp="240" pin=55"/></net>

<net id="346"><net_src comp="84" pin="0"/><net_sink comp="240" pin=56"/></net>

<net id="347"><net_src comp="86" pin="0"/><net_sink comp="240" pin=57"/></net>

<net id="348"><net_src comp="88" pin="0"/><net_sink comp="240" pin=58"/></net>

<net id="349"><net_src comp="90" pin="0"/><net_sink comp="240" pin=59"/></net>

<net id="350"><net_src comp="92" pin="0"/><net_sink comp="240" pin=60"/></net>

<net id="351"><net_src comp="94" pin="0"/><net_sink comp="240" pin=61"/></net>

<net id="356"><net_src comp="208" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="100" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="102" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="104" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="106" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="374"><net_src comp="102" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="208" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="104" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="106" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="383"><net_src comp="112" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="240" pin="62"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="114" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="427"><net_src comp="404" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="386" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="429"><net_src comp="422" pin="3"/><net_sink comp="214" pin=14"/></net>

<net id="435"><net_src comp="407" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="389" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="437"><net_src comp="430" pin="3"/><net_sink comp="214" pin=13"/></net>

<net id="443"><net_src comp="410" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="392" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="445"><net_src comp="438" pin="3"/><net_sink comp="214" pin=11"/></net>

<net id="451"><net_src comp="413" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="395" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="453"><net_src comp="446" pin="3"/><net_sink comp="214" pin=10"/></net>

<net id="459"><net_src comp="416" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="460"><net_src comp="398" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="461"><net_src comp="454" pin="3"/><net_sink comp="214" pin=9"/></net>

<net id="467"><net_src comp="419" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="468"><net_src comp="401" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="469"><net_src comp="462" pin="3"/><net_sink comp="214" pin=8"/></net>

<net id="473"><net_src comp="160" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="240" pin=29"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="479"><net_src comp="164" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="240" pin=28"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="485"><net_src comp="168" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="240" pin=27"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="491"><net_src comp="172" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="240" pin=26"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="497"><net_src comp="176" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="240" pin=25"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="503"><net_src comp="180" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="240" pin=24"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="509"><net_src comp="184" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="240" pin=23"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="515"><net_src comp="188" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="240" pin=22"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="521"><net_src comp="192" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="240" pin=21"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="527"><net_src comp="196" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="240" pin=20"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="533"><net_src comp="200" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="240" pin=19"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="539"><net_src comp="204" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="240" pin=18"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="545"><net_src comp="358" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="240" pin=3"/></net>

<net id="550"><net_src comp="368" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="555"><net_src comp="378" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="565"><net_src comp="422" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="214" pin=14"/></net>

<net id="570"><net_src comp="430" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="214" pin=13"/></net>

<net id="575"><net_src comp="438" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="214" pin=11"/></net>

<net id="580"><net_src comp="446" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="214" pin=10"/></net>

<net id="585"><net_src comp="454" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="214" pin=9"/></net>

<net id="590"><net_src comp="462" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="214" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 }
	Port: output_r_V_data_V | {2 3 5 }
	Port: output_r_V_keep_V | {2 3 5 }
	Port: output_r_V_strb_V | {2 3 5 }
	Port: output_r_V_user_V | {2 3 5 }
	Port: output_r_V_last_V | {2 3 5 }
	Port: output_r_V_id_V | {2 3 5 }
	Port: output_r_V_dest_V | {2 3 5 }
	Port: signal_shift_reg_31 | {2 3 }
	Port: signal_shift_reg_30 | {2 3 }
	Port: signal_shift_reg_29 | {2 3 }
	Port: signal_shift_reg_28 | {2 3 }
	Port: signal_shift_reg_27 | {2 3 }
	Port: signal_shift_reg_26 | {2 3 }
	Port: signal_shift_reg_25 | {2 3 }
	Port: signal_shift_reg_24 | {2 3 }
	Port: signal_shift_reg_23 | {2 3 }
	Port: signal_shift_reg_22 | {2 3 }
	Port: signal_shift_reg_21 | {2 3 }
	Port: signal_shift_reg_20 | {2 3 }
	Port: signal_shift_reg_19 | {2 3 }
	Port: signal_shift_reg_18 | {2 3 }
	Port: signal_shift_reg_17 | {2 3 }
	Port: signal_shift_reg_16 | {2 3 }
	Port: signal_shift_reg_15 | {2 3 }
	Port: signal_shift_reg_14 | {2 3 }
	Port: signal_shift_reg_13 | {2 3 }
	Port: signal_shift_reg_12 | {2 3 }
	Port: signal_shift_reg_11 | {2 3 }
	Port: signal_shift_reg_10 | {2 3 }
	Port: signal_shift_reg_9 | {2 3 }
	Port: signal_shift_reg_8 | {2 3 }
	Port: signal_shift_reg_7 | {2 3 }
	Port: signal_shift_reg_6 | {2 3 }
	Port: signal_shift_reg_5 | {2 3 }
	Port: signal_shift_reg_4 | {2 3 }
	Port: signal_shift_reg_3 | {2 3 }
	Port: signal_shift_reg_2 | {2 3 }
	Port: signal_shift_reg_1 | {2 3 }
	Port: signal_shift_reg_0 | {2 3 }
 - Input state : 
	Port: equalizer : gmem | {2 3 }
	Port: equalizer : coefs | {1 }
	Port: equalizer : input_r_V_data_V | {2 3 }
	Port: equalizer : input_r_V_keep_V | {2 3 }
	Port: equalizer : input_r_V_strb_V | {2 3 }
	Port: equalizer : input_r_V_user_V | {2 3 }
	Port: equalizer : input_r_V_last_V | {2 3 }
	Port: equalizer : input_r_V_id_V | {2 3 }
	Port: equalizer : input_r_V_dest_V | {2 3 }
	Port: equalizer : signal_shift_reg_31 | {2 3 }
	Port: equalizer : signal_shift_reg_30 | {2 3 }
	Port: equalizer : signal_shift_reg_29 | {2 3 }
	Port: equalizer : signal_shift_reg_28 | {2 3 }
	Port: equalizer : signal_shift_reg_27 | {2 3 }
	Port: equalizer : signal_shift_reg_26 | {2 3 }
	Port: equalizer : signal_shift_reg_25 | {2 3 }
	Port: equalizer : signal_shift_reg_24 | {2 3 }
	Port: equalizer : signal_shift_reg_23 | {2 3 }
	Port: equalizer : signal_shift_reg_22 | {2 3 }
	Port: equalizer : signal_shift_reg_21 | {2 3 }
	Port: equalizer : signal_shift_reg_20 | {2 3 }
	Port: equalizer : signal_shift_reg_19 | {2 3 }
	Port: equalizer : signal_shift_reg_18 | {2 3 }
	Port: equalizer : signal_shift_reg_17 | {2 3 }
	Port: equalizer : signal_shift_reg_16 | {2 3 }
	Port: equalizer : signal_shift_reg_15 | {2 3 }
	Port: equalizer : signal_shift_reg_14 | {2 3 }
	Port: equalizer : signal_shift_reg_13 | {2 3 }
	Port: equalizer : signal_shift_reg_12 | {2 3 }
	Port: equalizer : signal_shift_reg_11 | {2 3 }
	Port: equalizer : signal_shift_reg_10 | {2 3 }
	Port: equalizer : signal_shift_reg_9 | {2 3 }
	Port: equalizer : signal_shift_reg_8 | {2 3 }
	Port: equalizer : signal_shift_reg_7 | {2 3 }
	Port: equalizer : signal_shift_reg_6 | {2 3 }
	Port: equalizer : signal_shift_reg_5 | {2 3 }
	Port: equalizer : signal_shift_reg_4 | {2 3 }
	Port: equalizer : signal_shift_reg_3 | {2 3 }
	Port: equalizer : signal_shift_reg_2 | {2 3 }
	Port: equalizer : signal_shift_reg_1 | {2 3 }
	Port: equalizer : signal_shift_reg_0 | {2 3 }
  - Chain level:
	State 1
		trunc_ln0 : 1
	State 2
	State 3
		tmp : 1
	State 4
		tmp_dest_V : 1
		tmp_id_V : 1
		tmp_user_V : 1
		tmp_strb_V : 1
		tmp_keep_V : 1
		tmp_data_V : 1
		write_ln304 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   call   | grp_equalizer_Pipeline_Running_Loop_fu_240 |    99   | 11.2353 |   9611  |   2889  |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    add   |                empty_fu_352                |    0    |    0    |    0    |    71   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              tmp_dest_V_fu_422             |    0    |    0    |    0    |    2    |
|          |               tmp_id_V_fu_430              |    0    |    0    |    0    |    2    |
|  select  |              tmp_user_V_fu_438             |    0    |    0    |    0    |    2    |
|          |              tmp_strb_V_fu_446             |    0    |    0    |    0    |    4    |
|          |              tmp_keep_V_fu_454             |    0    |    0    |    0    |    4    |
|          |              tmp_data_V_fu_462             |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   read   |           coefs_read_read_fu_208           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   write  |              grp_write_fu_214              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|partselect|              trunc_ln0_fu_358              |    0    |    0    |    0    |    0    |
|          |               trunc_ln_fu_368              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
| bitselect|                 tmp_fu_378                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    99   | 11.2353 |   9611  |   3006  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     tmp_data_V_reg_587     |   32   |
|     tmp_dest_V_reg_562     |    1   |
|      tmp_id_V_reg_567      |    1   |
|     tmp_keep_V_reg_582     |    4   |
|tmp_out_data_V_1_loc_reg_470|   32   |
| tmp_out_data_V_loc_reg_506 |   32   |
|tmp_out_dest_V_1_loc_reg_500|    1   |
| tmp_out_dest_V_loc_reg_536 |    1   |
| tmp_out_id_V_1_loc_reg_494 |    1   |
|  tmp_out_id_V_loc_reg_530  |    1   |
|tmp_out_keep_V_1_loc_reg_476|    4   |
| tmp_out_keep_V_loc_reg_512 |    4   |
|tmp_out_strb_V_1_loc_reg_482|    4   |
| tmp_out_strb_V_loc_reg_518 |    4   |
|tmp_out_user_V_1_loc_reg_488|    1   |
| tmp_out_user_V_loc_reg_524 |    1   |
|         tmp_reg_552        |    1   |
|     tmp_strb_V_reg_577     |    4   |
|     tmp_user_V_reg_572     |    1   |
|      trunc_ln0_reg_542     |   62   |
|      trunc_ln_reg_547      |   62   |
+----------------------------+--------+
|            Total           |   254  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_214 |  p8  |   2  |  32  |   64   ||    9    |
| grp_write_fu_214 |  p9  |   2  |   4  |    8   ||    9    |
| grp_write_fu_214 |  p10 |   2  |   4  |    8   ||    9    |
| grp_write_fu_214 |  p11 |   2  |   1  |    2   ||    9    |
| grp_write_fu_214 |  p13 |   2  |   1  |    2   ||    9    |
| grp_write_fu_214 |  p14 |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   86   ||  9.528  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   99   |   11   |  9611  |  3006  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |   254  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   99   |   20   |  9865  |  3060  |
+-----------+--------+--------+--------+--------+
