MODULE main

VAR
"clk" : word[1];
"fifo_1.in" : word[8];
"fifo_1.out" : word[8];
"fifo_1.clk" : word[1];
"fifo_1.cell_0" : word[8];
"fifo_1.cell_1" : word[8];
"fifo_1.cell_2" : word[8];
"fifo_1.cell_3" : word[8];
"fifo_1.cell_4" : word[8];
"fifo_1.cell_5" : word[8];
"cell_0" : word[8];
"cell_1" : word[8];
"cell_2" : word[8];
"cell_3" : word[8];
"cell_4" : word[8];
"cell_5" : word[8];
"input" : word[8];
"clk1" : word[1];
"clk2" : word[1];
"rst" : word[1];
"output" : word[8];
"out" : word[8];
"fifo_1.output" : word[8];
"fifo_1.fifo_1.cell_0" : word[8];
"fifo_1.fifo_1.cell_1" : word[8];
"fifo_1.fifo_1.cell_2" : word[8];
"fifo_1.fifo_1.cell_3" : word[8];
"fifo_1.fifo_1.cell_4" : word[8];
"fifo_1.fifo_1.cell_5" : word[8];
"fifo_1.input" : word[8];
"fifo_1.clk1" : word[1];
"fifo_1.clk2" : word[1];
"fifo_1.rst" : word[1];

INIT
TRUE &
("clk" = 0ud1_0);

INVAR
TRUE &
("fifo_1.clk" = "clk") &
("output" = "fifo_1.out") &
("fifo_1.in" = "input") &
("fifo_1.out" = "fifo_1.cell_5");

TRANS
TRUE &
(("clk" = 0ud1_0) <-> (next("clk") = 0ud1_1)) &
((! ((next("fifo_1.clk") = 0ud1_1) & ("fifo_1.clk" = 0ud1_0))) -> (("fifo_1.cell_5" = next("fifo_1.cell_5")) & ("fifo_1.cell_4" = next("fifo_1.cell_4")) & ("fifo_1.cell_3" = next("fifo_1.cell_3")) & ("fifo_1.cell_2" = next("fifo_1.cell_2")) & ("fifo_1.cell_1" = next("fifo_1.cell_1")) & ("fifo_1.cell_0" = next("fifo_1.cell_0")))) &
(((next("fifo_1.clk") = 0ud1_1) & ("fifo_1.clk" = 0ud1_0)) -> ((next("fifo_1.cell_5") = "fifo_1.cell_4") & (next("fifo_1.cell_4") = "fifo_1.cell_3") & (next("fifo_1.cell_3") = "fifo_1.cell_2") & (next("fifo_1.cell_2") = "fifo_1.cell_1") & (next("fifo_1.cell_1") = "fifo_1.cell_0") & (next("fifo_1.cell_0") = "fifo_1.in")));
