<?xml version='1.0' encoding='UTF-8'?>
<graphml xmlns="http://graphml.graphdrawing.org/xmlns">
  <graph id="model" edgedefault="directed">
    <!-- Sobel application definitions -->
    <node id="sobel/getPx" traits="SDFComb">
      <port name="combinator"/>
      <port name="imgInput"/>
      <port name="gx"/>
      <port name="gy"/>
      <data attr.name="production" attr.type="stringMap">
        <data attr.name="gx" attr.type="integer">6</data>
        <data attr.name="gy" attr.type="integer">6</data>
      </data>
    </node>
    <node id="sobel/Gx" traits="SDFComb">
      <port name="combinator"/>
      <port name="resx"/>
      <port name="gx"/>
      <data attr.name="consumption" attr.type="stringMap">
        <data attr.name="gx" attr.type="integer">6</data>
      </data>
      <data attr.name="production" attr.type="stringMap">
        <data attr.name="resx" attr.type="integer">1</data>
      </data>
    </node>
    <node id="sobel/Gy" traits="SDFComb">
      <port name="combinator"/>
      <port name="gy"/>
      <port name="resy"/>
      <data attr.name="consumption" attr.type="stringMap">
        <data attr.name="gy" attr.type="integer">6</data>
      </data>
      <data attr.name="production" attr.type="stringMap">
        <data attr.name="resy" attr.type="integer">1</data>
      </data>
    </node>
    <node id="sobel/Abs" traits="SDFComb">
      <port name="combinator"/>
      <port name="resx"/>
      <port name="imgOutput"/>
      <port name="resy"/>
      <data attr.name="consumption" attr.type="stringMap">
        <data attr.name="resx" attr.type="integer">1</data>
        <data attr.name="resy" attr.type="integer">1</data>
      </data>
    </node>
    <node id="gxsig" traits="Signal">
      <port name="fifoIn"/>
      <port name="fifoOut"/>
      <data attr.name="size" attr.type="integer">8</data>
    </node>
    <node id="gysig" traits="Signal">
      <port name="fifoIn"/>
      <port name="fifoOut"/>
      <data attr.name="size" attr.type="integer">8</data>
    </node>
    <node id="absxsig" traits="Signal">
      <port name="fifoIn"/>
      <port name="fifoOut"/>
      <data attr.name="size" attr.type="integer">8</data>
    </node>
    <node id="absysig" traits="Signal">
      <port name="fifoIn"/>
      <port name="fifoOut"/>
      <data attr.name="size" attr.type="integer">8</data>
    </node>
    <!-- application ends here -->
    <!-- middle platform starts here -->
    <node id="order_1" traits="TimeTriggeredScheduler"/>
    <node id="order_2" traits="TimeTriggeredScheduler"/>
    <node id="order_3" traits="TimeTriggeredScheduler"/>
    <node id="order_4" traits="TimeTriggeredScheduler"/>
    <node id="order_5" traits="TimeTriggeredScheduler"/>
    <!-- middle platform ends here -->
    <!-- low platform starts here -->
    <node id="tile1" traits="AbstractProcessingComponent">
      <port name="communication"/>
      <port name="execution"/>
    </node>
    <node id="tile2" traits="AbstractProcessingComponent">
      <port name="communication"/>
      <port name="execution"/>
    </node>
    <node id="tile3" traits="AbstractProcessingComponent">
      <port name="communication"/>
      <port name="execution"/>
    </node>
    <node id="tile4" traits="AbstractProcessingComponent">
      <port name="communication"/>
      <port name="execution"/>
    </node>
    <node id="tdmabus1" traits="TimeDivisionMultiplexer">
      <port name="requester"/>
      <port name="communication"/>
      <port name="timeslots"/>
      <data attr.name="slots" attr.type="integer">4</data>
    </node>
    <!-- low platform ends here -->
    <node id="getPxWCET" traits="WCET">
      <port name="processor"/>
      <port name="process"/>
      <port name="platform"/>
      <port name="application"/>
      <data attr.name="time" attr.type="integer">4356</data>
    </node>
    <node id="gxWCET" traits="WCET">
      <port name="processor"/>
      <port name="process"/>
      <port name="platform"/>
      <port name="application"/>
      <data attr.name="time" attr.type="integer">4147</data>
    </node>
    <node id="gyWCET" traits="WCET">
      <port name="processor"/>
      <port name="process"/>
      <port name="platform"/>
      <port name="application"/>
      <data attr.name="time" attr.type="integer">4146</data>
    </node>
    <node id="absWCET" traits="WCET">
      <port name="processor"/>
      <port name="process"/>
      <port name="platform"/>
      <port name="application"/>
      <data attr.name="time" attr.type="integer">1411</data>
    </node>
    <node id="gxsigWCCT" traits="WCCT">
      <port name="signal"/>
      <port name="reciever"/>
      <port name="sender"/>
      <data attr.name="time" attr.type="integer">1</data>
    </node>
    <node id="gysigWCCT" traits="WCCT">
      <port name="signal"/>
      <port name="reciever"/>
      <port name="sender"/>
      <data attr.name="time" attr.type="integer">1</data>
    </node>
    <node id="absxsigWCCT" traits="WCCT">
      <port name="signal"/>
      <port name="reciever"/>
      <port name="sender"/>
      <data attr.name="time" attr.type="integer">1</data>
    </node>
    <node id="absysigWCCT" traits="WCCT">
      <port name="signal"/>
      <port name="reciever"/>
      <port name="sender"/>
      <data attr.name="time" attr.type="integer">1</data>
    </node>
    <node id="min_throughput_obj" traits="MinimumThroughput">
      <data attr.name="apriori_importance" attr.type="integer">1</data>
    </node>
    <edge source="sobel/getPx" target="gxsig" traits="Output" sourceport="gx" targetport="fifoIn"/>
    <edge source="sobel/getPx" target="gysig" traits="Output" sourceport="gy" targetport="fifoIn"/>
    <edge source="sobel/Gx" target="absxsig" traits="Output" sourceport="resx" targetport="fifoIn"/>
    <edge source="sobel/Gy" target="absysig" traits="Output" sourceport="resy" targetport="fifoIn"/>
    <edge source="gxsig" target="sobel/Gx" traits="Output" sourceport="fifoOut" targetport="gx"/>
    <edge source="gysig" target="sobel/Gy" traits="Output" sourceport="fifoOut" targetport="gy"/>
    <edge source="absxsig" target="sobel/Abs" traits="Output" sourceport="fifoOut" targetport="resx"/>
    <edge source="absysig" target="sobel/Abs" traits="Output" sourceport="fifoOut" targetport="resy"/>
    <edge source="tile1" target="order_1" type="AbstractMapping" sourceport="execution"/>
    <edge source="tile2" target="order_2" type="AbstractMapping" sourceport="execution"/>
    <edge source="tile3" target="order_3" type="AbstractMapping" sourceport="execution"/>
    <edge source="tile4" target="order_4" type="AbstractMapping" sourceport="execution"/>
    <edge source="tdmabus1" target="order_5" type="AbstractMapping" sourceport="timeslots"/>
    <edge source="tile1" target="tdmabus1" traits="AbstractPhysicalConnection" sourceport="communication"/>
    <edge source="tile2" target="tdmabus1" traits="AbstractPhysicalConnection" sourceport="communication"/>
    <edge source="tile3" target="tdmabus1" traits="AbstractPhysicalConnection" sourceport="communication"/>
    <edge source="tile4" target="tdmabus1" traits="AbstractPhysicalConnection" sourceport="communication"/>
    <edge source="tdmabus1" target="tile1" traits="AbstractPhysicalConnection" sourceport="communication"/>
    <edge source="tdmabus1" target="tile2" traits="AbstractPhysicalConnection" sourceport="communication"/>
    <edge source="tdmabus1" target="tile3" traits="AbstractPhysicalConnection" sourceport="communication"/>
    <edge source="tdmabus1" target="tile4" traits="AbstractPhysicalConnection" sourceport="communication"/>
    <edge source="getPxWCET" target="sobel/getPx" traits="Annotation" sourceport="application"/>
    <edge source="getPxWCET" target="tile1" traits="Annotation" sourceport="platform"/>
    <edge source="getPxWCET" target="tile2" traits="Annotation" sourceport="platform"/>
    <edge source="getPxWCET" target="tile3" traits="Annotation" sourceport="platform"/>
    <edge source="getPxWCET" target="tile4" traits="Annotation" sourceport="platform"/>
    <edge source="gxWCET" target="sobel/Gx" traits="Annotation" sourceport="application"/>
    <edge source="gxWCET" target="tile1" traits="Annotation" sourceport="platform"/>
    <edge source="gxWCET" target="tile2" traits="Annotation" sourceport="platform"/>
    <edge source="gxWCET" target="tile3" traits="Annotation" sourceport="platform"/>
    <edge source="gxWCET" target="tile4" traits="Annotation" sourceport="platform"/>
    <edge source="gyWCET" target="sobel/Gy" traits="Annotation" sourceport="application"/>
    <edge source="gyWCET" target="tile1" traits="Annotation" sourceport="platform"/>
    <edge source="gyWCET" target="tile2" traits="Annotation" sourceport="platform"/>
    <edge source="gyWCET" target="tile3" traits="Annotation" sourceport="platform"/>
    <edge source="gyWCET" target="tile4" traits="Annotation" sourceport="platform"/>
    <edge source="absWCET" target="sobel/Abs" traits="Annotation" sourceport="application"/>
    <edge source="absWCET" target="tile1" traits="Annotation" sourceport="platform"/>
    <edge source="absWCET" target="tile2" traits="Annotation" sourceport="platform"/>
    <edge source="absWCET" target="tile3" traits="Annotation" sourceport="platform"/>
    <edge source="absWCET" target="tile4" traits="Annotation" sourceport="platform"/>
    <edge source="gxsigWCCT" target="gxsig" traits="Annotation"/>
    <edge source="gxsigWCCT" target="tdmabus1" traits="Annotation"/>
    <edge source="gysigWCCT" target="gysig" traits="Annotation"/>
    <edge source="gysigWCCT" target="tdmabus1" traits="Annotation"/>
    <edge source="absxsigWCCT" target="absxsig" traits="Annotation"/>
    <edge source="absxsigWCCT" target="tdmabus1" traits="Annotation"/>
    <edge source="absysigWCCT" target="tdmabus1" traits="Annotation"/>
    <edge source="absysigWCCT" target="absysig" traits="Annotation"/>
    <edge source="min_throughput_obj" target="sobel/getPx" traits="Annotation"/>
    <edge source="min_throughput_obj" target="sobel/Gx" traits="Annotation"/>
    <edge source="min_throughput_obj" target="sobel/Gy" traits="Annotation"/>
    <edge source="min_throughput_obj" target="sobel/Abs" traits="Annotation"/>
  </graph>
</graphml>
