#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000086cd00 .scope module, "testDataRAM" "testDataRAM" 2 149;
 .timescale 0 0;
v000000000087fb30_0 .var "D_Address", 31 0;
v000000000087fbd0_0 .var "D_DataIn", 31 0;
v000000000087fc70_0 .net "D_DataOut", 31 0, v0000000000873230_0;  1 drivers
v000000000087fd10_0 .var "D_Enable", 0 0;
v000000000087fdb0_0 .var "D_Mode", 1 0;
v00000000008fea80_0 .var "D_ReadWrite", 0 0;
v00000000008feda0_0 .var/i "D_code", 31 0;
v00000000008fe4e0_0 .var/i "D_inFile", 31 0;
S_000000000086fe30 .scope module, "ramD" "dataRAM256x8" 2 160, 2 9 0, S_000000000086cd00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "ReadWrite";
    .port_info 3 /INPUT 32 "Address";
    .port_info 4 /INPUT 32 "DataIn";
    .port_info 5 /INPUT 2 "Mode";
v00000000008a0670_0 .net "Address", 31 0, v000000000087fb30_0;  1 drivers
v00000000008a3380_0 .net "DataIn", 31 0, v000000000087fbd0_0;  1 drivers
v0000000000873230_0 .var "DataOut", 31 0;
v00000000008732d0_0 .net "Enable", 0 0, v000000000087fd10_0;  1 drivers
v0000000000874380 .array "Mem", 255 0, 7 0;
v0000000000874420_0 .net "Mode", 1 0, v000000000087fdb0_0;  1 drivers
v000000000086ffc0_0 .net "ReadWrite", 0 0, v00000000008fea80_0;  1 drivers
v0000000000870060_0 .var "temp", 31 0;
E_0000000000871420 .event edge, v000000000086ffc0_0, v00000000008732d0_0;
S_00000000008a31f0 .scope module, "testInstRAM" "testInstRAM" 2 89;
 .timescale 0 0;
v00000000008fe760_0 .var "I_Address", 31 0;
v00000000008fe260_0 .net "I_DataOut", 31 0, v00000000008fe300_0;  1 drivers
v00000000008fe580_0 .var "I_Enable", 0 0;
v00000000008fe080_0 .var/i "I_code", 31 0;
v00000000008feee0_0 .var/i "I_inFile", 31 0;
v00000000008fe120_0 .var "data", 7 0;
S_00000000008891e0 .scope module, "ramI" "instRAM256x8" 2 98, 2 1 0, S_00000000008a31f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 32 "Address";
v00000000008fe6c0_0 .net "Address", 31 0, v00000000008fe760_0;  1 drivers
v00000000008fe300_0 .var "DataOut", 31 0;
v00000000008fef80_0 .net "Enable", 0 0, v00000000008fe580_0;  1 drivers
v00000000008fee40 .array "Mem", 255 0, 7 0;
E_00000000008714e0 .event edge, v00000000008fef80_0;
    .scope S_000000000086fe30;
T_0 ;
    %wait E_0000000000871420;
    %load/vec4 v00000000008732d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000000000086ffc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000000874420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.4 ;
    %ix/getv 4, v00000000008a0670_0;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %store/vec4 v0000000000873230_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %ix/getv 4, v00000000008a0670_0;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000873230_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %ix/getv 4, v00000000008a0670_0;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000873230_0, 0, 32;
    %jmp T_0.8;
T_0.7 ;
    %ix/getv 4, v00000000008a0670_0;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000873230_0, 0, 32;
    %delay 6, 0;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 4, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 5, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 6, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000873230_0, 0, 32;
    %load/vec4 v0000000000873230_0;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 7, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000874380, 4;
    %pad/u 32;
    %add;
    %store/vec4 v0000000000873230_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000000874420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v00000000008a3380_0;
    %pad/u 8;
    %ix/getv 4, v00000000008a0670_0;
    %store/vec4a v0000000000874380, 4, 0;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v00000000008a3380_0;
    %pushi/vec4 65280, 0, 32;
    %and;
    %store/vec4 v0000000000870060_0, 0, 32;
    %load/vec4 v0000000000870060_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000000870060_0, 0, 32;
    %load/vec4 v0000000000870060_0;
    %pad/u 8;
    %ix/getv 4, v00000000008a0670_0;
    %store/vec4a v0000000000874380, 4, 0;
    %load/vec4 v00000000008a3380_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0000000000870060_0, 0, 32;
    %load/vec4 v0000000000870060_0;
    %pad/u 8;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000874380, 4, 0;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v00000000008a3380_0;
    %pushi/vec4 4278190080, 0, 32;
    %and;
    %store/vec4 v0000000000870060_0, 0, 32;
    %load/vec4 v0000000000870060_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000000870060_0, 0, 32;
    %load/vec4 v0000000000870060_0;
    %pad/u 8;
    %ix/getv 4, v00000000008a0670_0;
    %store/vec4a v0000000000874380, 4, 0;
    %load/vec4 v00000000008a3380_0;
    %pushi/vec4 16711680, 0, 32;
    %and;
    %store/vec4 v0000000000870060_0, 0, 32;
    %load/vec4 v0000000000870060_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000000870060_0, 0, 32;
    %load/vec4 v0000000000870060_0;
    %pad/u 8;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000874380, 4, 0;
    %load/vec4 v00000000008a3380_0;
    %pushi/vec4 65280, 0, 32;
    %and;
    %store/vec4 v0000000000870060_0, 0, 32;
    %load/vec4 v0000000000870060_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000000870060_0, 0, 32;
    %load/vec4 v0000000000870060_0;
    %pad/u 8;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000874380, 4, 0;
    %load/vec4 v00000000008a3380_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0000000000870060_0, 0, 32;
    %load/vec4 v0000000000870060_0;
    %pad/u 8;
    %load/vec4 v00000000008a0670_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000874380, 4, 0;
    %jmp T_0.13;
T_0.12 ;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000086cd00;
T_1 ;
    %delay 200, 0;
    %vpi_func 2 164 "$fopen" 32, "PF1_Gonzalez_Ortiz_Samuel_ramdata.txt", "r" {0 0 0};
    %store/vec4 v00000000008fe4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000087fb30_0, 0, 32;
    %vpi_call 2 166 "$display", "\000" {0 0 0};
    %vpi_call 2 167 "$display", "Data RAM was precharged with the following data:" {0 0 0};
    %vpi_call 2 168 "$display", "        Address   Data" {0 0 0};
T_1.0 ;
    %vpi_func 2 169 "$feof" 32, v00000000008fe4e0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %delay 1, 0;
    %vpi_func 2 171 "$fscanf" 32, v00000000008fe4e0_0, "%b", v000000000087fbd0_0 {0 0 0};
    %store/vec4 v00000000008feda0_0, 0, 32;
    %delay 7, 0;
    %vpi_call 2 172 "$display", "%d        %b", v000000000087fb30_0, &A<v0000000000874380, v000000000087fb30_0 > {0 0 0};
    %delay 2, 0;
    %load/vec4 v000000000087fb30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000087fb30_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 175 "$fclose", v00000000008fe4e0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000000000086cd00;
T_2 ;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000087fdb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fea80_0, 0, 1;
    %pushi/vec4 16, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_000000000086cd00;
T_3 ;
    %delay 600, 0;
    %vpi_call 2 197 "$display", "\000" {0 0 0};
    %vpi_call 2 198 "$display", "Testing Data RAM (case 1):" {0 0 0};
    %vpi_call 2 199 "$display", "        Address   R/W   Data In   Data Out" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fea80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000087fdb0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000087fb30_0, 0, 32;
    %pushi/vec4 4, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %vpi_call 2 209 "$display", "%d        %b     %h        %h", v000000000087fb30_0, v00000000008fea80_0, v000000000087fbd0_0, v000000000087fc70_0 {0 0 0};
    %load/vec4 v000000000087fb30_0;
    %addi 4, 0, 32;
    %store/vec4 v000000000087fb30_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_000000000086cd00;
T_4 ;
    %delay 650, 0;
    %vpi_call 2 217 "$display", "\000" {0 0 0};
    %vpi_call 2 218 "$display", "Testing Data RAM (case 2):" {0 0 0};
    %vpi_call 2 219 "$display", "        Address   R/W   Data In   Data Out" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fea80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000087fdb0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000087fb30_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %vpi_call 2 226 "$display", "%d        %b     %h        %h", v000000000087fb30_0, v00000000008fea80_0, v000000000087fbd0_0, v000000000087fc70_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000087fdb0_0, 0, 2;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000000000087fb30_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %vpi_call 2 231 "$display", "%d        %b     %h        %h", v000000000087fb30_0, v00000000008fea80_0, v000000000087fbd0_0, v000000000087fc70_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000000000087fb30_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %vpi_call 2 235 "$display", "%d        %b     %h        %h", v000000000087fb30_0, v00000000008fea80_0, v000000000087fbd0_0, v000000000087fc70_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000000000086cd00;
T_5 ;
    %delay 700, 0;
    %vpi_call 2 241 "$display", "\000" {0 0 0};
    %vpi_call 2 242 "$display", "Testing Data RAM (case 3):" {0 0 0};
    %vpi_call 2 243 "$display", "        Address   R/W   Data In   Data Out" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fea80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000087fdb0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000087fb30_0, 0, 32;
    %pushi/vec4 170, 0, 32;
    %store/vec4 v000000000087fbd0_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %vpi_call 2 251 "$display", "%d        %b     %h        %h", v000000000087fb30_0, v00000000008fea80_0, v000000000087fbd0_0, v000000000087fc70_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000087fdb0_0, 0, 2;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000000000087fb30_0, 0, 32;
    %pushi/vec4 43690, 0, 32;
    %store/vec4 v000000000087fbd0_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %vpi_call 2 257 "$display", "%d        %b     %h        %h", v000000000087fb30_0, v00000000008fea80_0, v000000000087fbd0_0, v000000000087fc70_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000087fdb0_0, 0, 2;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000000000087fb30_0, 0, 32;
    %pushi/vec4 43690, 0, 32;
    %store/vec4 v000000000087fbd0_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %vpi_call 2 263 "$display", "%d        %b     %h        %h", v000000000087fb30_0, v00000000008fea80_0, v000000000087fbd0_0, v000000000087fc70_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000087fdb0_0, 0, 2;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000000000087fb30_0, 0, 32;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v000000000087fbd0_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %vpi_call 2 269 "$display", "%d        %b     %h        %h", v000000000087fb30_0, v00000000008fea80_0, v000000000087fbd0_0, v000000000087fc70_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000000000086cd00;
T_6 ;
    %delay 750, 0;
    %vpi_call 2 275 "$display", "\000" {0 0 0};
    %vpi_call 2 276 "$display", "Testing Data RAM (case 4):" {0 0 0};
    %vpi_call 2 277 "$display", "        Address   R/W   Data In   Data Out" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fea80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000087fdb0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000087fb30_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %vpi_call 2 284 "$display", "%d        %b     %h        %h", v000000000087fb30_0, v00000000008fea80_0, v000000000087fbd0_0, v000000000087fc70_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000000000087fb30_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000087fd10_0, 0, 1;
    %vpi_call 2 288 "$display", "%d        %b     %h        %h", v000000000087fb30_0, v00000000008fea80_0, v000000000087fbd0_0, v000000000087fc70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000000008891e0;
T_7 ;
    %wait E_00000000008714e0;
    %load/vec4 v00000000008fef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v00000000008fe6c0_0;
    %load/vec4a v00000000008fee40, 4;
    %pad/u 32;
    %store/vec4 v00000000008fe300_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008a31f0;
T_8 ;
    %vpi_func 2 101 "$fopen" 32, "PF1_Gonzalez_Ortiz_Samuel_ramintr.txt", "r" {0 0 0};
    %store/vec4 v00000000008feee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008fe760_0, 0, 32;
    %vpi_call 2 103 "$display", "\000" {0 0 0};
    %vpi_call 2 104 "$display", "Instruction RAM was precharged with the following data:" {0 0 0};
    %vpi_call 2 105 "$display", "        Address   Data" {0 0 0};
T_8.0 ;
    %vpi_func 2 106 "$feof" 32, v00000000008feee0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.1, 8;
    %delay 1, 0;
    %vpi_func 2 108 "$fscanf" 32, v00000000008feee0_0, "%b", v00000000008fe120_0 {0 0 0};
    %store/vec4 v00000000008fe080_0, 0, 32;
    %load/vec4 v00000000008fe120_0;
    %ix/getv 4, v00000000008fe760_0;
    %store/vec4a v00000000008fee40, 4, 0;
    %delay 7, 0;
    %vpi_call 2 110 "$display", "%d        %b", v00000000008fe760_0, v00000000008fe120_0 {0 0 0};
    %delay 2, 0;
    %load/vec4 v00000000008fe760_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008fe760_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 113 "$fclose", v00000000008feee0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000000008a31f0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fe580_0, 0, 1;
    %pushi/vec4 16, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fe580_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fe580_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_00000000008a31f0;
T_10 ;
    %delay 400, 0;
    %vpi_call 2 132 "$display", "\000" {0 0 0};
    %vpi_call 2 133 "$display", "Testing Instruction RAM:" {0 0 0};
    %vpi_call 2 134 "$display", "        Address   Data" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fe580_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008fe760_0, 0, 32;
    %pushi/vec4 16, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008fe580_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008fe580_0, 0, 1;
    %vpi_call 2 141 "$display", "%d        %h", v00000000008fe760_0, v00000000008fe260_0 {0 0 0};
    %load/vec4 v00000000008fe760_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008fe760_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "PF1_Gonzalez_Ortiz_Samuel_ram.v";
