# Compile of SystemL.vhd failed with 1 errors.
# Compile of SystemL.vhd failed with 1 errors.
# Compile of SystemL.vhd was successful.
vcom -reportprogress 300 -work work C:/Users/austi/OneDrive/Desktop/VHDL_Part2/Section8_5/SystemL_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:13:16 on May 18,2022
# vcom -reportprogress 300 -work work C:/Users/austi/OneDrive/Desktop/VHDL_Part2/Section8_5/SystemL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity SystemL_TB
# -- Compiling architecture SystemL_TB_arch of SystemL_TB
# ** Error: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/Section8_5/SystemL_TB.vhd(23): near "ABCD_TB": (vcom-1576) expecting BEGIN.
# End time: 18:13:16 on May 18,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of SystemL_TB.vhd failed with 1 errors.
# Compile of SystemL_TB.vhd failed with 1 errors.
# Compile of SystemL_TB.vhd was successful.
# Compile of SystemL_TB.vhd failed with 2 errors.
# Compile of SystemL_TB.vhd failed with 1 errors.
# Compile of SystemL_TB.vhd was successful with warnings.
# Compile of SystemL_TB.vhd was successful with warnings.
# Compile of SystemL_TB.vhd failed with 2 errors.
# Compile of SystemL_TB.vhd failed with 1 errors.
# Compile of SystemL_TB.vhd was successful.
# Compile of SystemL_TB.vhd was successful.
# Compile of SystemL.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.systeml_tb
# vsim work.systeml_tb 
# Start time: 18:36:19 on May 18,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.systeml_tb(systeml_tb_arch)
# Loading work.systeml(systeml_arch)
vsim work.systeml_tb
# End time: 18:36:25 on May 18,2022, Elapsed time: 0:00:06
# Errors: 0, Warnings: 21
# vsim work.systeml_tb 
# Start time: 18:36:25 on May 18,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.systeml_tb(systeml_tb_arch)
# Loading work.systeml(systeml_arch)
add wave sim:/systeml_tb/*
run
# Input Vector : ABCD_TB =0000 DUT Output: F_TB =1
# Input Vector : ABCD_TB =0001 DUT Output: F_TB =0
# Input Vector : ABCD_TB =0010 DUT Output: F_TB =1
# Input Vector : ABCD_TB =0011 DUT Output: F_TB =1
# Input Vector : ABCD_TB =0100 DUT Output: F_TB =1
# Input Vector : ABCD_TB =0101 DUT Output: F_TB =1
# Input Vector : ABCD_TB =0110 DUT Output: F_TB =1
# Input Vector : ABCD_TB =0111 DUT Output: F_TB =1
# Input Vector : ABCD_TB =1000 DUT Output: F_TB =1
# Input Vector : ABCD_TB =1001 DUT Output: F_TB =0
# Input Vector : ABCD_TB =1010 DUT Output: F_TB =1
# Input Vector : ABCD_TB =1011 DUT Output: F_TB =0
# Input Vector : ABCD_TB =1100 DUT Output: F_TB =1
# Input Vector : ABCD_TB =1101 DUT Output: F_TB =0
# Input Vector : ABCD_TB =1110 DUT Output: F_TB =1
# Input Vector : ABCD_TB =1111 DUT Output: F_TB =1
quit -sim
# End time: 18:43:55 on May 18,2022, Elapsed time: 0:07:30
# Errors: 0, Warnings: 1
