git clone --depth 1 --no-tags https://github.com/uXeBoy/VGA1306_dazzler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201032273
git clone --depth 1 --no-tags https://github.com/tmatos/acc-nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198731066
git clone --depth 1 --no-tags https://github.com/cw1997/VV-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199129998
git clone --depth 1 --no-tags https://github.com/danchitnis/FPGA-text-overlay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205926239
git clone --depth 1 --no-tags https://github.com/zongzeliunt/RTL_experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199919325
git clone --depth 1 --no-tags https://github.com/kgupta1995/10ge_mac_core_ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198120168
git clone --depth 1 --no-tags https://github.com/KausikN/BTech_VLSI_Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206548920
git clone --depth 1 --no-tags https://github.com/buttercutter/arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205710835
git clone --depth 1 --no-tags https://github.com/amanshreshtha1998/haze-removal-algorithm-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205117635
git clone --depth 1 --no-tags https://github.com/ograsdijk/StemLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199077628
git clone --depth 1 --no-tags https://github.com/A-Chidalu/LabsEECS2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208867403
git clone --depth 1 --no-tags https://github.com/Junglecuber/ZUC-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201736245
git clone --depth 1 --no-tags https://github.com/RasheedKibria/8-Bit-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206720283
git clone --depth 1 --no-tags https://github.com/16oh4/RISC16BitProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202193483
git clone --depth 1 --no-tags https://github.com/drivertrain/ALUNeedIsLove.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210194440
git clone --depth 1 --no-tags https://github.com/MasterJH5574/RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209947427
git clone --depth 1 --no-tags https://github.com/Shrajan/Verilog-Servo-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200371099
git clone --depth 1 --no-tags https://github.com/maswx/linux_verilog_environment_setup_guide.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210001490
git clone --depth 1 --no-tags https://github.com/yasnakateb/FIFOMemory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202807098
git clone --depth 1 --no-tags https://github.com/raysant/single-cycle-risc-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203068152
git clone --depth 1 --no-tags https://github.com/skravats/dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198265638
git clone --depth 1 --no-tags https://github.com/whik/Wave_Generate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199606770
git clone --depth 1 --no-tags https://github.com/czshuai/myCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197739250
git clone --depth 1 --no-tags https://github.com/mitaleeb/FPGA-Audio-Effect-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207717942
git clone --depth 1 --no-tags https://github.com/aquaxis/debug_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207997183
git clone --depth 1 --no-tags https://github.com/gt-retro-computing/S100_VGA_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208375914
git clone --depth 1 --no-tags https://github.com/pradyuishere/qam-modulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204856480
git clone --depth 1 --no-tags https://github.com/strongwong/FPGA-DIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205872268
git clone --depth 1 --no-tags https://github.com/martin2250/tinyfpga-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199250411
git clone --depth 1 --no-tags https://github.com/OleJohanBerg/Smartfusion2-Mi-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203546740
git clone --depth 1 --no-tags https://github.com/discferret/microcode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203462103
git clone --depth 1 --no-tags https://github.com/RainyMagician/verilog-pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202942112
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8RC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208153621
git clone --depth 1 --no-tags https://github.com/shenperson/1081_Lu_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209217442
git clone --depth 1 --no-tags https://github.com/WillyumLu/Snake_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208888029
git clone --depth 1 --no-tags https://github.com/qiongao/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198450008
git clone --depth 1 --no-tags https://github.com/samuelreboucas07/Projeto-FPGA---pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198821786
git clone --depth 1 --no-tags https://github.com/marsohod4you/marsohod2bis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202854401
git clone --depth 1 --no-tags https://github.com/cjn9414/snake-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208609056
git clone --depth 1 --no-tags https://github.com/omer-re/Brick_breaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205543810
git clone --depth 1 --no-tags https://github.com/wodzys/DesignCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209945004
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/DEScore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208278581
git clone --depth 1 --no-tags https://github.com/pcesar22/DoDC2019-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207048378
git clone --depth 1 --no-tags https://github.com/agnieszkakam/Verilog-Labirynth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206164742
git clone --depth 1 --no-tags https://github.com/sqdab/CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198771311
git clone --depth 1 --no-tags https://github.com/SamWibatt/prewish-blinky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198643510
git clone --depth 1 --no-tags https://github.com/zhaohe123/p9030_hdl_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199550379
git clone --depth 1 --no-tags https://github.com/TunaBicim/Verilog-SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204336968
git clone --depth 1 --no-tags https://github.com/sellicott/BatAmateur.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202776140
git clone --depth 1 --no-tags https://github.com/viduraakalanka/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197224897
git clone --depth 1 --no-tags https://github.com/AmnesiacGarden/KX9016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198765874
git clone --depth 1 --no-tags https://github.com/TunaBicim/Verilog-DoorLockSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204336221
git clone --depth 1 --no-tags https://github.com/sdziura/ImageProcessing-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202690973
git clone --depth 1 --no-tags https://github.com/tingfengx/csc258labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207690209
git clone --depth 1 --no-tags https://github.com/LordRios/Sobel-Filter-with-Project-IceStorm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208325333
git clone --depth 1 --no-tags https://github.com/d-tchmnt/Keyboard---VGA-Controller-using-SPARTAN---3-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199889377
git clone --depth 1 --no-tags https://github.com/daveshah1/formal-fpl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206051672
git clone --depth 1 --no-tags https://github.com/wangwei894535358/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203290616
git clone --depth 1 --no-tags https://github.com/mohamednour98/AESchipions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200343373
git clone --depth 1 --no-tags https://github.com/tsaoalbert/openroad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200945794
git clone --depth 1 --no-tags https://github.com/KosumosuL/Monocycle-32-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204932004
git clone --depth 1 --no-tags https://github.com/RazeNaan/Zero_one_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198022547
git clone --depth 1 --no-tags https://github.com/BrunoBMoura/BM_CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198630557
git clone --depth 1 --no-tags https://github.com/siat-lxjlab/NEW_Intan_3.0_LVDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201197576
git clone --depth 1 --no-tags https://github.com/meganewalsh/ECE385-digital-systems-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202907365
git clone --depth 1 --no-tags https://github.com/mikewolf2014/e203_u.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205834800
git clone --depth 1 --no-tags https://github.com/yangpengfei0123/yangpengfei.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206265455
git clone --depth 1 --no-tags https://github.com/cerkit/max7219TinyFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208623427
git clone --depth 1 --no-tags https://github.com/sh-cell/cpld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203156429
git clone --depth 1 --no-tags https://github.com/GitHubPlanB/basic_verilogs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209032635
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208299169
git clone --depth 1 --no-tags https://github.com/sowjanyakandula/NN_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204439298
git clone --depth 1 --no-tags https://github.com/lucamps/INF251-Trab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205395614
git clone --depth 1 --no-tags https://github.com/rthomp10/parallel_adder_accumulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203901704
git clone --depth 1 --no-tags https://github.com/sparkydd3/verilog-exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203882740
git clone --depth 1 --no-tags https://github.com/guoguodian/csapp-seq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203492087
git clone --depth 1 --no-tags https://github.com/aunarioard/Serial_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208471666
git clone --depth 1 --no-tags https://github.com/haichuanxuken/ece385_face_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208323254
git clone --depth 1 --no-tags https://github.com/wangk2017/krv_e.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207208757
git clone --depth 1 --no-tags https://github.com/koko-maung/BrentKungAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210084456
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/SynchronousFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208276136
git clone --depth 1 --no-tags https://github.com/MargotBauman/601-Main-Project-Secure-Enclaves.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209580614
git clone --depth 1 --no-tags https://github.com/gmuraleekrishna/DE10Nano-Balance-Car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206323987
git clone --depth 1 --no-tags https://github.com/porchio/Taito-MB112S146.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210118624
git clone --depth 1 --no-tags https://github.com/lyuyangly/PRV32_SOPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209363728
git clone --depth 1 --no-tags https://github.com/YunjiaXi/CS145-Computer-Architecture-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209748187
git clone --depth 1 --no-tags https://github.com/cristianpl1996/Arquitectura-de-Computadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200701133
git clone --depth 1 --no-tags https://github.com/SunicYosen/dc-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199185145
git clone --depth 1 --no-tags https://github.com/anuragnatoo/ELE301P.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200893858
git clone --depth 1 --no-tags https://github.com/JohnLy57/Single-Cycle-Microprocessor-with-Heart-Rate-Monitor-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202782522
git clone --depth 1 --no-tags https://github.com/joycenerd/DD_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198139336
git clone --depth 1 --no-tags https://github.com/A-suozhang/NUEDC-2017E.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197879642
git clone --depth 1 --no-tags https://github.com/Yvonne-Young/16-bit-IDCT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206226358
git clone --depth 1 --no-tags https://github.com/DarkKowalski/micro-risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207962157
git clone --depth 1 --no-tags https://github.com/matthewgan/rgmii_ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204440897
git clone --depth 1 --no-tags https://github.com/mamoin/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204590453
