Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 17:22:11 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_instructionmemIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_simulation_design_instructionmemIP_0_2 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 17:22:11 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_datamemIP_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the update of zynq_simulation_design_datamemIP_0_2 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'zynq_simulation_design_datamemIP_0_2'. These changes may impact your design.


-Upgraded port 's02_axi_araddr' width 12 differs from original width 32

-Upgraded port 's02_axi_awaddr' width 12 differs from original width 32


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S02_AXI_ADDR_WIDTH' from '12' to '32' has been ignored for IP 'zynq_simulation_design_datamemIP_0_2'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:datamemIP:1.0 -user_name zynq_simulation_design_datamemIP_0_2
set_property -dict "\
  CONFIG.C_S02_AXI_ADDR_WIDTH {32} \
  CONFIG.C_S02_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S02_AXI_DATA_WIDTH {32} \
  CONFIG.C_S02_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {zynq_simulation_design_datamemIP_0_2} \
  CONFIG.S02_AXI.ADDR_WIDTH {32} \
  CONFIG.S02_AXI.ARUSER_WIDTH {0} \
  CONFIG.S02_AXI.AWUSER_WIDTH {0} \
  CONFIG.S02_AXI.BUSER_WIDTH {0} \
  CONFIG.S02_AXI.CLK_DOMAIN {} \
  CONFIG.S02_AXI.DATA_WIDTH {32} \
  CONFIG.S02_AXI.FREQ_HZ {100000000} \
  CONFIG.S02_AXI.HAS_BRESP {1} \
  CONFIG.S02_AXI.HAS_BURST {0} \
  CONFIG.S02_AXI.HAS_CACHE {0} \
  CONFIG.S02_AXI.HAS_LOCK {0} \
  CONFIG.S02_AXI.HAS_PROT {1} \
  CONFIG.S02_AXI.HAS_QOS {0} \
  CONFIG.S02_AXI.HAS_REGION {0} \
  CONFIG.S02_AXI.HAS_RRESP {1} \
  CONFIG.S02_AXI.HAS_WSTRB {1} \
  CONFIG.S02_AXI.ID_WIDTH {0} \
  CONFIG.S02_AXI.INSERT_VIP {0} \
  CONFIG.S02_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S02_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_READ_THREADS {1} \
  CONFIG.S02_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S02_AXI.PHASE {0.0} \
  CONFIG.S02_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S02_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S02_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.RUSER_WIDTH {0} \
  CONFIG.S02_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S02_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S02_AXI.WIZ_NUM_REG {4} \
  CONFIG.S02_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.WUSER_WIDTH {0} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_BUSIF {S02_AXI} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_RESET {s02_axi_aresetn} \
  CONFIG.S02_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S02_AXI_CLK.FREQ_HZ {} \
  CONFIG.S02_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S02_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S02_AXI_CLK.PHASE {0.0} \
  CONFIG.S02_AXI_RST.INSERT_VIP {0} \
  CONFIG.S02_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.clk.ASSOCIATED_BUSIF {} \
  CONFIG.clk.ASSOCIATED_PORT {} \
  CONFIG.clk.ASSOCIATED_RESET {} \
  CONFIG.clk.CLK_DOMAIN {} \
  CONFIG.clk.FREQ_HZ {100000000} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_LOW} " [get_ips zynq_simulation_design_datamemIP_0_2]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 17:22:10 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_instructionmemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_instructionmemIP_0_0 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 17:22:10 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_datamemIP_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of zynq_design_datamemIP_0_0 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'zynq_design_datamemIP_0_0'. These changes may impact your design.


-Upgraded port 's02_axi_araddr' width 12 differs from original width 32

-Upgraded port 's02_axi_awaddr' width 12 differs from original width 32


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S02_AXI_ADDR_WIDTH' from '12' to '32' has been ignored for IP 'zynq_design_datamemIP_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:datamemIP:1.0 -user_name zynq_design_datamemIP_0_0
set_property -dict "\
  CONFIG.C_S02_AXI_ADDR_WIDTH {32} \
  CONFIG.C_S02_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S02_AXI_DATA_WIDTH {32} \
  CONFIG.C_S02_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {zynq_design_datamemIP_0_0} \
  CONFIG.S02_AXI.ADDR_WIDTH {32} \
  CONFIG.S02_AXI.ARUSER_WIDTH {0} \
  CONFIG.S02_AXI.AWUSER_WIDTH {0} \
  CONFIG.S02_AXI.BUSER_WIDTH {0} \
  CONFIG.S02_AXI.CLK_DOMAIN {} \
  CONFIG.S02_AXI.DATA_WIDTH {32} \
  CONFIG.S02_AXI.FREQ_HZ {100000000} \
  CONFIG.S02_AXI.HAS_BRESP {1} \
  CONFIG.S02_AXI.HAS_BURST {0} \
  CONFIG.S02_AXI.HAS_CACHE {0} \
  CONFIG.S02_AXI.HAS_LOCK {0} \
  CONFIG.S02_AXI.HAS_PROT {1} \
  CONFIG.S02_AXI.HAS_QOS {0} \
  CONFIG.S02_AXI.HAS_REGION {0} \
  CONFIG.S02_AXI.HAS_RRESP {1} \
  CONFIG.S02_AXI.HAS_WSTRB {1} \
  CONFIG.S02_AXI.ID_WIDTH {0} \
  CONFIG.S02_AXI.INSERT_VIP {0} \
  CONFIG.S02_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S02_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_READ_THREADS {1} \
  CONFIG.S02_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S02_AXI.PHASE {0.0} \
  CONFIG.S02_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S02_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S02_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.RUSER_WIDTH {0} \
  CONFIG.S02_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S02_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S02_AXI.WIZ_NUM_REG {4} \
  CONFIG.S02_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.WUSER_WIDTH {0} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_BUSIF {S02_AXI} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_RESET {s02_axi_aresetn} \
  CONFIG.S02_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S02_AXI_CLK.FREQ_HZ {} \
  CONFIG.S02_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S02_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S02_AXI_CLK.PHASE {0.0} \
  CONFIG.S02_AXI_RST.INSERT_VIP {0} \
  CONFIG.S02_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.clk.ASSOCIATED_BUSIF {} \
  CONFIG.clk.ASSOCIATED_PORT {} \
  CONFIG.clk.ASSOCIATED_RESET {} \
  CONFIG.clk.CLK_DOMAIN {} \
  CONFIG.clk.FREQ_HZ {100000000} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_LOW} " [get_ips zynq_design_datamemIP_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 17:21:57 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_instructionmemIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_simulation_design_instructionmemIP_0_2 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 17:21:57 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_datamemIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_simulation_design_datamemIP_0_2 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 17:21:56 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_instructionmemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_instructionmemIP_0_0 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 17:21:56 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_datamemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_datamemIP_0_0 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 15:45:24 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_instructionmemIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_simulation_design_instructionmemIP_0_2 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 15:45:24 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_datamemIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_simulation_design_datamemIP_0_2 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 15:45:23 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_instructionmemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_instructionmemIP_0_0 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 15:45:23 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_datamemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_datamemIP_0_0 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:49:11 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_instructionmemIP_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the update of zynq_simulation_design_instructionmemIP_0_2 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'zynq_simulation_design_instructionmemIP_0_2'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 16 differs from original width 7

-Upgraded port 's00_axi_awaddr' width 16 differs from original width 7


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '16' to '7' has been ignored for IP 'zynq_simulation_design_instructionmemIP_0_2'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:instructionmemIP:1.0 -user_name zynq_simulation_design_instructionmemIP_0_2
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {7} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {zynq_simulation_design_instructionmemIP_0_2} \
  CONFIG.S00_AXI.ADDR_WIDTH {7} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips zynq_simulation_design_instructionmemIP_0_2]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:49:11 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_datamemIP_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the update of zynq_simulation_design_datamemIP_0_2 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'zynq_simulation_design_datamemIP_0_2'. These changes may impact your design.


-Upgraded port 's02_axi_araddr' width 32 differs from original width 7

-Upgraded port 's02_axi_awaddr' width 32 differs from original width 7


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S02_AXI_ADDR_WIDTH' from '32' to '7' has been ignored for IP 'zynq_simulation_design_datamemIP_0_2'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:datamemIP:1.0 -user_name zynq_simulation_design_datamemIP_0_2
set_property -dict "\
  CONFIG.C_S02_AXI_ADDR_WIDTH {7} \
  CONFIG.C_S02_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S02_AXI_DATA_WIDTH {32} \
  CONFIG.C_S02_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {zynq_simulation_design_datamemIP_0_2} \
  CONFIG.S02_AXI.ADDR_WIDTH {7} \
  CONFIG.S02_AXI.ARUSER_WIDTH {0} \
  CONFIG.S02_AXI.AWUSER_WIDTH {0} \
  CONFIG.S02_AXI.BUSER_WIDTH {0} \
  CONFIG.S02_AXI.CLK_DOMAIN {} \
  CONFIG.S02_AXI.DATA_WIDTH {32} \
  CONFIG.S02_AXI.FREQ_HZ {100000000} \
  CONFIG.S02_AXI.HAS_BRESP {1} \
  CONFIG.S02_AXI.HAS_BURST {0} \
  CONFIG.S02_AXI.HAS_CACHE {0} \
  CONFIG.S02_AXI.HAS_LOCK {0} \
  CONFIG.S02_AXI.HAS_PROT {1} \
  CONFIG.S02_AXI.HAS_QOS {0} \
  CONFIG.S02_AXI.HAS_REGION {0} \
  CONFIG.S02_AXI.HAS_RRESP {1} \
  CONFIG.S02_AXI.HAS_WSTRB {1} \
  CONFIG.S02_AXI.ID_WIDTH {0} \
  CONFIG.S02_AXI.INSERT_VIP {0} \
  CONFIG.S02_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S02_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_READ_THREADS {1} \
  CONFIG.S02_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S02_AXI.PHASE {0.0} \
  CONFIG.S02_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S02_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S02_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.RUSER_WIDTH {0} \
  CONFIG.S02_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S02_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S02_AXI.WIZ_NUM_REG {4} \
  CONFIG.S02_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.WUSER_WIDTH {0} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_BUSIF {S02_AXI} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_RESET {s02_axi_aresetn} \
  CONFIG.S02_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S02_AXI_CLK.FREQ_HZ {} \
  CONFIG.S02_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S02_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S02_AXI_CLK.PHASE {0.0} \
  CONFIG.S02_AXI_RST.INSERT_VIP {0} \
  CONFIG.S02_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.clk.ASSOCIATED_BUSIF {} \
  CONFIG.clk.ASSOCIATED_PORT {} \
  CONFIG.clk.ASSOCIATED_RESET {} \
  CONFIG.clk.CLK_DOMAIN {} \
  CONFIG.clk.FREQ_HZ {100000000} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_LOW} " [get_ips zynq_simulation_design_datamemIP_0_2]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:49:09 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_instructionmemIP_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of zynq_design_instructionmemIP_0_0 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'zynq_design_instructionmemIP_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 16 differs from original width 7

-Upgraded port 's00_axi_awaddr' width 16 differs from original width 7


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '16' to '7' has been ignored for IP 'zynq_design_instructionmemIP_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:instructionmemIP:1.0 -user_name zynq_design_instructionmemIP_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {7} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {zynq_design_instructionmemIP_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {7} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips zynq_design_instructionmemIP_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:49:09 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_datamemIP_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of zynq_design_datamemIP_0_0 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'zynq_design_datamemIP_0_0'. These changes may impact your design.


-Upgraded port 's02_axi_araddr' width 32 differs from original width 7

-Upgraded port 's02_axi_awaddr' width 32 differs from original width 7


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S02_AXI_ADDR_WIDTH' from '32' to '7' has been ignored for IP 'zynq_design_datamemIP_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:datamemIP:1.0 -user_name zynq_design_datamemIP_0_0
set_property -dict "\
  CONFIG.C_S02_AXI_ADDR_WIDTH {7} \
  CONFIG.C_S02_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S02_AXI_DATA_WIDTH {32} \
  CONFIG.C_S02_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {zynq_design_datamemIP_0_0} \
  CONFIG.S02_AXI.ADDR_WIDTH {7} \
  CONFIG.S02_AXI.ARUSER_WIDTH {0} \
  CONFIG.S02_AXI.AWUSER_WIDTH {0} \
  CONFIG.S02_AXI.BUSER_WIDTH {0} \
  CONFIG.S02_AXI.CLK_DOMAIN {zynq_design_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S02_AXI.DATA_WIDTH {32} \
  CONFIG.S02_AXI.FREQ_HZ {} \
  CONFIG.S02_AXI.HAS_BRESP {1} \
  CONFIG.S02_AXI.HAS_BURST {0} \
  CONFIG.S02_AXI.HAS_CACHE {0} \
  CONFIG.S02_AXI.HAS_LOCK {0} \
  CONFIG.S02_AXI.HAS_PROT {1} \
  CONFIG.S02_AXI.HAS_QOS {0} \
  CONFIG.S02_AXI.HAS_REGION {0} \
  CONFIG.S02_AXI.HAS_RRESP {1} \
  CONFIG.S02_AXI.HAS_WSTRB {1} \
  CONFIG.S02_AXI.ID_WIDTH {0} \
  CONFIG.S02_AXI.INSERT_VIP {0} \
  CONFIG.S02_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S02_AXI.NUM_READ_OUTSTANDING {8} \
  CONFIG.S02_AXI.NUM_READ_THREADS {1} \
  CONFIG.S02_AXI.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S02_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S02_AXI.PHASE {0.0} \
  CONFIG.S02_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S02_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S02_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.RUSER_WIDTH {0} \
  CONFIG.S02_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S02_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S02_AXI.WIZ_NUM_REG {4} \
  CONFIG.S02_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.WUSER_WIDTH {0} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_BUSIF {S02_AXI} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_RESET {s02_axi_aresetn} \
  CONFIG.S02_AXI_CLK.CLK_DOMAIN {zynq_design_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S02_AXI_CLK.FREQ_HZ {} \
  CONFIG.S02_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S02_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S02_AXI_CLK.PHASE {0.0} \
  CONFIG.S02_AXI_RST.INSERT_VIP {0} \
  CONFIG.S02_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.clk.ASSOCIATED_BUSIF {} \
  CONFIG.clk.ASSOCIATED_PORT {} \
  CONFIG.clk.ASSOCIATED_RESET {} \
  CONFIG.clk.CLK_DOMAIN {} \
  CONFIG.clk.FREQ_HZ {100000000} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_LOW} " [get_ips zynq_design_datamemIP_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:46:13 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_instructionmemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_instructionmemIP_0_0 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:32:47 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_instructionmemIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_simulation_design_instructionmemIP_0_2 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:32:46 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_instructionmemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_instructionmemIP_0_0 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:25:50 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_instructionmemIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_simulation_design_instructionmemIP_0_2 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:25:49 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_instructionmemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_instructionmemIP_0_0 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:14:14 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_instructionmemIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_simulation_design_instructionmemIP_0_2 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:14:13 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_instructionmemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_instructionmemIP_0_0 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:06:18 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_instructionmemIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_simulation_design_instructionmemIP_0_2 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:06:18 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_datamemIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_simulation_design_datamemIP_0_2 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:06:14 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_instructionmemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_instructionmemIP_0_0 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar  3 16:06:14 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_datamemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_datamemIP_0_0 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  2 18:38:37 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_datamemIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_simulation_design_datamemIP_0_2 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  2 18:38:35 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_datamemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_datamemIP_0_0 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  2 16:29:45 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_registerIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_simulation_design_registerIP_0_2 (xilinx.com:user:registerIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  2 16:29:43 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_registerIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_registerIP_0_0 (xilinx.com:user:registerIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  2 15:47:02 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_datamemIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_simulation_design_datamemIP_0_2 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  2 15:47:01 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_datamemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_datamemIP_0_0 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  2 15:30:53 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_datamemIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_simulation_design_datamemIP_0_2 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  2 15:30:51 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_datamemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_datamemIP_0_0 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb 23 20:49:23 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_controlsubsystemIP_0_2'

1. Summary
----------

SUCCESS in the upgrade of zynq_simulation_design_controlsubsystemIP_0_2 (xilinx.com:user:controlsubsystemIP:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb 23 20:49:22 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_controlsubsystemIP_0_0'

1. Summary
----------

SUCCESS in the upgrade of zynq_design_controlsubsystemIP_0_0 (xilinx.com:user:controlsubsystemIP:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb 23 20:31:34 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_controlsubsystemIP_0_2'

1. Summary
----------

SUCCESS in the upgrade of zynq_simulation_design_controlsubsystemIP_0_2 (xilinx.com:user:controlsubsystemIP:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb 23 20:31:32 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_controlsubsystemIP_0_0'

1. Summary
----------

SUCCESS in the upgrade of zynq_design_controlsubsystemIP_0_0 (xilinx.com:user:controlsubsystemIP:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb 23 20:28:07 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_simulation_design_controlsubsystemIP_0_2'

1. Summary
----------

SUCCESS in the upgrade of zynq_simulation_design_controlsubsystemIP_0_2 (xilinx.com:user:controlsubsystemIP:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb 23 20:28:04 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_controlsubsystemIP_0_0'

1. Summary
----------

SUCCESS in the upgrade of zynq_design_controlsubsystemIP_0_0 (xilinx.com:user:controlsubsystemIP:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 19:27:45 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_instructionmemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_instructionmemIP_0_0 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 19:27:28 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_registerIP_0_0'

1. Summary
----------

SUCCESS in the upgrade of zynq_design_registerIP_0_0 (xilinx.com:user:registerIP:1.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 19:12:31 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_datamemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_datamemIP_0_0 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 18:27:15 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_registerIP_0_0'

1. Summary
----------

SUCCESS in the upgrade of zynq_design_registerIP_0_0 (xilinx.com:user:registerIP:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 17:19:41 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_registerIP_0_4'

1. Summary
----------

SUCCESS in the update of zynq_design_registerIP_0_4 (xilinx.com:user:registerIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 17:19:41 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_instructionmemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_instructionmemIP_0_0 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 17:19:41 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_datamemIP_0_2'

1. Summary
----------

SUCCESS in the update of zynq_design_datamemIP_0_2 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 17:19:41 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_controlsubsystemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_controlsubsystemIP_0_0 (xilinx.com:user:controlsubsystemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 16:52:43 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_controlsubsystemIP_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of zynq_design_controlsubsystemIP_0_0 (xilinx.com:user:controlsubsystemIP:1.0 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'zynq_design_controlsubsystemIP_0_0'. These changes may impact your design.


-Upgrade has added port 'riscv_clk_enable'

-Upgrade has added port 'riscv_resetbar'


3. Customization warnings
-------------------------

Parameter 'C_S05_AXI_DATA_WIDTH' is no longer present on the upgraded IP 'zynq_design_controlsubsystemIP_0_0', and cannot be set to '32'

Parameter 'C_S05_AXI_ADDR_WIDTH' is no longer present on the upgraded IP 'zynq_design_controlsubsystemIP_0_0', and cannot be set to '4'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:controlsubsystemIP:1.0 -user_name zynq_design_controlsubsystemIP_0_0
set_property -dict "\
  CONFIG.C_S05_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S05_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {zynq_design_controlsubsystemIP_0_0} \
  CONFIG.S05_AXI.ADDR_WIDTH {4} \
  CONFIG.S05_AXI.ARUSER_WIDTH {0} \
  CONFIG.S05_AXI.AWUSER_WIDTH {0} \
  CONFIG.S05_AXI.BUSER_WIDTH {0} \
  CONFIG.S05_AXI.CLK_DOMAIN {} \
  CONFIG.S05_AXI.DATA_WIDTH {32} \
  CONFIG.S05_AXI.FREQ_HZ {100000000} \
  CONFIG.S05_AXI.HAS_BRESP {1} \
  CONFIG.S05_AXI.HAS_BURST {0} \
  CONFIG.S05_AXI.HAS_CACHE {0} \
  CONFIG.S05_AXI.HAS_LOCK {0} \
  CONFIG.S05_AXI.HAS_PROT {1} \
  CONFIG.S05_AXI.HAS_QOS {0} \
  CONFIG.S05_AXI.HAS_REGION {0} \
  CONFIG.S05_AXI.HAS_RRESP {1} \
  CONFIG.S05_AXI.HAS_WSTRB {1} \
  CONFIG.S05_AXI.ID_WIDTH {0} \
  CONFIG.S05_AXI.INSERT_VIP {0} \
  CONFIG.S05_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S05_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S05_AXI.NUM_READ_THREADS {1} \
  CONFIG.S05_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S05_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S05_AXI.PHASE {0.0} \
  CONFIG.S05_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S05_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S05_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S05_AXI.RUSER_WIDTH {0} \
  CONFIG.S05_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S05_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S05_AXI.WIZ_NUM_REG {4} \
  CONFIG.S05_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S05_AXI.WUSER_WIDTH {0} \
  CONFIG.S05_AXI_CLK.ASSOCIATED_BUSIF {S05_AXI} \
  CONFIG.S05_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S05_AXI_CLK.ASSOCIATED_RESET {s05_axi_aresetn} \
  CONFIG.S05_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S05_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S05_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S05_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S05_AXI_CLK.PHASE {0.0} \
  CONFIG.S05_AXI_RST.INSERT_VIP {0} \
  CONFIG.S05_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips zynq_design_controlsubsystemIP_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 16:22:35 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_registerIP_0_4'

1. Summary
----------

CAUTION (success, with warnings) in the update of zynq_design_registerIP_0_4 (xilinx.com:user:registerIP:1.0 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'zynq_design_registerIP_0_4'.


-Upgrade has removed interface 'S00_AXI'

-Upgrade has added interface 'S01_AXI' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'zynq_design_registerIP_0_4'. These changes may impact your design.


-Upgrade has removed port 's00_axi_aclk'

-Upgrade has removed port 's00_axi_araddr'

-Upgrade has removed port 's00_axi_aresetn'

-Upgrade has removed port 's00_axi_arprot'

-Upgrade has removed port 's00_axi_arready'

-Upgrade has removed port 's00_axi_arvalid'

-Upgrade has removed port 's00_axi_awaddr'

-Upgrade has removed port 's00_axi_awprot'

-Upgrade has removed port 's00_axi_awready'

-Upgrade has removed port 's00_axi_awvalid'

-Upgrade has removed port 's00_axi_bready'

-Upgrade has removed port 's00_axi_bresp'

-Upgrade has removed port 's00_axi_bvalid'

-Upgrade has removed port 's00_axi_rdata'

-Upgrade has removed port 's00_axi_rready'

-Upgrade has removed port 's00_axi_rresp'

-Upgrade has removed port 's00_axi_rvalid'

-Upgrade has removed port 's00_axi_wdata'

-Upgrade has removed port 's00_axi_wready'

-Upgrade has removed port 's00_axi_wstrb'

-Upgrade has removed port 's00_axi_wvalid'

-Upgrade has added port 'resetbar'

-Upgrade has added port 's01_axi_aclk'

-Upgrade has added port 's01_axi_araddr'

-Upgrade has added port 's01_axi_aresetn'

-Upgrade has added port 's01_axi_arprot'

-Upgrade has added port 's01_axi_arready'

-Upgrade has added port 's01_axi_arvalid'

-Upgrade has added port 's01_axi_awaddr'

-Upgrade has added port 's01_axi_awprot'

-Upgrade has added port 's01_axi_awready'

-Upgrade has added port 's01_axi_awvalid'

-Upgrade has added port 's01_axi_bready'

-Upgrade has added port 's01_axi_bresp'

-Upgrade has added port 's01_axi_bvalid'

-Upgrade has added port 's01_axi_rdata'

-Upgrade has added port 's01_axi_rready'

-Upgrade has added port 's01_axi_rresp'

-Upgrade has added port 's01_axi_rvalid'

-Upgrade has added port 's01_axi_wdata'

-Upgrade has added port 's01_axi_wready'

-Upgrade has added port 's01_axi_wstrb'

-Upgrade has added port 's01_axi_wvalid'


4. Addressing Information
-------------------------

Detected addressing differences while upgrading 'zynq_design_registerIP_0_4'. These changes may impact your design.


-Upgrade has removed address block 'S00_AXI/S00_AXI_reg'

-Upgrade has added address block 'S01_AXI/S01_AXI_reg'


5. Customization warnings
-------------------------

Parameter 'C_S00_AXI_DATA_WIDTH' is no longer present on the upgraded IP 'zynq_design_registerIP_0_4', and cannot be set to '32'

Parameter 'C_S00_AXI_ADDR_WIDTH' is no longer present on the upgraded IP 'zynq_design_registerIP_0_4', and cannot be set to '5'

Parameter 'C_S00_AXI_BASEADDR' is no longer present on the upgraded IP 'zynq_design_registerIP_0_4', and cannot be set to '0xFFFFFFFF'

Parameter 'C_S00_AXI_HIGHADDR' is no longer present on the upgraded IP 'zynq_design_registerIP_0_4', and cannot be set to '0x00000000'


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:registerIP:1.0 -user_name zynq_design_registerIP_0_4
set_property -dict "\
  CONFIG.Component_Name {zynq_design_registerIP_0_4} " [get_ips zynq_design_registerIP_0_4]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 16:18:08 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_datamemIP_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the update of zynq_design_datamemIP_0_2 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'zynq_design_datamemIP_0_2'. These changes may impact your design.


-Upgraded port 's02_axi_araddr' width 7 differs from original width 4

-Upgraded port 's02_axi_awaddr' width 7 differs from original width 4

-Upgrade has added port 'address'

-Upgrade has added port 'clk'

-Upgrade has added port 'memread'

-Upgrade has added port 'memwrite'

-Upgrade has added port 'readdata'

-Upgrade has added port 'reset'

-Upgrade has added port 'writedata'


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S02_AXI_ADDR_WIDTH' from '7' to '4' has been ignored for IP 'zynq_design_datamemIP_0_2'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:datamemIP:1.0 -user_name zynq_design_datamemIP_0_2
set_property -dict "\
  CONFIG.C_S02_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S02_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S02_AXI_DATA_WIDTH {32} \
  CONFIG.C_S02_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {zynq_design_datamemIP_0_2} \
  CONFIG.S02_AXI.ADDR_WIDTH {4} \
  CONFIG.S02_AXI.ARUSER_WIDTH {0} \
  CONFIG.S02_AXI.AWUSER_WIDTH {0} \
  CONFIG.S02_AXI.BUSER_WIDTH {0} \
  CONFIG.S02_AXI.CLK_DOMAIN {} \
  CONFIG.S02_AXI.DATA_WIDTH {32} \
  CONFIG.S02_AXI.FREQ_HZ {100000000} \
  CONFIG.S02_AXI.HAS_BRESP {1} \
  CONFIG.S02_AXI.HAS_BURST {0} \
  CONFIG.S02_AXI.HAS_CACHE {0} \
  CONFIG.S02_AXI.HAS_LOCK {0} \
  CONFIG.S02_AXI.HAS_PROT {1} \
  CONFIG.S02_AXI.HAS_QOS {0} \
  CONFIG.S02_AXI.HAS_REGION {0} \
  CONFIG.S02_AXI.HAS_RRESP {1} \
  CONFIG.S02_AXI.HAS_WSTRB {1} \
  CONFIG.S02_AXI.ID_WIDTH {0} \
  CONFIG.S02_AXI.INSERT_VIP {0} \
  CONFIG.S02_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S02_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_READ_THREADS {1} \
  CONFIG.S02_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S02_AXI.PHASE {0.0} \
  CONFIG.S02_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S02_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S02_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.RUSER_WIDTH {0} \
  CONFIG.S02_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S02_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S02_AXI.WIZ_NUM_REG {4} \
  CONFIG.S02_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.WUSER_WIDTH {0} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_BUSIF {S02_AXI} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_RESET {s02_axi_aresetn} \
  CONFIG.S02_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S02_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S02_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S02_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S02_AXI_CLK.PHASE {0.0} \
  CONFIG.S02_AXI_RST.INSERT_VIP {0} \
  CONFIG.S02_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips zynq_design_datamemIP_0_2]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 16:12:30 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_datamemIP_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the update of zynq_design_datamemIP_0_1 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'zynq_design_datamemIP_0_1'. These changes may impact your design.


-Upgrade has added port 'address'

-Upgrade has added port 'clk'

-Upgrade has added port 'memread'

-Upgrade has added port 'memwrite'

-Upgrade has added port 'readdata'

-Upgrade has added port 'reset'

-Upgrade has added port 'writedata'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 16:07:12 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_registerIP_0_4'

1. Summary
----------

SUCCESS in the update of zynq_design_registerIP_0_4 (xilinx.com:user:registerIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 16:07:12 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_datamemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_datamemIP_0_0 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 16:06:57 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_instructionmemIP_0_0'

1. Summary
----------

SUCCESS in the update of zynq_design_instructionmemIP_0_0 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 18 18:26:52 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_datamemIP_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of zynq_design_datamemIP_0_0 (xilinx.com:user:datamemIP:1.0 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'zynq_design_datamemIP_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 7 differs from original width 4

-Upgraded port 's00_axi_awaddr' width 7 differs from original width 4

-Upgrade has added port 'address'

-Upgrade has added port 'memread'

-Upgrade has added port 'memwrite'

-Upgrade has added port 'readdata'

-Upgrade has added port 'writedata'


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '7' to '4' has been ignored for IP 'zynq_design_datamemIP_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:datamemIP:1.0 -user_name zynq_design_datamemIP_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {zynq_design_datamemIP_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips zynq_design_datamemIP_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 18 18:16:23 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_instructionmemIP_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of zynq_design_instructionmemIP_0_0 (xilinx.com:user:instructionmemIP:1.0 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'zynq_design_instructionmemIP_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 7 differs from original width 4

-Upgraded port 's00_axi_awaddr' width 7 differs from original width 4

-Upgrade has added port 'instruction'

-Upgrade has added port 'pc_address'


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '7' to '4' has been ignored for IP 'zynq_design_instructionmemIP_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:instructionmemIP:1.0 -user_name zynq_design_instructionmemIP_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {zynq_design_instructionmemIP_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips zynq_design_instructionmemIP_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 18 17:55:50 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z007sclg225-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'zynq_design_registerIP_0_4'

1. Summary
----------

CAUTION (success, with warnings) in the update of zynq_design_registerIP_0_4 (xilinx.com:user:registerIP:1.0 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'zynq_design_registerIP_0_4'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 5 differs from original width 4

-Upgraded port 's00_axi_awaddr' width 5 differs from original width 4

-Upgrade has added port 'readdata1'

-Upgrade has added port 'readdata2'

-Upgrade has added port 'readregister1'

-Upgrade has added port 'readregister2'

-Upgrade has added port 'regwrite'

-Upgrade has added port 'writedata'

-Upgrade has added port 'writeregisteraddress'


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '5' to '4' has been ignored for IP 'zynq_design_registerIP_0_4'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:registerIP:1.0 -user_name zynq_design_registerIP_0_4
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {zynq_design_registerIP_0_4} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips zynq_design_registerIP_0_4]


