// Seed: 1674535992
module module_0 (
    input supply1 id_0
    , id_2
);
  logic id_3;
  wire  id_4;
  assign module_1.id_0 = 0;
  wire id_5;
  ;
  parameter id_6 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd5
) (
    input uwire id_0,
    output tri0 id_1,
    output tri1 id_2,
    output wand id_3,
    input tri0 id_4,
    input tri0 _id_5,
    input wand id_6,
    output logic id_7,
    output tri1 id_8,
    input wire id_9,
    output supply0 id_10,
    output tri0 id_11,
    output supply1 id_12,
    output uwire id_13
);
  reg  id_15;
  wire id_16;
  initial begin : LABEL_0
    id_7 = #1 id_15;
  end
  initial begin : LABEL_1
    id_15 <= -1 ? (-1) : $clog2(78);
    ;
  end
  logic [7:0] id_17;
  assign id_12 = 1;
  logic id_18;
  module_0 modCall_1 (id_6);
  assign id_12 = id_17[id_5];
  wire id_19;
endmodule
