//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_20
.address_size 64

	// .globl	_Z20Convolution2D_kernelPfS_ii

.visible .entry _Z20Convolution2D_kernelPfS_ii(
	.param .u64 _Z20Convolution2D_kernelPfS_ii_param_0,
	.param .u64 _Z20Convolution2D_kernelPfS_ii_param_1,
	.param .u32 _Z20Convolution2D_kernelPfS_ii_param_2,
	.param .u32 _Z20Convolution2D_kernelPfS_ii_param_3
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd1, [_Z20Convolution2D_kernelPfS_ii_param_0];
	ld.param.u64 	%rd2, [_Z20Convolution2D_kernelPfS_ii_param_1];
	ld.param.u32 	%r4, [_Z20Convolution2D_kernelPfS_ii_param_2];
	ld.param.u32 	%r3, [_Z20Convolution2D_kernelPfS_ii_param_3];
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r9, %r8, %r10;
	add.s32 	%r11, %r4, -1;
	setp.ge.s32 	%p1, %r2, %r11;
	add.s32 	%r12, %r3, -1;
	setp.ge.s32 	%p2, %r1, %r12;
	or.pred  	%p3, %p1, %p2;
	setp.lt.s32 	%p4, %r2, 1;
	or.pred  	%p5, %p4, %p3;
	setp.lt.s32 	%p6, %r1, 1;
	or.pred  	%p7, %p6, %p5;
	@%p7 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	add.s32 	%r13, %r2, -1;
	mad.lo.s32 	%r14, %r13, %r3, %r1;
	add.s32 	%r15, %r14, -1;
	mul.wide.s32 	%rd5, %r14, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.s32 	%rd7, %r15, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.f32 	%f1, [%rd6+-4];
	ld.global.f32 	%f2, [%rd6];
	mul.f32 	%f3, %f2, 0f3F000000;
	fma.rn.f32 	%f4, %f1, 0f3E4CCCCD, %f3;
	ld.global.f32 	%f5, [%rd6+4];
	fma.rn.f32 	%f6, %f5, 0fBF4CCCCD, %f4;
	mul.wide.s32 	%rd9, %r3, 4;
	add.s64 	%rd10, %rd8, %rd9;
	add.s64 	%rd11, %rd6, %rd9;
	ld.global.f32 	%f7, [%rd11+-4];
	fma.rn.f32 	%f8, %f7, 0fBE99999A, %f6;
	mad.lo.s32 	%r16, %r2, %r3, %r1;
	ld.global.f32 	%f9, [%rd11];
	fma.rn.f32 	%f10, %f9, 0f3F19999A, %f8;
	ld.global.f32 	%f11, [%rd11+4];
	fma.rn.f32 	%f12, %f11, 0fBF666666, %f10;
	add.s64 	%rd12, %rd10, %rd9;
	ld.global.f32 	%f13, [%rd12];
	fma.rn.f32 	%f14, %f13, 0f3ECCCCCD, %f12;
	ld.global.f32 	%f15, [%rd12+4];
	fma.rn.f32 	%f16, %f15, 0f3F333333, %f14;
	ld.global.f32 	%f17, [%rd12+8];
	fma.rn.f32 	%f18, %f17, 0f3DCCCCCD, %f16;
	mul.wide.s32 	%rd13, %r16, 4;
	add.s64 	%rd14, %rd4, %rd13;
	st.global.f32 	[%rd14], %f18;

$L__BB0_2:
	ret;

}

