digraph "CFG for '_Z7reduce5PiS_' function" {
	label="CFG for '_Z7reduce5PiS_' function";

	Node0x61db7d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = shl i32 %4, 1\l  %11 = mul i32 %10, %9\l  %12 = add i32 %11, %3\l  %13 = zext i32 %12 to i64\l  %14 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %13\l  %15 = load i32, i32 addrspace(1)* %14, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %16 = add i32 %12, %9\l  %17 = zext i32 %16 to i64\l  %18 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %17\l  %19 = load i32, i32 addrspace(1)* %18, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %20 = add nsw i32 %19, %15\l  %21 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %3\l  store i32 %20, i32 addrspace(3)* %21, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %22 = icmp ult i32 %3, 128\l  br i1 %22, label %23, label %29\l|{<s0>T|<s1>F}}"];
	Node0x61db7d0:s0 -> Node0x61def10;
	Node0x61db7d0:s1 -> Node0x61defa0;
	Node0x61def10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%23:\l23:                                               \l  %24 = add nuw nsw i32 %3, 128\l  %25 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %24\l  %26 = load i32, i32 addrspace(3)* %25, align 4, !tbaa !7\l  %27 = load i32, i32 addrspace(3)* %21, align 4, !tbaa !7\l  %28 = add nsw i32 %27, %26\l  store i32 %28, i32 addrspace(3)* %21, align 4, !tbaa !7\l  br label %29\l}"];
	Node0x61def10 -> Node0x61defa0;
	Node0x61defa0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %30 = icmp ult i32 %3, 64\l  br i1 %30, label %31, label %37\l|{<s0>T|<s1>F}}"];
	Node0x61defa0:s0 -> Node0x61df6d0;
	Node0x61defa0:s1 -> Node0x61df720;
	Node0x61df6d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%31:\l31:                                               \l  %32 = add nuw nsw i32 %3, 64\l  %33 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %32\l  %34 = load i32, i32 addrspace(3)* %33, align 4, !tbaa !7\l  %35 = load i32, i32 addrspace(3)* %21, align 4, !tbaa !7\l  %36 = add nsw i32 %35, %34\l  store i32 %36, i32 addrspace(3)* %21, align 4, !tbaa !7\l  br label %37\l}"];
	Node0x61df6d0 -> Node0x61df720;
	Node0x61df720 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%37:\l37:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %38 = icmp ult i32 %3, 32\l  br i1 %38, label %39, label %77\l|{<s0>T|<s1>F}}"];
	Node0x61df720:s0 -> Node0x61dff20;
	Node0x61df720:s1 -> Node0x61dff70;
	Node0x61dff20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%39:\l39:                                               \l  %40 = add nuw nsw i32 %3, 32\l  %41 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %40\l  %42 = addrspacecast i32 addrspace(3)* %41 to i32*\l  %43 = load volatile i32, i32* %42, align 4, !tbaa !7\l  %44 = addrspacecast i32 addrspace(3)* %21 to i32*\l  %45 = load volatile i32, i32* %44, align 4, !tbaa !7\l  %46 = add nsw i32 %45, %43\l  store volatile i32 %46, i32* %44, align 4, !tbaa !7\l  %47 = add nuw nsw i32 %3, 16\l  %48 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %47\l  %49 = addrspacecast i32 addrspace(3)* %48 to i32*\l  %50 = load volatile i32, i32* %49, align 4, !tbaa !7\l  %51 = load volatile i32, i32* %44, align 4, !tbaa !7\l  %52 = add nsw i32 %51, %50\l  store volatile i32 %52, i32* %44, align 4, !tbaa !7\l  %53 = add nuw nsw i32 %3, 8\l  %54 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %53\l  %55 = addrspacecast i32 addrspace(3)* %54 to i32*\l  %56 = load volatile i32, i32* %55, align 4, !tbaa !7\l  %57 = load volatile i32, i32* %44, align 4, !tbaa !7\l  %58 = add nsw i32 %57, %56\l  store volatile i32 %58, i32* %44, align 4, !tbaa !7\l  %59 = add nuw nsw i32 %3, 4\l  %60 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %59\l  %61 = addrspacecast i32 addrspace(3)* %60 to i32*\l  %62 = load volatile i32, i32* %61, align 4, !tbaa !7\l  %63 = load volatile i32, i32* %44, align 4, !tbaa !7\l  %64 = add nsw i32 %63, %62\l  store volatile i32 %64, i32* %44, align 4, !tbaa !7\l  %65 = add nuw nsw i32 %3, 2\l  %66 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %65\l  %67 = addrspacecast i32 addrspace(3)* %66 to i32*\l  %68 = load volatile i32, i32* %67, align 4, !tbaa !7\l  %69 = load volatile i32, i32* %44, align 4, !tbaa !7\l  %70 = add nsw i32 %69, %68\l  store volatile i32 %70, i32* %44, align 4, !tbaa !7\l  %71 = add nuw nsw i32 %3, 1\l  %72 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %71\l  %73 = addrspacecast i32 addrspace(3)* %72 to i32*\l  %74 = load volatile i32, i32* %73, align 4, !tbaa !7\l  %75 = load volatile i32, i32* %44, align 4, !tbaa !7\l  %76 = add nsw i32 %75, %74\l  store volatile i32 %76, i32* %44, align 4, !tbaa !7\l  br label %77\l}"];
	Node0x61dff20 -> Node0x61dff70;
	Node0x61dff70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%77:\l77:                                               \l  %78 = icmp eq i32 %3, 0\l  br i1 %78, label %79, label %83\l|{<s0>T|<s1>F}}"];
	Node0x61dff70:s0 -> Node0x61e1b50;
	Node0x61dff70:s1 -> Node0x61e1ba0;
	Node0x61e1b50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%79:\l79:                                               \l  %80 = load i32, i32 addrspace(3)* getelementptr inbounds ([0 x i32], [0 x\l... i32] addrspace(3)* @sdata, i32 0, i32 0), align 4, !tbaa !7\l  %81 = zext i32 %4 to i64\l  %82 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %81\l  store i32 %80, i32 addrspace(1)* %82, align 4, !tbaa !7\l  br label %83\l}"];
	Node0x61e1b50 -> Node0x61e1ba0;
	Node0x61e1ba0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%83:\l83:                                               \l  ret void\l}"];
}
