{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526499900809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526499900809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 16:45:00 2018 " "Processing started: Wed May 16 16:45:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526499900809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526499900809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex_1 -c ex_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex_1 -c ex_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526499900809 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1526499903267 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex_1.vhd 2 1 " "Using design file ex_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_1-ex_1 " "Found design unit 1: ex_1-ex_1" {  } { { "ex_1.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Lógica Reconfigurável/logica_reconfiguravel/18_05_09/ex_1/ex_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526499903720 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_1 " "Found entity 1: ex_1" {  } { { "ex_1.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Lógica Reconfigurável/logica_reconfiguravel/18_05_09/ex_1/ex_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526499903720 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1526499903720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex_1 " "Elaborating entity \"ex_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526499903720 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "leds ex_1.vhd(10) " "VHDL Signal Declaration warning at ex_1.vhd(10): used implicit default value for signal \"leds\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ex_1.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Lógica Reconfigurável/logica_reconfiguravel/18_05_09/ex_1/ex_1.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526499903720 "|ex_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_bar ex_1.vhd(18) " "Verilog HDL or VHDL warning at ex_1.vhd(18): object \"led_bar\" assigned a value but never read" {  } { { "ex_1.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Lógica Reconfigurável/logica_reconfiguravel/18_05_09/ex_1/ex_1.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526499903720 "|ex_1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "ex_1.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Lógica Reconfigurável/logica_reconfiguravel/18_05_09/ex_1/ex_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526499904509 "|ex_1|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "ex_1.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Lógica Reconfigurável/logica_reconfiguravel/18_05_09/ex_1/ex_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526499904509 "|ex_1|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "ex_1.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Lógica Reconfigurável/logica_reconfiguravel/18_05_09/ex_1/ex_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526499904509 "|ex_1|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "ex_1.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Lógica Reconfigurável/logica_reconfiguravel/18_05_09/ex_1/ex_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526499904509 "|ex_1|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "ex_1.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Lógica Reconfigurável/logica_reconfiguravel/18_05_09/ex_1/ex_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526499904509 "|ex_1|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "ex_1.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Lógica Reconfigurável/logica_reconfiguravel/18_05_09/ex_1/ex_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526499904509 "|ex_1|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "ex_1.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Lógica Reconfigurável/logica_reconfiguravel/18_05_09/ex_1/ex_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526499904509 "|ex_1|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "ex_1.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Lógica Reconfigurável/logica_reconfiguravel/18_05_09/ex_1/ex_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526499904509 "|ex_1|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "ex_1.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Lógica Reconfigurável/logica_reconfiguravel/18_05_09/ex_1/ex_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526499904509 "|ex_1|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "ex_1.vhd" "" { Text "D:/Dropbox/Dokumente/Mechatronik/6. Semester SS18 (BR)/Lógica Reconfigurável/logica_reconfiguravel/18_05_09/ex_1/ex_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526499904509 "|ex_1|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526499904509 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1526499904619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526499904874 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526499904874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526499904921 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526499904921 ""} { "Info" "ICUT_CUT_TM_LCELLS" "206 " "Implemented 206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526499904921 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526499904921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "557 " "Peak virtual memory: 557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526499904936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 16:45:04 2018 " "Processing ended: Wed May 16 16:45:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526499904936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526499904936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526499904936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526499904936 ""}
