
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.110123                       # Number of seconds simulated
sim_ticks                                1110122805000                       # Number of ticks simulated
final_tick                               1110122805000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 909029                       # Simulator instruction rate (inst/s)
host_op_rate                                  1474110                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2001897151                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665008                       # Number of bytes of host memory used
host_seconds                                   554.54                       # Real time elapsed on the host
sim_insts                                   504088765                       # Number of instructions simulated
sim_ops                                     817446085                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        19007168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19029952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17564480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17564480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           296987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              297343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        274445                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             274445                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           17121681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17142204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15822105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15822105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15822105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          17121681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32964310                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245982                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374659                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335199                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1110122805000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2220245610                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088765                       # Number of instructions committed
system.cpu.committedOps                     817446085                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629968                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565889                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629968                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855543                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741282                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557715                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904581                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620636                       # number of memory refs
system.cpu.num_load_insts                   238245978                       # Number of load instructions
system.cpu.num_store_insts                   64374658                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2220245610                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772145                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362107      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014332     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446085                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.824993                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620641                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682346                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.500278                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.824993                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923628                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923628                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630080                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64105080                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64105080                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301735160                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301735160                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301735160                       # number of overall hits
system.cpu.dcache.overall_hits::total       301735160                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615902                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615902                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       269579                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       269579                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       885481                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         885481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       885481                       # number of overall misses
system.cpu.dcache.overall_misses::total        885481                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 108793630000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 108793630000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22198983000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22198983000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 130992613000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 130992613000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 130992613000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 130992613000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620641                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620641                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620641                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004188                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004188                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002926                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002926                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002926                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002926                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 176641.137713                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 176641.137713                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 82346.855653                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82346.855653                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 147933.849512                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 147933.849512                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 147933.849512                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 147933.849512                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657267                       # number of writebacks
system.cpu.dcache.writebacks::total            657267                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615902                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615902                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       269579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       269579                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       885481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       885481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       885481                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       885481                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 108177728000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 108177728000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  21929404000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21929404000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 130107132000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 130107132000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 130107132000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 130107132000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002926                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002926                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002926                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002926                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 175641.137713                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 175641.137713                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81346.855653                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81346.855653                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 146933.849512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 146933.849512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 146933.849512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 146933.849512                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681834                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.478702                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335199                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1902626.963483                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.478702                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670754                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670754                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334843                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334843                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334843                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334843                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334843                       # number of overall hits
system.cpu.icache.overall_hits::total       677334843                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     60193000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60193000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     60193000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60193000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     60193000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60193000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335199                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335199                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335199                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335199                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 169081.460674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 169081.460674                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 169081.460674                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 169081.460674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 169081.460674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 169081.460674                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     59837000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59837000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     59837000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59837000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     59837000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59837000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 168081.460674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 168081.460674                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 168081.460674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 168081.460674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 168081.460674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 168081.460674                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.627986                       # Cycle average of tags in use
system.l2.tags.total_refs                     1567717                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518821                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.021691                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.949224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.929710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.749052                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998842                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13060557                       # Number of tag accesses
system.l2.tags.data_accesses                 13060557                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657267                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657267                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            203135                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               203135                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3009                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         160975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160975                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                163984                       # number of demand (read+write) hits
system.l2.demand_hits::total                   163984                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               163984                       # number of overall hits
system.l2.overall_hits::total                  163984                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63435                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454927                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518362                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518718                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data             518362                       # number of overall misses
system.l2.overall_misses::total                518718                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19360522500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19360522500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     59301000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59301000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 105563637000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 105563637000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      59301000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  124924159500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     124983460500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     59301000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 124924159500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    124983460500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        203135                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           203135                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615902                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615902                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682702                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682702                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954714                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738635                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759676                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759801                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759676                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759801                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 305202.530149                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 305202.530149                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 166575.842697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 166575.842697                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 232045.222640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 232045.222640                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 166575.842697                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 240997.911691                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 240946.835275                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 166575.842697                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 240997.911691                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 240946.835275                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               509005                       # number of writebacks
system.l2.writebacks::total                    509005                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63435                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454927                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454927                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518718                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518718                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18726172500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18726172500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     55741000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55741000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 101014367000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 101014367000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     55741000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 119740539500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 119796280500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     55741000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 119740539500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 119796280500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738635                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759801                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759801                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 295202.530149                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 295202.530149                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 156575.842697                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 156575.842697                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 222045.222640                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 222045.222640                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 156575.842697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 230997.911691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 230946.835275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 156575.842697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 230997.911691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 230946.835275                       # average overall mshr miss latency
system.l2.replacements                         516773                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16153.092208                       # Cycle average of tags in use
system.l3.tags.total_refs                     1034762                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    331829                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.118359                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      344.287724                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          6.633298                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15802.171186                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.021014                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000405                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.964488                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985907                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16317                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2402061                       # Number of tag accesses
system.l3.tags.data_accesses                  2402061                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       509005                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           509005                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                691                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   691                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         220684                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            220684                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                221375                       # number of demand (read+write) hits
system.l3.demand_hits::total                   221375                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               221375                       # number of overall hits
system.l3.overall_hits::total                  221375                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62744                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62744                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       234243                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          234599                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              296987                       # number of demand (read+write) misses
system.l3.demand_misses::total                 297343                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data             296987                       # number of overall misses
system.l3.overall_misses::total                297343                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18021132000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18021132000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     51825000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  93683724499                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  93735549499                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      51825000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  111704856499                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     111756681499                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     51825000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 111704856499                       # number of overall miss cycles
system.l3.overall_miss_latency::total    111756681499                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       509005                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       509005                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454927                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455283                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518362                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518718                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518362                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518718                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989107                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989107                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.514902                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.515282                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.572934                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.573227                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.572934                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.573227                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 287216.817544                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 287216.817544                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 145575.842697                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 399942.472129                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 399556.475087                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 145575.842697                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 376127.091418                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 375851.059211                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 145575.842697                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 376127.091418                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 375851.059211                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               274445                       # number of writebacks
system.l3.writebacks::total                    274445                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          354                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           354                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62744                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62744                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       234243                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       234599                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         296987                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            297343                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        296987                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           297343                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17393692000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17393692000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     48265000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  91341294499                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  91389559499                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     48265000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 108734986499                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 108783251499                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     48265000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 108734986499                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 108783251499                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989107                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989107                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.514902                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.515282                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.572934                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.573227                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.572934                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.573227                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 277216.817544                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 277216.817544                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 135575.842697                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 389942.472129                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 389556.475087                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 135575.842697                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 366127.091418                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 365851.059211                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 135575.842697                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 366127.091418                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 365851.059211                       # average overall mshr miss latency
system.l3.replacements                         315445                       # number of replacements
system.membus.snoop_filter.tot_requests        591459                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       294116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             234599                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       274445                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6228                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62744                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62744                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        234599                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       875359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       875359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 875359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     36594432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     36594432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36594432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            297343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  297343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              297343                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1689359000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1486720500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1567717                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       885015                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          11086                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        11086                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616258                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1166272                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           67461                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          203135                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         203135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66444                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66444                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615902                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2452796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2453554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85735232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85760960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          551899                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32576320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1437736                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007711                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087472                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1426650     99.23%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11086      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1437736                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1441171500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1125086500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      1035125                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       516398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops          35126                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops        35126                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1110122805000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455283                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       783450                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           48393                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455283                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553834                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65774272                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          315445                       # Total snoops (count)
system.tol3bus.snoopTraffic                  17564480                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           834172                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.042109                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.200838                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 799046     95.79%     95.79% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  35126      4.21%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             834172                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1026571991                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778077008                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
