<stg><name>L2triggerv5</name>


<trans_list>

<trans id="528" from="1" to="2">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="2" to="3">
<condition id="142">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="2" to="2">
<condition id="144">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="3" to="5">
<condition id="146">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="3" to="4">
<condition id="148">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="4" to="3">
<condition id="150">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="4" to="4">
<condition id="152">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="5" to="6">
<condition id="154">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="5" to="21">
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="6" to="5">
<condition id="156">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="6" to="7">
<condition id="157">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="7" to="8">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="8" to="9">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="9" to="10">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="10" to="11">
<condition id="164">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="10" to="15">
<condition id="163">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="11" to="12">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="12" to="13">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="13" to="14">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="14" to="10">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="15" to="16">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="16" to="17">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="17" to="18">
<condition id="175">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="17" to="19">
<condition id="174">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="18" to="19">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="19" to="20">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="20" to="6">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="21" to="22">
<condition id="184">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="22" to="23">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="23" to="24">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="24" to="25">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="25" to="26">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="26" to="27">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="27" to="28">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="28" to="29">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="29" to="30">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="30" to="31">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="31" to="32">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="32" to="33">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="33" to="34">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="34" to="35">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="35" to="36">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="36" to="37">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="37" to="38">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="38" to="39">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="39" to="40">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="40" to="41">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="41" to="42">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="42" to="43">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="43" to="44">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="44" to="45">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="45" to="46">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="46" to="47">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="47" to="48">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="48" to="49">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="49" to="50">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="50" to="51">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="51" to="52">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="52" to="53">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="53" to="54">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="54" to="55">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="55" to="56">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="56" to="57">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="57" to="58">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="58" to="59">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="59" to="60">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="60" to="61">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="61" to="62">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="62" to="63">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="63" to="64">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="64" to="65">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="65" to="66">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="66" to="67">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="67" to="68">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="68" to="69">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="69" to="70">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="70" to="71">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="71" to="72">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="72" to="73">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="73" to="74">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="74" to="75">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="75" to="76">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="76" to="77">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="77" to="78">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="78" to="79">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="79" to="80">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="80" to="81">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="81" to="82">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="82" to="83">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="83" to="84">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="84" to="85">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="85" to="86">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="86" to="87">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="87" to="88">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="88" to="89">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="89" to="90">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="90" to="91">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="91" to="92">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="92" to="93">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="93" to="94">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="94" to="95">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="95" to="96">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="96" to="97">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="97" to="98">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="98" to="99">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="99" to="100">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="100" to="101">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="101" to="102">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="102" to="103">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="103" to="104">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="104" to="105">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="105" to="106">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="106" to="107">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="107" to="108">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="108" to="109">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="109" to="110">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="110" to="111">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="111" to="21">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V_data_V), !map !102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_keep_V), !map !108

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_strb_V), !map !112

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %in_stream_V_user_V), !map !116

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_V_id_V), !map !124

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %in_stream_V_dest_V), !map !128

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_V_data_V), !map !132

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_keep_V), !map !136

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_strb_V), !map !140

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %out_stream_V_user_V), !map !144

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !148

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_V_id_V), !map !152

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_stream_V_dest_V), !map !156

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_pixels_in_bus), !map !160

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(i32* %trig_data), !map !166

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @L2triggerv5_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:17  %n_pixels_in_bus_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %n_pixels_in_bus)

]]></node>
<StgValue><ssdm name="n_pixels_in_bus_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:18  %sum_overP1 = alloca [1152 x i32], align 16

]]></node>
<StgValue><ssdm name="sum_overP1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:19  %sum_overP2 = alloca [1152 x i32], align 16

]]></node>
<StgValue><ssdm name="sum_overP2"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %sum_pix1 = alloca [1152 x i32], align 16

]]></node>
<StgValue><ssdm name="sum_pix1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="17" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:21  %data_shift1 = alloca [9216 x i17], align 4

]]></node>
<StgValue><ssdm name="data_shift1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:22  %thresh1 = alloca [1152 x i32], align 16

]]></node>
<StgValue><ssdm name="thresh1"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  %sum_pix2 = alloca [1152 x i32], align 16

]]></node>
<StgValue><ssdm name="sum_pix2"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="17" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:24  %data_shift2 = alloca [9216 x i17], align 4

]]></node>
<StgValue><ssdm name="data_shift2"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:25  %thresh2 = alloca [1152 x i32], align 16

]]></node>
<StgValue><ssdm name="thresh2"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0">
<![CDATA[
arrayctor.loop1.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V, [5 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:27  call void (...)* @_ssdm_op_SpecInterface(i32* %trig_data, [8 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0">
<![CDATA[
arrayctor.loop1.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i2* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, [5 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:29  call void (...)* @_ssdm_op_SpecInterface(i16 %n_pixels_in_bus, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
arrayctor.loop1.preheader:30  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:31  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:32  %tmp_s = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %n_pixels_in_bus_read, i32 1, i32 15)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop1.preheader:33  %tmp = zext i15 %tmp_s to i16

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:34  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
:0  %i = phi i15 [ 0, %arrayctor.loop1.preheader ], [ %i_4, %1 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %exitcond9 = icmp eq i15 %i, %tmp_s

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %i_4 = add i15 %i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond9, label %.preheader93, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="64" op_0_bw="15">
<![CDATA[
:0  %tmp_2 = zext i15 %i to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sum_pix1_addr = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="sum_pix1_addr"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %sum_pix1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sum_pix2_addr = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="sum_pix2_addr"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store i32 0, i32* %sum_pix2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %thresh1_addr = getelementptr inbounds [1152 x i32]* %thresh1, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="thresh1_addr"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:6  store i32 255, i32* %thresh1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %thresh2_addr = getelementptr inbounds [1152 x i32]* %thresh2, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="thresh2_addr"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:8  store i32 255, i32* %thresh2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader93:0  %kk = phi i4 [ 0, %0 ], [ %kk_2, %.preheader92 ]

]]></node>
<StgValue><ssdm name="kk"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader93:1  %exitcond1 = icmp eq i4 %kk, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader93:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader93:3  %kk_2 = add i4 %kk, 1

]]></node>
<StgValue><ssdm name="kk_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader93:4  br i1 %exitcond1, label %.preheader91, label %.preheader92.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader92.preheader:0  %tmp_3 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %kk, i10 0)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="15" op_0_bw="14">
<![CDATA[
.preheader92.preheader:1  %p_shl_cast = zext i14 %tmp_3 to i15

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader92.preheader:2  %tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %kk, i7 0)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="15" op_0_bw="11">
<![CDATA[
.preheader92.preheader:3  %p_shl1_cast = zext i11 %tmp_9 to i15

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader92.preheader:4  %tmp_1 = add i15 %p_shl1_cast, %p_shl_cast

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader92.preheader:5  br label %.preheader92

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader92:0  %i_1 = phi i15 [ %i_5, %2 ], [ 0, %.preheader92.preheader ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader92:1  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader92:2  %exitcond8 = icmp eq i15 %i_1, %tmp_s

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader92:3  %i_5 = add i15 %i_1, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader92:4  br i1 %exitcond8, label %.preheader93, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %tmp_12 = add i15 %tmp_1, %i_1

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="15">
<![CDATA[
:1  %tmp_17_cast = zext i15 %tmp_12 to i64

]]></node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="14" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %data_shift1_addr_1 = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_17_cast

]]></node>
<StgValue><ssdm name="data_shift1_addr_1"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="14" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %data_shift2_addr_1 = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_17_cast

]]></node>
<StgValue><ssdm name="data_shift2_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="17" op_1_bw="14">
<![CDATA[
:4  store i17 0, i17* %data_shift1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="17" op_1_bw="14">
<![CDATA[
:5  store i17 0, i17* %data_shift2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader92

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader91:0  %k = phi i8 [ 0, %.preheader93 ], [ %k_1, %.preheader90 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader91:1  %exitcond = icmp eq i8 %k, -128

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader91:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader91:3  %k_1 = add i8 %k, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader91:4  br i1 %exitcond, label %.preheader.preheader, label %.preheader90

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:0  %tmp_4 = add i16 %tmp, -1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader90:0  %i_2 = phi i15 [ %i_7, %._crit_edge95 ], [ 0, %.preheader91 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader90:1  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

]]></node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader90:2  %exitcond7 = icmp eq i15 %i_2, %tmp_s

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader90:3  %i_7 = add i15 %i_2, 1

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader90:4  br i1 %exitcond7, label %.preheader91, label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="64" op_0_bw="15">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_8 = zext i15 %i_2 to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %sum_pix1_addr_2 = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="sum_pix1_addr_2"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %sum_pix1_load_1 = load i32* %sum_pix1_addr_2, align 4

]]></node>
<StgValue><ssdm name="sum_pix1_load_1"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %sum_pix2_addr_2 = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="sum_pix2_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %sum_pix2_load_1 = load i32* %sum_pix2_addr_2, align 4

]]></node>
<StgValue><ssdm name="sum_pix2_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="202" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %sum_pix1_load_1 = load i32* %sum_pix1_addr_2, align 4

]]></node>
<StgValue><ssdm name="sum_pix1_load_1"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %sum_pix2_load_1 = load i32* %sum_pix2_addr_2, align 4

]]></node>
<StgValue><ssdm name="sum_pix2_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="204" st_id="8" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %empty_50 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="54">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_data_V_1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_50, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="16" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %tmp_5 = trunc i32 %tmp_data_V_1 to i16

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %phitmp = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V_1, i32 16, i32 31)

]]></node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="16">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_6 = sext i16 %tmp_5 to i32

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp_7 = add i32 %sum_pix1_load_1, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="16">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %tmp_10 = sext i16 %phitmp to i32

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %tmp_11 = add i32 %sum_pix2_load_1, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="14" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %data_shift1_addr = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="data_shift1_addr"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="14" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %data_shift2_addr = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="data_shift2_addr"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  store i32 %tmp_7, i32* %sum_pix1_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  store i32 %tmp_11, i32* %sum_pix2_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %sum_overP1_addr = getelementptr inbounds [1152 x i32]* %sum_overP1, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="sum_overP1_addr"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  store i32 0, i32* %sum_overP1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %sum_overP2_addr = getelementptr inbounds [1152 x i32]* %sum_overP2, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="sum_overP2_addr"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  store i32 0, i32* %sum_overP2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %kk_1 = phi i4 [ 6, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %kk_3, %4 ]

]]></node>
<StgValue><ssdm name="kk_1"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:1  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %kk_1, i32 3)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_37, label %5, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
:0  %tmp_38 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %kk_1, i10 0)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="15" op_0_bw="14">
<![CDATA[
:1  %p_shl4_cast = sext i14 %tmp_38 to i15

]]></node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
:2  %tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %kk_1, i7 0)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="15" op_0_bw="11">
<![CDATA[
:3  %p_shl5_cast = sext i11 %tmp_39 to i15

]]></node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %tmp_40 = add i15 %p_shl5_cast, %p_shl4_cast

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_41 = add i15 %tmp_40, %i_2

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %tmp_28 = add i4 %kk_1, 1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
:12  %tmp_42 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %tmp_28, i10 0)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="15" op_0_bw="14">
<![CDATA[
:13  %p_shl2_cast = zext i14 %tmp_42 to i15

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
:14  %tmp_43 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_28, i7 0)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="15" op_0_bw="11">
<![CDATA[
:15  %p_shl3_cast = zext i11 %tmp_43 to i15

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_44 = add i15 %p_shl3_cast, %p_shl2_cast

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_45 = add i15 %tmp_44, %i_2

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:31  %kk_3 = add i4 %kk_1, -1

]]></node>
<StgValue><ssdm name="kk_3"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="17" op_0_bw="16">
<![CDATA[
:0  %tmp_10_cast = sext i16 %tmp_5 to i17

]]></node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="17" op_1_bw="14">
<![CDATA[
:1  store i17 %tmp_10_cast, i17* %data_shift1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="17" op_0_bw="16">
<![CDATA[
:2  %tmp_12_cast = sext i16 %phitmp to i17

]]></node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="17" op_1_bw="14">
<![CDATA[
:3  store i17 %tmp_12_cast, i17* %data_shift2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="11">
<![CDATA[
:4  %sum_overP1_load_1 = load i32* %sum_overP1_addr, align 4

]]></node>
<StgValue><ssdm name="sum_overP1_load_1"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="11">
<![CDATA[
:7  %sum_overP2_load_1 = load i32* %sum_overP2_addr, align 4

]]></node>
<StgValue><ssdm name="sum_overP2_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="15">
<![CDATA[
:6  %tmp_47_cast = zext i15 %tmp_41 to i64

]]></node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="14" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %data_shift1_addr_2 = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_47_cast

]]></node>
<StgValue><ssdm name="data_shift1_addr_2"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="14" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %data_shift2_addr_2 = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_47_cast

]]></node>
<StgValue><ssdm name="data_shift2_addr_2"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="17" op_0_bw="14">
<![CDATA[
:9  %data_shift1_load = load i17* %data_shift1_addr_2, align 4

]]></node>
<StgValue><ssdm name="data_shift1_load"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="17" op_0_bw="14">
<![CDATA[
:22  %data_shift2_load = load i17* %data_shift2_addr_2, align 4

]]></node>
<StgValue><ssdm name="data_shift2_load"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="11">
<![CDATA[
:25  %sum_overP1_load = load i32* %sum_overP1_addr, align 4

]]></node>
<StgValue><ssdm name="sum_overP1_load"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="11">
<![CDATA[
:28  %sum_overP2_load = load i32* %sum_overP2_addr, align 4

]]></node>
<StgValue><ssdm name="sum_overP2_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="252" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="17" op_0_bw="14">
<![CDATA[
:9  %data_shift1_load = load i17* %data_shift1_addr_2, align 4

]]></node>
<StgValue><ssdm name="data_shift1_load"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="17" op_0_bw="14">
<![CDATA[
:22  %data_shift2_load = load i17* %data_shift2_addr_2, align 4

]]></node>
<StgValue><ssdm name="data_shift2_load"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="11">
<![CDATA[
:25  %sum_overP1_load = load i32* %sum_overP1_addr, align 4

]]></node>
<StgValue><ssdm name="sum_overP1_load"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="11">
<![CDATA[
:28  %sum_overP2_load = load i32* %sum_overP2_addr, align 4

]]></node>
<StgValue><ssdm name="sum_overP2_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="17">
<![CDATA[
:10  %extLd = sext i17 %data_shift1_load to i32

]]></node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_51_cast = zext i15 %tmp_45 to i64

]]></node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="14" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %data_shift1_addr_3 = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_51_cast

]]></node>
<StgValue><ssdm name="data_shift1_addr_3"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="14" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %data_shift2_addr_3 = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_51_cast

]]></node>
<StgValue><ssdm name="data_shift2_addr_3"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="17" op_1_bw="14">
<![CDATA[
:21  store i17 %data_shift1_load, i17* %data_shift1_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="17">
<![CDATA[
:23  %extLd1 = sext i17 %data_shift2_load to i32

]]></node>
<StgValue><ssdm name="extLd1"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="17" op_1_bw="14">
<![CDATA[
:24  store i17 %data_shift2_load, i17* %data_shift2_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_30 = add i32 %sum_overP1_load, %extLd

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_31 = add i32 %sum_overP2_load, %extLd1

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="265" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:27  store i32 %tmp_30, i32* %sum_overP1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:30  store i32 %tmp_31, i32* %sum_overP2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="268" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="11">
<![CDATA[
:4  %sum_overP1_load_1 = load i32* %sum_overP1_addr, align 4

]]></node>
<StgValue><ssdm name="sum_overP1_load_1"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="11">
<![CDATA[
:7  %sum_overP2_load_1 = load i32* %sum_overP2_addr, align 4

]]></node>
<StgValue><ssdm name="sum_overP2_load_1"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %thresh1_addr_2 = getelementptr inbounds [1152 x i32]* %thresh1, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="thresh1_addr_2"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="11">
<![CDATA[
:11  %thresh1_load = load i32* %thresh1_addr_2, align 4

]]></node>
<StgValue><ssdm name="thresh1_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="272" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32 = add i32 %tmp_6, %sum_overP1_load_1

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_33 = add i32 %tmp_10, %sum_overP2_load_1

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="11">
<![CDATA[
:11  %thresh1_load = load i32* %thresh1_addr_2, align 4

]]></node>
<StgValue><ssdm name="thresh1_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="275" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:6  store i32 %tmp_32, i32* %sum_overP1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:9  store i32 %tmp_33, i32* %sum_overP2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_34 = icmp ugt i32 %tmp_32, %thresh1_load

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_34, label %._crit_edge, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %thresh2_addr_2 = getelementptr inbounds [1152 x i32]* %thresh2, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="thresh2_addr_2"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="11">
<![CDATA[
:1  %thresh2_load = load i32* %thresh2_addr_2, align 4

]]></node>
<StgValue><ssdm name="thresh2_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="281" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="11">
<![CDATA[
:1  %thresh2_load = load i32* %thresh2_addr_2, align 4

]]></node>
<StgValue><ssdm name="thresh2_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="282" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_35 = icmp ugt i32 %tmp_33, %thresh2_load

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_35, label %._crit_edge, label %._crit_edge95

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:0  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:1  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2  br label %._crit_edge95

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge95:0  br label %.preheader90

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader:0  %i_3 = phi i15 [ %i_6, %_ifconv ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="16" op_0_bw="15">
<![CDATA[
.preheader:1  %i_3_cast = zext i15 %i_3 to i16

]]></node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:3  %exitcond6 = icmp eq i15 %i_3, %tmp_s

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:4  %i_6 = add i15 %i_3, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond6, label %7, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:0  %tmp_13 = zext i15 %i_3 to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1  %sum_pix2_addr_1 = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="sum_pix2_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:2  %sum_pix2_load = load i32* %sum_pix2_addr_1, align 4

]]></node>
<StgValue><ssdm name="sum_pix2_load"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %sum_pix1_addr_1 = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="sum_pix1_addr_1"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:4  %sum_pix1_load = load i32* %sum_pix1_addr_1, align 4

]]></node>
<StgValue><ssdm name="sum_pix1_load"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:6  %l3_data_last_V = icmp eq i16 %i_3_cast, %tmp_4

]]></node>
<StgValue><ssdm name="l3_data_last_V"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="301" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:2  %sum_pix2_load = load i32* %sum_pix2_addr_1, align 4

]]></node>
<StgValue><ssdm name="sum_pix2_load"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:4  %sum_pix1_load = load i32* %sum_pix1_addr_1, align 4

]]></node>
<StgValue><ssdm name="sum_pix1_load"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:5  %tmp_data_V = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %sum_pix2_load, i32 %sum_pix1_load)

]]></node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
_ifconv:7  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i2* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, i64 %tmp_data_V, i8 -1, i8 -1, i2 undef, i1 %l3_data_last_V, i5 undef, i6 undef)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %tmp_14 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %sum_pix1_load, i32 7, i32 31)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10  %tmp_15 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %sum_pix2_load, i32 7, i32 31)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="307" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="28" op_0_bw="28" op_1_bw="25" op_2_bw="3">
<![CDATA[
_ifconv:9  %sum_pixP1 = call i28 @_ssdm_op_BitConcatenate.i28.i25.i3(i25 %tmp_14, i3 0)

]]></node>
<StgValue><ssdm name="sum_pixP1"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="28" op_0_bw="28" op_1_bw="25" op_2_bw="3">
<![CDATA[
_ifconv:11  %sum_pixP2 = call i28 @_ssdm_op_BitConcatenate.i28.i25.i3(i25 %tmp_15, i3 0)

]]></node>
<StgValue><ssdm name="sum_pixP2"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="28">
<![CDATA[
_ifconv:12  %tmp_16 = zext i28 %sum_pixP1 to i32

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="8" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp_17 = uitofp i32 %tmp_16 to double

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="28">
<![CDATA[
_ifconv:39  %tmp_26 = zext i28 %sum_pixP2 to i32

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="8" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:40  %tmp_23 = uitofp i32 %tmp_26 to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="313" st_id="24" stage="7" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp_17 = uitofp i32 %tmp_16 to double

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="7" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:40  %tmp_23 = uitofp i32 %tmp_26 to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="315" st_id="25" stage="6" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp_17 = uitofp i32 %tmp_16 to double

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="6" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:40  %tmp_23 = uitofp i32 %tmp_26 to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="317" st_id="26" stage="5" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp_17 = uitofp i32 %tmp_16 to double

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="318" st_id="26" stage="5" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:40  %tmp_23 = uitofp i32 %tmp_26 to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="319" st_id="27" stage="4" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp_17 = uitofp i32 %tmp_16 to double

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="320" st_id="27" stage="4" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:40  %tmp_23 = uitofp i32 %tmp_26 to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="321" st_id="28" stage="3" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp_17 = uitofp i32 %tmp_16 to double

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="3" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:40  %tmp_23 = uitofp i32 %tmp_26 to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="323" st_id="29" stage="2" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp_17 = uitofp i32 %tmp_16 to double

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="324" st_id="29" stage="2" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:40  %tmp_23 = uitofp i32 %tmp_26 to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="325" st_id="30" stage="1" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp_17 = uitofp i32 %tmp_16 to double

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="326" st_id="30" stage="1" lat="8">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:40  %tmp_23 = uitofp i32 %tmp_26 to double

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="327" st_id="31" stage="59" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="59" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="329" st_id="32" stage="58" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="330" st_id="32" stage="58" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="331" st_id="33" stage="57" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="332" st_id="33" stage="57" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="333" st_id="34" stage="56" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="334" st_id="34" stage="56" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="335" st_id="35" stage="55" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="336" st_id="35" stage="55" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="337" st_id="36" stage="54" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="338" st_id="36" stage="54" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="339" st_id="37" stage="53" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="340" st_id="37" stage="53" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="341" st_id="38" stage="52" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="342" st_id="38" stage="52" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="343" st_id="39" stage="51" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="344" st_id="39" stage="51" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="345" st_id="40" stage="50" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="346" st_id="40" stage="50" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="347" st_id="41" stage="49" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="348" st_id="41" stage="49" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="349" st_id="42" stage="48" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="350" st_id="42" stage="48" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="351" st_id="43" stage="47" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="352" st_id="43" stage="47" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="353" st_id="44" stage="46" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="354" st_id="44" stage="46" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="355" st_id="45" stage="45" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="356" st_id="45" stage="45" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="357" st_id="46" stage="44" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="358" st_id="46" stage="44" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="359" st_id="47" stage="43" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="360" st_id="47" stage="43" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="361" st_id="48" stage="42" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="362" st_id="48" stage="42" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="363" st_id="49" stage="41" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="364" st_id="49" stage="41" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="365" st_id="50" stage="40" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="366" st_id="50" stage="40" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="367" st_id="51" stage="39" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="368" st_id="51" stage="39" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="369" st_id="52" stage="38" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="370" st_id="52" stage="38" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="371" st_id="53" stage="37" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="372" st_id="53" stage="37" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="373" st_id="54" stage="36" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="374" st_id="54" stage="36" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="375" st_id="55" stage="35" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="376" st_id="55" stage="35" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="377" st_id="56" stage="34" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="378" st_id="56" stage="34" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="379" st_id="57" stage="33" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="380" st_id="57" stage="33" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="381" st_id="58" stage="32" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="382" st_id="58" stage="32" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="383" st_id="59" stage="31" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="384" st_id="59" stage="31" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="385" st_id="60" stage="30" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="386" st_id="60" stage="30" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="387" st_id="61" stage="29" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="388" st_id="61" stage="29" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="389" st_id="62" stage="28" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="390" st_id="62" stage="28" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="391" st_id="63" stage="27" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="392" st_id="63" stage="27" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="393" st_id="64" stage="26" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="394" st_id="64" stage="26" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="395" st_id="65" stage="25" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="396" st_id="65" stage="25" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="397" st_id="66" stage="24" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="398" st_id="66" stage="24" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="399" st_id="67" stage="23" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="400" st_id="67" stage="23" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="401" st_id="68" stage="22" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="402" st_id="68" stage="22" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="403" st_id="69" stage="21" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="404" st_id="69" stage="21" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="405" st_id="70" stage="20" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="406" st_id="70" stage="20" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="407" st_id="71" stage="19" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="408" st_id="71" stage="19" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="409" st_id="72" stage="18" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="410" st_id="72" stage="18" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="411" st_id="73" stage="17" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="412" st_id="73" stage="17" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="413" st_id="74" stage="16" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="414" st_id="74" stage="16" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="415" st_id="75" stage="15" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="416" st_id="75" stage="15" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="417" st_id="76" stage="14" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="418" st_id="76" stage="14" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="419" st_id="77" stage="13" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="420" st_id="77" stage="13" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="421" st_id="78" stage="12" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="422" st_id="78" stage="12" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="423" st_id="79" stage="11" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="424" st_id="79" stage="11" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="425" st_id="80" stage="10" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="426" st_id="80" stage="10" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="427" st_id="81" stage="9" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="428" st_id="81" stage="9" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="429" st_id="82" stage="8" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="430" st_id="82" stage="8" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="431" st_id="83" stage="7" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="432" st_id="83" stage="7" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="433" st_id="84" stage="6" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="434" st_id="84" stage="6" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="435" st_id="85" stage="5" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="436" st_id="85" stage="5" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="437" st_id="86" stage="4" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="438" st_id="86" stage="4" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="439" st_id="87" stage="3" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="440" st_id="87" stage="3" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="441" st_id="88" stage="2" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="442" st_id="88" stage="2" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="443" st_id="89" stage="1" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14  %tmp_18 = call double @llvm.sqrt.f64(double %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="444" st_id="89" stage="1" lat="59">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:41  %tmp_24 = call double @llvm.sqrt.f64(double %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="445" st_id="90" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:15  %tmp_19 = fmul double %tmp_18, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="446" st_id="90" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_25 = fmul double %tmp_24, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="447" st_id="91" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:15  %tmp_19 = fmul double %tmp_18, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="448" st_id="91" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_25 = fmul double %tmp_24, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="449" st_id="92" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:15  %tmp_19 = fmul double %tmp_18, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="450" st_id="92" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_25 = fmul double %tmp_24, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="451" st_id="93" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:15  %tmp_19 = fmul double %tmp_18, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="452" st_id="93" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_25 = fmul double %tmp_24, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="453" st_id="94" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:15  %tmp_19 = fmul double %tmp_18, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="454" st_id="94" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_25 = fmul double %tmp_24, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="455" st_id="95" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:15  %tmp_19 = fmul double %tmp_18, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="456" st_id="95" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_25 = fmul double %tmp_24, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="457" st_id="96" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:15  %tmp_19 = fmul double %tmp_18, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="458" st_id="96" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_25 = fmul double %tmp_24, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="459" st_id="97" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:15  %tmp_19 = fmul double %tmp_18, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="460" st_id="97" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_25 = fmul double %tmp_24, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="461" st_id="98" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:15  %tmp_19 = fmul double %tmp_18, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="462" st_id="98" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_25 = fmul double %tmp_24, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="463" st_id="99" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:15  %tmp_19 = fmul double %tmp_18, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="464" st_id="99" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42  %tmp_25 = fmul double %tmp_24, 6.000000e+00

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="465" st_id="100" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %x_assign = fadd double %tmp_17, %tmp_19

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="466" st_id="100" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %x_assign_1 = fadd double %tmp_23, %tmp_25

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="467" st_id="101" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %x_assign = fadd double %tmp_17, %tmp_19

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="468" st_id="101" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %x_assign_1 = fadd double %tmp_23, %tmp_25

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="469" st_id="102" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %x_assign = fadd double %tmp_17, %tmp_19

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="470" st_id="102" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %x_assign_1 = fadd double %tmp_23, %tmp_25

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="471" st_id="103" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %x_assign = fadd double %tmp_17, %tmp_19

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="472" st_id="103" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %x_assign_1 = fadd double %tmp_23, %tmp_25

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="473" st_id="104" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %x_assign = fadd double %tmp_17, %tmp_19

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="474" st_id="104" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %x_assign_1 = fadd double %tmp_23, %tmp_25

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="475" st_id="105" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %x_assign = fadd double %tmp_17, %tmp_19

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="476" st_id="105" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %x_assign_1 = fadd double %tmp_23, %tmp_25

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="477" st_id="106" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %x_assign = fadd double %tmp_17, %tmp_19

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="478" st_id="106" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %x_assign_1 = fadd double %tmp_23, %tmp_25

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="479" st_id="107" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %x_assign = fadd double %tmp_17, %tmp_19

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="480" st_id="107" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %x_assign_1 = fadd double %tmp_23, %tmp_25

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="481" st_id="108" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %x_assign = fadd double %tmp_17, %tmp_19

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="482" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:17  %p_Val2_s = bitcast double %x_assign to i64

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="483" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:18  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="484" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:19  %loc_V_1 = trunc i64 %p_Val2_s to i52

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="485" st_id="108" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %x_assign_1 = fadd double %tmp_23, %tmp_25

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="486" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:44  %p_Val2_4 = bitcast double %x_assign_1 to i64

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="487" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:45  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_4, i32 52, i32 62) nounwind

]]></node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="488" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:46  %loc_V_3 = trunc i64 %p_Val2_4 to i52

]]></node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="489" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:22  %tmp_i_i_i_cast2 = zext i11 %loc_V to i12

]]></node>
<StgValue><ssdm name="tmp_i_i_i_cast2"/></StgValue>
</operation>

<operation id="490" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:23  %sh_assign = add i12 -1023, %tmp_i_i_i_cast2

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="491" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:24  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="492" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:25  %tmp_2_i_i = sub i11 1023, %loc_V

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="493" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:26  %tmp_2_i_i_cast = sext i11 %tmp_2_i_i to i12

]]></node>
<StgValue><ssdm name="tmp_2_i_i_cast"/></StgValue>
</operation>

<operation id="494" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:27  %sh_assign_1 = select i1 %isNeg, i12 %tmp_2_i_i_cast, i12 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="495" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:49  %tmp_i_i_i6_cast1 = zext i11 %loc_V_2 to i12

]]></node>
<StgValue><ssdm name="tmp_i_i_i6_cast1"/></StgValue>
</operation>

<operation id="496" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:50  %sh_assign_2 = add i12 -1023, %tmp_i_i_i6_cast1

]]></node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="497" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:51  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_2, i32 11)

]]></node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="498" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:52  %tmp_2_i_i9 = sub i11 1023, %loc_V_2

]]></node>
<StgValue><ssdm name="tmp_2_i_i9"/></StgValue>
</operation>

<operation id="499" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:53  %tmp_2_i_i9_cast = sext i11 %tmp_2_i_i9 to i12

]]></node>
<StgValue><ssdm name="tmp_2_i_i9_cast"/></StgValue>
</operation>

<operation id="500" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:54  %sh_assign_3 = select i1 %isNeg_1, i12 %tmp_2_i_i9_cast, i12 %sh_assign_2

]]></node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="501" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:20  %p_Result_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="502" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="136" op_0_bw="53">
<![CDATA[
_ifconv:21  %tmp_i_i = zext i53 %p_Result_s to i136

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="503" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:28  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="504" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="136" op_0_bw="32">
<![CDATA[
_ifconv:29  %tmp_4_i_i = zext i32 %sh_assign_1_cast to i136

]]></node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="505" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="53" op_0_bw="32">
<![CDATA[
_ifconv:30  %tmp_4_i_i_cast = zext i32 %sh_assign_1_cast to i53

]]></node>
<StgValue><ssdm name="tmp_4_i_i_cast"/></StgValue>
</operation>

<operation id="506" st_id="110" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ifconv:31  %tmp_5_i_i = lshr i53 %p_Result_s, %tmp_4_i_i_cast

]]></node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="507" st_id="110" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_ifconv:32  %tmp_7_i_i = shl i136 %tmp_i_i, %tmp_4_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="508" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
_ifconv:33  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_5_i_i, i32 52)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="509" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:34  %tmp_20 = zext i1 %tmp_22 to i32

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="510" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:35  %tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %tmp_7_i_i, i32 52, i32 83)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="511" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:36  %result_V = select i1 %isNeg, i32 %tmp_20, i32 %tmp_21

]]></node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="512" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:47  %p_Result_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_3) nounwind

]]></node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="513" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="136" op_0_bw="53">
<![CDATA[
_ifconv:48  %tmp_i_i5 = zext i53 %p_Result_4 to i136

]]></node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="514" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:55  %sh_assign_3_cast = sext i12 %sh_assign_3 to i32

]]></node>
<StgValue><ssdm name="sh_assign_3_cast"/></StgValue>
</operation>

<operation id="515" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="136" op_0_bw="32">
<![CDATA[
_ifconv:56  %tmp_4_i_i1 = zext i32 %sh_assign_3_cast to i136

]]></node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="516" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="53" op_0_bw="32">
<![CDATA[
_ifconv:57  %tmp_4_i_i1_cast = zext i32 %sh_assign_3_cast to i53

]]></node>
<StgValue><ssdm name="tmp_4_i_i1_cast"/></StgValue>
</operation>

<operation id="517" st_id="110" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ifconv:58  %tmp_5_i_i1 = lshr i53 %p_Result_4, %tmp_4_i_i1_cast

]]></node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>

<operation id="518" st_id="110" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
_ifconv:59  %tmp_7_i_i1 = shl i136 %tmp_i_i5, %tmp_4_i_i1

]]></node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>

<operation id="519" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
_ifconv:60  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_5_i_i1, i32 52)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="520" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:61  %tmp_27 = zext i1 %tmp_36 to i32

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="521" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:62  %tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %tmp_7_i_i1, i32 52, i32 83)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="522" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:63  %result_V_1 = select i1 %isNeg_1, i32 %tmp_27, i32 %tmp_29

]]></node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="523" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:37  %thresh1_addr_1 = getelementptr inbounds [1152 x i32]* %thresh1, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="thresh1_addr_1"/></StgValue>
</operation>

<operation id="524" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
_ifconv:38  store i32 %result_V, i32* %thresh1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:64  %thresh2_addr_1 = getelementptr inbounds [1152 x i32]* %thresh2, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="thresh2_addr_1"/></StgValue>
</operation>

<operation id="526" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
_ifconv:65  store i32 %result_V_1, i32* %thresh2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:66  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
