// Seed: 2526440836
module module_0 (
    input wire id_0,
    input wand id_1,
    input uwire id_2,
    output wire id_3,
    input supply0 id_4,
    output supply1 id_5
);
  parameter id_7 = 1;
  assign id_5 = (1);
  logic id_8 = id_1;
  always $unsigned(86);
  ;
  wire id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd44,
    parameter id_4 = 32'd3,
    parameter id_5 = 32'd30
) (
    output supply0 id_0,
    input tri0 _id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri _id_4,
    input uwire _id_5,
    input wor id_6,
    input tri1 id_7,
    output tri id_8
);
  wire [id_4  +  id_1  ==  id_5 : 1] id_10;
  logic id_11 = id_11;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_0,
      id_7,
      id_3
  );
  assign modCall_1.id_0 = 0;
  assign id_0 = 1;
endmodule
