.ALIASES
X_U1A           U1A(A=N00254 B=N00242 Y=N00316 VCC=$G_DPWR GND=$G_DGND ) CN @DIGITAL LOGIC
+GATES.SCHEMATIC1(sch_1):INS32@EVAL.7432.Normal(chips)
U_A             A(VCC=$G_DPWR GND=$G_DGND 1=N00254 ) CN @DIGITAL LOGIC GATES.SCHEMATIC1(sch_1):INS116@SOURCE.DigClock.Normal(chips)
U_B             B(VCC=$G_DPWR GND=$G_DGND 1=N00242 ) CN @DIGITAL LOGIC GATES.SCHEMATIC1(sch_1):INS176@SOURCE.DigClock.Normal(chips)
.ENDALIASES
