<?xml version="1.0"?>
<!-- A PDK with a given name.
     Root is the home directory of the pdk
     Reserved keywords when defining the paths include: 
     - ${PWD} represents the absolute path where Arkangel is called
     - ${PROJ_PATH} represents the absolute path of the home directory of the project as defined by syntax 'path'
     - ${ROOT_PATH} represents the absolute path of Arkangel installed binaries
  -->
<pdk name="s40ulp">
  <stamp>
    <author>RapidFlex</author>
    <dates>
      <created>Sat Dec 31 03:14:41 PM PST 2022</created>
      <last_modified>Sat Dec 31 03:14:41 PM PST 2022</last_modified>
    </dates>
    <tool_version>0.0.15-dev+023fa82</tool_version>
  </stamp>
  <root>/eda/internal/alkaid_infra/pdk/s40/s40ulp</root>
  <shrink_factor>0.9</shrink_factor>
  <!-- Capture all the necessary files for each standard cell -->
  <sclibs>
    <!-- Each standard cell lib has a unique name. Only 1 lib can selected
         Height represents the height of each standard cell, which can be found in datasheets of PDK. The unit is [um]
         CPP represents the contact poly pitch of each standard cell, which can be found in datasheets of PDK. The unit is [um]
      -->
    <sclib name="uhdc40_hvt_v0.2" height="0.98" cpp="0.19">
      <file tag="tt" type="lib" process="tt" vdd="0.9" temp="25" model="nldm">std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/0.9v/scc40ulp_uhdc40_hvt_tt_v0p9_25c_basic.db</file>
      <file tag="ffg" type="lib" process="ffg" vdd="0.99" temp="125" model="nldm">std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/0.9v/scc40ulp_uhdc40_hvt_ffg_v0p99_125c_basic.db</file>
      <file tag="ffg_ccs" type="lib" process="ffg" vdd="0.99" temp="125" model="ccs">std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/0.9v/scc40ulp_uhdc40_hvt_ffg_v0p99_125c_ccs.db</file>
      <file tag="tt_v1p0" type="lib" process="tt" vdd="1.0" temp="25" model="nldm">std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.0v/scc40ulp_uhdc40_hvt_tt_v1p0_25c_basic.db</file>
      <file tag="tt_v1p1" type="lib" process="tt" vdd="1.1" temp="25" model="nldm">std_cell/SCC40ULP_UHDC40_HVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_hvt_tt_v1p1_25c_basic.db</file>
      <file type="gds">std_cell/SCC40ULP_UHDC40_HVT/V0p2/gds/scc40ulp_uhdc40_hvt.gds</file>
      <file type="cdl">std_cell/SCC40ULP_UHDC40_HVT/V0p2/cdl/scc40ulp_uhdc40_hvt.cdl</file>
      <file type="lef">std_cell/SCC40ULP_UHDC40_HVT/V0p2/lef/scc40ulp_uhdc40_hvt.lef</file>
      <file type="verilog">std_cell/SCC40ULP_UHDC40_HVT/V0p2/verilog/scc40ulp_uhdc40_hvt.v</file>
    </sclib>
    <sclib name="uhdc40_lvt_v0.2" height="0.98" cpp="0.19">
      <file tag="tt" type="lib" process="tt" vdd="0.9" temp="25" model="nldm">std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/0.9v/scc40ulp_uhdc40_lvt_tt_v0p9_25c_basic.db</file>
      <file tag="tt_v1p0" type="lib" process="tt" vdd="1.0" temp="25" model="nldm">std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.0v/scc40ulp_uhdc40_lvt_tt_v1p0_25c_basic.db</file>
      <file tag="tt_v1p1" type="lib" process="tt" vdd="1.1" temp="25" model="nldm">std_cell/SCC40ULP_UHDC40_LVT/V0p2/liberty/1.1v/scc40ulp_uhdc40_lvt_tt_v1p1_25c_basic.db</file>
      <file type="gds">std_cell/SCC40ULP_UHDC40_LVT/V0p2/gds/scc40ulp_uhdc40_lvt.gds</file>
      <file type="cdl">std_cell/SCC40ULP_UHDC40_LVT/V0p2/cdl/scc40ulp_uhdc40_lvt.cdl</file>
      <file type="lef">std_cell/SCC40ULP_UHDC40_LVT/V0p2/lef/scc40ulp_uhdc40_lvt.lef</file>
      <file type="verilog">std_cell/SCC40ULP_UHDC40_LVT/V0p2/verilog/scc40ulp_uhdc40_lvt.v</file>
    </sclib>
    <!-- Each standard cell lib has a unique name. Only 1 lib can selected -->
    <sclib name="uhdc40_rvt_v0.2" height="0.98" cpp="0.19">
      <file tag="tt" type="lib" process="tt" vdd="0.9" temp="25" model="nldm">std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/0.9v/scc40ulp_uhdc40_rvt_tt_v0p9_25c_basic.db</file>
      <file tag="ffg" type="lib" process="ffg" vdd="0.99" temp="125" model="nldm">std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/0.9v/scc40ulp_uhdc40_rvt_ffg_v0p99_125c_basic.db</file>
      <file tag="ffg_ccs" type="lib" process="ffg" vdd="0.99" temp="125" model="ccs">std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/0.9v/scc40ulp_uhdc40_rvt_ffg_v0p99_125c_ccs.db</file>
      <file tag="tt_v1p0" type="lib" process="tt" vdd="1.0" temp="25" model="nldm">std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.0v/scc40ulp_uhdc40_rvt_tt_v1p0_25c_basic.db</file>
      <file tag="tt_v1p1" type="lib" process="tt" vdd="1.1" temp="25" model="nldm">std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db</file>
      <file type="gds">std_cell/SCC40ULP_UHDC40_RVT_V0p2/gds/scc40ulp_uhdc40_rvt.gds</file>
      <file type="cdl">std_cell/SCC40ULP_UHDC40_RVT_V0p2/cdl/scc40ulp_uhdc40_rvt.cdl</file>
      <file type="lef">std_cell/SCC40ULP_UHDC40_RVT_V0p2/lef/scc40ulp_uhdc40_rvt.lef</file>
      <file type="verilog">std_cell/SCC40ULP_UHDC40_RVT_V0p2/verilog/scc40ulp_uhdc40_rvt.v</file>
    </sclib>
  </sclibs>
  <techfile>
    <!-- TLU+ file require metal stack and corner -->
    <file type="tluplus" metal_stack="1p7m_6ic" corner="typical">std_cell/SCC40ULP_TF/V0p2/icc/tluplus/StarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1/StarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1_TYPICAL.tluplus</file>
    <file type="tluplus" metal_stack="1p7m_6ic" corner="cbest">std_cell/SCC40ULP_TF/V0p2/icc/tluplus/StarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1/StarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1_CMIN.tluplus</file>
    <file type="tluplus" metal_stack="1p7m_6ic" corner="cworst">std_cell/SCC40ULP_TF/V0p2/icc/tluplus/StarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1/StarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1_CMAX.tluplus</file>
    <file type="tluplus" metal_stack="1p7m_6ic" corner="rcbest">std_cell/SCC40ULP_TF/V0p2/icc/tluplus/StarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1/StarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1_RCMIN.tluplus</file>
    <file type="tluplus" metal_stack="1p7m_6ic" corner="rcworst">std_cell/SCC40ULP_TF/V0p2/icc/tluplus/StarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1/StarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1_RCMAX.tluplus</file>
    <!-- NXGRD file require metal stack and corner -->
    <file type="nxtgrd" metal_stack="1p7m_6ic" corner="typical">starRC/TD-LO40-XS-2091v0/SMIC_CCIStarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1_V1.12_REV3_0/StarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1/NXTGRD/StarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1_TYPICAL.nxtgrd</file>
    <file type="empty_spice_subckt" metal_stack="1p7m_6ic">SPDK40LGULP_091125_OA_CDS_V1.12_REV4_0/smic40lgulp_091125_1P7M_6Ic_1TMc_ALPA1_oa_cds_v1.12_REV4_0/Calibre/LVS/empty_subckt.sp</file>
    <file type="innovus_lef" metal_stack="1p7m_6ic">std_cell/SCC40ULP_TF/V0p2/innovus/uhd/scc40n_1p7m_6ic_1mttc_alpa1.lef</file>
    <file type="redhawk_tech_file" metal_stack="1p7m_6ic" corner="typical">SPDK40LGULP_091125_OA_CDS_V1.12_REV4_0/SMIC_Redhawk_PA_40ULP_091125_1P7M_6Ic_1TMc_ALPA1_V1.10_REV1_0/Totem_40ULP_091125_1P7M_5Ic_1TMc_ALPA1_TYPICAL.tech</file>
    <file type="layer_map" metal_stack="1p7m_6ic" corner="typical">std_cell/SCC40ULP_TF/V0p2/icc/tluplus/StarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1/StarRC_40ULP_091125_1P7M_6Ic_1TMc_ALPA1_cell.map</file>
    <!-- The gds_layer_map file is generated from an EDA tool. Not an original file from PDK -->
    <file type="gds_layer_map" metal_stack="1p7m_6ic" corner="typical">std_cell/SCC40ULP_TF/V0p2/icc/gdsInOutLayer.map</file>
  </techfile>
</pdk>
