{
  "design": {
    "design_info": {
      "boundary_crc": "0xF7EB5B6D1F38F0F",
      "device": "xc7z010clg225-1",
      "gen_directory": "../../../../Signal_Generator.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "btn_debounce_0": "",
      "ADC_dumy_driver_0": "",
      "adc_i2c_controller_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "1",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "btn": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "ADC_sda": {
        "direction": "IO"
      },
      "ADC_scl": {
        "direction": "IO"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "top_level_processing_system7_0_3",
        "xci_path": "ip\\top_level_processing_system7_0_3\\top_level_processing_system7_0_3.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x0FFFFFFF"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#UART 1#UART",
              "1#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#unassigned#unassigned#Unbonded#Unbonded#unassigned#unassigned"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#tx#rx#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#Unbonded#unassigned#unassigned#Unbonded#Unbonded#unassigned#unassigned"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 8 .. 9"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "0"
          }
        }
      },
      "btn_debounce_0": {
        "vlnv": "xilinx.com:module_ref:btn_debounce:1.0",
        "xci_name": "top_level_btn_debounce_0_0",
        "xci_path": "ip\\top_level_btn_debounce_0_0\\top_level_btn_debounce_0_0.xci",
        "inst_hier_path": "btn_debounce_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "btn_debounce",
          "boundary_crc": "0x0"
        },
        "ports": {
          "btn": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_processing_system7_0_3_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "btn0": {
            "direction": "O"
          },
          "btn0_T": {
            "direction": "O"
          },
          "btn0_P": {
            "direction": "O"
          },
          "btn1": {
            "direction": "O"
          },
          "btn1_T": {
            "direction": "O"
          },
          "btn1_P": {
            "direction": "O"
          },
          "btn2": {
            "direction": "O"
          },
          "btn2_T": {
            "direction": "O"
          },
          "btn2_P": {
            "direction": "O"
          },
          "btn3": {
            "direction": "O"
          },
          "btn3_T": {
            "direction": "O"
          },
          "btn3_P": {
            "direction": "O"
          }
        }
      },
      "ADC_dumy_driver_0": {
        "vlnv": "xilinx.com:module_ref:ADC_dumy_driver:1.0",
        "xci_name": "top_level_ADC_dumy_driver_0_0",
        "xci_path": "ip\\top_level_ADC_dumy_driver_0_0\\top_level_ADC_dumy_driver_0_0.xci",
        "inst_hier_path": "ADC_dumy_driver_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ADC_dumy_driver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_processing_system7_0_3_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "data_rd": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "analog_o_en": {
            "direction": "O"
          },
          "AIN_mode": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AIN_sel": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "adc_i2c_controller_0": {
        "vlnv": "xilinx.com:module_ref:adc_i2c_controller:1.0",
        "xci_name": "top_level_adc_i2c_controller_0_0",
        "xci_path": "ip\\top_level_adc_i2c_controller_0_0\\top_level_adc_i2c_controller_0_0.xci",
        "inst_hier_path": "adc_i2c_controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adc_i2c_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_processing_system7_0_3_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "reset_n": {
            "type": "rst",
            "direction": "I"
          },
          "analog_o_en": {
            "direction": "I"
          },
          "AIN_mode": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AIN_sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "data_rd": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "sda": {
            "direction": "IO"
          },
          "scl": {
            "direction": "IO"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "ADC_dumy_driver_0_AIN_mode": {
        "ports": [
          "ADC_dumy_driver_0/AIN_mode",
          "adc_i2c_controller_0/AIN_mode"
        ]
      },
      "ADC_dumy_driver_0_AIN_sel": {
        "ports": [
          "ADC_dumy_driver_0/AIN_sel",
          "adc_i2c_controller_0/AIN_sel"
        ]
      },
      "ADC_dumy_driver_0_analog_o_en": {
        "ports": [
          "ADC_dumy_driver_0/analog_o_en",
          "adc_i2c_controller_0/analog_o_en"
        ]
      },
      "Net1": {
        "ports": [
          "ADC_sda",
          "adc_i2c_controller_0/sda"
        ]
      },
      "Net2": {
        "ports": [
          "ADC_scl",
          "adc_i2c_controller_0/scl"
        ]
      },
      "adc_i2c_controller_0_data_rd": {
        "ports": [
          "adc_i2c_controller_0/data_rd",
          "ADC_dumy_driver_0/data_rd"
        ]
      },
      "btn_1": {
        "ports": [
          "btn",
          "btn_debounce_0/btn"
        ]
      },
      "btn_debounce_0_btn3_T": {
        "ports": [
          "btn_debounce_0/btn3_T",
          "adc_i2c_controller_0/reset_n"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "btn_debounce_0/clk",
          "ADC_dumy_driver_0/clk",
          "adc_i2c_controller_0/clk"
        ]
      }
    }
  }
}