Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Sep 24 18:58:08 2025
| Host         : DESKTOP-KPIS19S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   76          inf        0.000                      0                   76        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    A_reg/savedvalue_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    A_reg/savedvalue_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    A_reg/savedvalue_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    A_reg/savedvalue_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    A_reg/savedvalue_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    A_reg/savedvalue_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    A_reg/savedvalue_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    A_reg/savedvalue_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    B_reg/savedvalue_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    A_reg/savedvalue_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    A_reg/savedvalue_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    A_reg/savedvalue_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    A_reg/savedvalue_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    A_reg/savedvalue_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    A_reg/savedvalue_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    A_reg/savedvalue_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    A_reg/savedvalue_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    A_reg/savedvalue_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    A_reg/savedvalue_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    A_reg/savedvalue_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    A_reg/savedvalue_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    A_reg/savedvalue_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    A_reg/savedvalue_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    A_reg/savedvalue_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    A_reg/savedvalue_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A_reg/savedvalue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.251ns  (logic 5.481ns (35.941%)  route 9.770ns (64.059%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    A_reg/CLK
    SLICE_X2Y11          FDCE                                         r  A_reg/savedvalue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  A_reg/savedvalue_reg[1]/Q
                         net (fo=7, routed)           1.105     6.779    A_reg/Q[1]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     6.903 r  A_reg/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.903    alu0/led_OBUF[0]_inst_i_5[1]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.543 f  alu0/result0_carry/O[3]
                         net (fo=1, routed)           0.881     8.424    Op_reg/O[3]
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.306     8.730 f  Op_reg/led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.941     9.671    Op_reg/led_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.795 f  Op_reg/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.448    10.243    Op_reg/led_OBUF[3]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124    10.367 r  Op_reg/zero_led_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.717    11.084    Op_reg/zero_led_OBUF_inst_i_2_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124    11.208 r  Op_reg/zero_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.678    16.886    zero_led_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    20.407 r  zero_led_OBUF_inst/O
                         net (fo=0)                   0.000    20.407    zero_led
    L1                                                                r  zero_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overflow_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.956ns  (logic 5.354ns (41.328%)  route 7.601ns (58.672%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    A_reg/CLK
    SLICE_X3Y10          FDCE                                         r  A_reg/savedvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  A_reg/savedvalue_reg[0]/Q
                         net (fo=7, routed)           0.805     6.418    B_reg/led_OBUF[7]_inst_i_1[0]
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.542 r  B_reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.542    alu0/led_OBUF[0]_inst_i_4[0]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.055 r  alu0/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.055    alu0/result0_inferred__0/i__carry_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.370 r  alu0/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.969     8.339    B_reg/O[0]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.307     8.646 r  B_reg/overflow_led_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.011     9.657    Op_reg/overflow_led
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     9.781 r  Op_reg/overflow_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.817    14.598    overflow_led_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    18.113 r  overflow_led_OBUF_inst/O
                         net (fo=0)                   0.000    18.113    overflow_led
    P1                                                                r  overflow_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.776ns  (logic 4.710ns (43.705%)  route 6.066ns (56.295%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    B_reg/CLK
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  B_reg/savedvalue_reg[5]/Q
                         net (fo=6, routed)           0.984     6.596    B_reg/Q[5]
    SLICE_X4Y12          LUT5 (Prop_lut5_I2_O)        0.124     6.720 f  B_reg/led_OBUF[6]_inst_i_6/O
                         net (fo=8, routed)           0.688     7.408    Op_reg/led_OBUF[3]_inst_i_4
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.150     7.558 r  Op_reg/led_OBUF[0]_inst_i_2/O
                         net (fo=6, routed)           1.221     8.779    B_reg/led_OBUF[3]_inst_i_1
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.326     9.105 r  B_reg/led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.595     9.701    Op_reg/led[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.124     9.825 r  Op_reg/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.577    12.402    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    15.931 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.931    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.444ns  (logic 5.464ns (52.312%)  route 4.981ns (47.688%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    A_reg/CLK
    SLICE_X3Y10          FDCE                                         r  A_reg/savedvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  A_reg/savedvalue_reg[0]/Q
                         net (fo=7, routed)           0.805     6.418    B_reg/led_OBUF[7]_inst_i_1[0]
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.542 r  B_reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.542    alu0/led_OBUF[0]_inst_i_4[0]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.055 r  alu0/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.055    alu0/result0_inferred__0/i__carry_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.370 r  alu0/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.969     8.339    B_reg/O[0]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.307     8.646 r  B_reg/overflow_led_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.316     8.962    Op_reg/overflow_led
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     9.086 r  Op_reg/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.662     9.748    Op_reg/led_OBUF[7]_inst_i_6_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.872 r  Op_reg/led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.229    12.101    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    15.602 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.602    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.183ns  (logic 4.461ns (43.803%)  route 5.723ns (56.197%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 f  B_reg/savedvalue_reg[2]/Q
                         net (fo=16, routed)          1.204     6.817    A_reg/result0_carry__0[2]
    SLICE_X2Y10          LUT4 (Prop_lut4_I3_O)        0.124     6.941 r  A_reg/led_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.662     7.603    A_reg/led_OBUF[4]_inst_i_6_n_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.727 r  A_reg/led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           1.243     8.970    Op_reg/led_OBUF[4]_inst_i_1_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     9.094 r  Op_reg/led_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.762     9.856    Op_reg/led_OBUF[4]_inst_i_4_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124     9.980 r  Op_reg/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.851    11.831    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    15.340 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.340    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.155ns  (logic 5.363ns (52.815%)  route 4.792ns (47.185%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    A_reg/CLK
    SLICE_X2Y11          FDCE                                         r  A_reg/savedvalue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  A_reg/savedvalue_reg[1]/Q
                         net (fo=7, routed)           1.105     6.779    A_reg/Q[1]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     6.903 r  A_reg/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.903    alu0/led_OBUF[0]_inst_i_5[1]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.453 r  alu0/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.453    alu0/result0_carry_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.692 r  alu0/result0_carry__0/O[2]
                         net (fo=1, routed)           1.010     8.702    Op_reg/led_OBUF[6]_inst_i_1_0[2]
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.302     9.004 r  Op_reg/led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.298     9.302    Op_reg/led_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     9.426 r  Op_reg/led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.379    11.805    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    15.311 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.311    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.030ns  (logic 5.221ns (52.056%)  route 4.809ns (47.944%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    A_reg/CLK
    SLICE_X2Y11          FDCE                                         r  A_reg/savedvalue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  A_reg/savedvalue_reg[1]/Q
                         net (fo=7, routed)           1.105     6.779    A_reg/Q[1]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     6.903 r  A_reg/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.903    alu0/led_OBUF[0]_inst_i_5[1]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.543 r  alu0/result0_carry/O[3]
                         net (fo=1, routed)           0.881     8.424    Op_reg/O[3]
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.306     8.730 r  Op_reg/led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.941     9.671    Op_reg/led_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.795 r  Op_reg/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.882    11.677    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    15.186 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.186    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 4.342ns (43.374%)  route 5.669ns (56.626%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    Op_reg/CLK
    SLICE_X1Y11          FDCE                                         r  Op_reg/savedvalue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 f  Op_reg/savedvalue_reg[2]/Q
                         net (fo=27, routed)          1.513     7.125    A_reg/led_OBUF[6]_inst_i_4[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124     7.249 r  A_reg/led_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.946     8.196    Op_reg/led_OBUF[5]_inst_i_1_1
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     8.320 r  Op_reg/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.952     9.272    Op_reg/led_OBUF[5]_inst_i_4_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124     9.396 r  Op_reg/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.258    11.654    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    15.168 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.168    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.816ns  (logic 5.149ns (52.453%)  route 4.667ns (47.547%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    A_reg/CLK
    SLICE_X2Y11          FDCE                                         r  A_reg/savedvalue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  A_reg/savedvalue_reg[1]/Q
                         net (fo=7, routed)           1.105     6.779    A_reg/Q[1]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     6.903 r  A_reg/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.903    alu0/led_OBUF[0]_inst_i_5[1]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.483 r  alu0/result0_carry/O[2]
                         net (fo=1, routed)           0.427     7.909    Op_reg/O[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.302     8.211 r  Op_reg/led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.258     9.470    Op_reg/led_OBUF[2]_inst_i_3_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.594 r  Op_reg/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.878    11.472    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    14.973 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.973    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.210ns  (logic 4.755ns (51.624%)  route 4.456ns (48.376%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  B_reg/savedvalue_reg[0]/Q
                         net (fo=13, routed)          0.915     6.527    A_reg/result0_carry__0[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I1_O)        0.124     6.651 r  A_reg/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.651    alu0/led_OBUF[0]_inst_i_5[0]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.898 r  alu0/result0_carry/O[0]
                         net (fo=1, routed)           0.808     7.707    Op_reg/O[0]
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.299     8.006 r  Op_reg/led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.810     8.815    Op_reg/led_OBUF[0]_inst_i_5_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124     8.939 r  Op_reg/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.923    10.862    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.367 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.367    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.388ns (70.738%)  route 0.574ns (29.262%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    Op_reg/CLK
    SLICE_X1Y11          FDCE                                         r  Op_reg/savedvalue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  Op_reg/savedvalue_reg[3]/Q
                         net (fo=6, routed)           0.138     1.756    Op_reg/savedvalue_reg_n_0_[3]
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  Op_reg/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.436     2.236    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.438 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.438    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.396ns (69.488%)  route 0.613ns (30.512%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.475    Op_reg/CLK
    SLICE_X1Y12          FDCE                                         r  Op_reg/savedvalue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  Op_reg/savedvalue_reg[4]/Q
                         net (fo=6, routed)           0.202     1.818    Op_reg/savedvalue_reg_n_0_[4]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  Op_reg/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.411     2.274    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.484 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.484    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.396ns (69.040%)  route 0.626ns (30.960%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.475    Op_reg/CLK
    SLICE_X1Y12          FDCE                                         r  Op_reg/savedvalue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  Op_reg/savedvalue_reg[5]/Q
                         net (fo=6, routed)           0.193     1.809    Op_reg/savedvalue_reg_n_0_[5]
    SLICE_X0Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  Op_reg/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.433     2.287    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.497 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.497    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.402ns (64.229%)  route 0.781ns (35.771%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.475    Op_reg/CLK
    SLICE_X1Y12          FDCE                                         r  Op_reg/savedvalue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  Op_reg/savedvalue_reg[4]/Q
                         net (fo=6, routed)           0.211     1.827    Op_reg/savedvalue_reg_n_0_[4]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.872 r  Op_reg/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.570     2.442    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.657 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.657    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.437ns (64.913%)  route 0.777ns (35.087%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    A_reg/CLK
    SLICE_X3Y10          FDCE                                         r  A_reg/savedvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  A_reg/savedvalue_reg[0]/Q
                         net (fo=7, routed)           0.230     1.847    Op_reg/overflow_led_1[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.892 r  Op_reg/led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.099     1.991    Op_reg/led_OBUF[0]_inst_i_4_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I3_O)        0.045     2.036 r  Op_reg/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.448     2.484    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.690 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.690    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.433ns (61.198%)  route 0.908ns (38.802%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.475    Op_reg/CLK
    SLICE_X1Y12          FDCE                                         r  Op_reg/savedvalue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  Op_reg/savedvalue_reg[4]/Q
                         net (fo=6, routed)           0.142     1.758    Op_reg/savedvalue_reg_n_0_[4]
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.045     1.803 r  Op_reg/led_OBUF[7]_inst_i_3/O
                         net (fo=10, routed)          0.210     2.013    Op_reg/savedvalue_reg[5]_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.045     2.058 r  Op_reg/led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.557     2.615    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.816 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.816    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.438ns (59.235%)  route 0.990ns (40.765%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.475    B_reg/CLK
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  B_reg/savedvalue_reg[6]/Q
                         net (fo=6, routed)           0.272     1.888    Op_reg/overflow_led_0[6]
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.933 r  Op_reg/led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.101     2.034    Op_reg/led_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.045     2.079 r  Op_reg/led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.617     2.696    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.903 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.903    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.462ns (59.347%)  route 1.001ns (40.653%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    Op_reg/CLK
    SLICE_X1Y11          FDCE                                         r  Op_reg/savedvalue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  Op_reg/savedvalue_reg[1]/Q
                         net (fo=17, routed)          0.200     1.817    Op_reg/Q[1]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.045     1.862 r  Op_reg/led_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.114     1.975    Op_reg/led_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.045     2.020 r  Op_reg/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.688     2.708    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.939 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.939    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overflow_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.566ns  (logic 1.402ns (39.326%)  route 2.164ns (60.674%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.475    B_reg/CLK
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  B_reg/savedvalue_reg[7]/Q
                         net (fo=6, routed)           0.264     1.880    Op_reg/overflow_led_0[7]
    SLICE_X4Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.925 r  Op_reg/overflow_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.900     3.825    overflow_led_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     5.041 r  overflow_led_OBUF_inst/O
                         net (fo=0)                   0.000     5.041    overflow_led
    P1                                                                r  overflow_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.169ns  (logic 1.498ns (35.944%)  route 2.670ns (64.056%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    Op_reg/CLK
    SLICE_X1Y11          FDCE                                         r  Op_reg/savedvalue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  Op_reg/savedvalue_reg[1]/Q
                         net (fo=17, routed)          0.200     1.817    Op_reg/Q[1]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.045     1.862 f  Op_reg/led_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.113     1.974    Op_reg/led_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     2.019 r  Op_reg/zero_led_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.058     2.077    Op_reg/zero_led_OBUF_inst_i_3_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.045     2.122 r  Op_reg/zero_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.300     4.422    zero_led_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     5.645 r  zero_led_OBUF_inst/O
                         net (fo=0)                   0.000     5.645    zero_led
    L1                                                                r  zero_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            B_reg/savedvalue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.171ns  (logic 1.464ns (46.158%)  route 1.707ns (53.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           1.707     3.171    B_reg/D[2]
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.857    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[2]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            B_reg/savedvalue_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.063ns  (logic 1.450ns (47.330%)  route 1.613ns (52.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           1.613     3.063    B_reg/D[6]
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    B_reg/CLK
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[6]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            B_reg/savedvalue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.992ns  (logic 1.448ns (48.406%)  route 1.544ns (51.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=3, routed)           1.544     2.992    B_reg/D[3]
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.857    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            A_reg/savedvalue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.974ns  (logic 1.461ns (49.133%)  route 1.513ns (50.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           1.513     2.974    A_reg/D[1]
    SLICE_X2Y11          FDCE                                         r  A_reg/savedvalue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.857    A_reg/CLK
    SLICE_X2Y11          FDCE                                         r  A_reg/savedvalue_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            B_reg/savedvalue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 1.461ns (49.232%)  route 1.507ns (50.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           1.507     2.968    B_reg/D[1]
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.857    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A_reg/savedvalue_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.929ns  (logic 1.451ns (49.538%)  route 1.478ns (50.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.478     2.929    A_reg/AR[0]
    SLICE_X3Y10          FDCE                                         f  A_reg/savedvalue_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    A_reg/CLK
    SLICE_X3Y10          FDCE                                         r  A_reg/savedvalue_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A_reg/savedvalue_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.929ns  (logic 1.451ns (49.538%)  route 1.478ns (50.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.478     2.929    A_reg/AR[0]
    SLICE_X3Y10          FDCE                                         f  A_reg/savedvalue_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    A_reg/CLK
    SLICE_X3Y10          FDCE                                         r  A_reg/savedvalue_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A_reg/savedvalue_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.929ns  (logic 1.451ns (49.538%)  route 1.478ns (50.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.478     2.929    A_reg/AR[0]
    SLICE_X3Y10          FDCE                                         f  A_reg/savedvalue_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    A_reg/CLK
    SLICE_X3Y10          FDCE                                         r  A_reg/savedvalue_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A_reg/savedvalue_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.929ns  (logic 1.451ns (49.538%)  route 1.478ns (50.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.478     2.929    A_reg/AR[0]
    SLICE_X3Y10          FDCE                                         f  A_reg/savedvalue_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    A_reg/CLK
    SLICE_X3Y10          FDCE                                         r  A_reg/savedvalue_reg[6]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            B_reg/savedvalue_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.906ns  (logic 1.466ns (50.450%)  route 1.440ns (49.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           1.440     2.906    B_reg/D[5]
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    B_reg/CLK
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Op_reg/savedvalue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.221ns (40.733%)  route 0.321ns (59.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           0.321     0.542    Op_reg/D[0]
    SLICE_X1Y11          FDCE                                         r  Op_reg/savedvalue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    Op_reg/CLK
    SLICE_X1Y11          FDCE                                         r  Op_reg/savedvalue_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Op_reg/savedvalue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.229ns (39.396%)  route 0.353ns (60.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.353     0.582    Op_reg/D[1]
    SLICE_X1Y11          FDCE                                         r  Op_reg/savedvalue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    Op_reg/CLK
    SLICE_X1Y11          FDCE                                         r  Op_reg/savedvalue_reg[1]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            B_reg/savedvalue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.219ns (36.276%)  route 0.384ns (63.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           0.384     0.603    B_reg/D[4]
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    B_reg/CLK
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[4]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            Op_reg/savedvalue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.219ns (36.061%)  route 0.388ns (63.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           0.388     0.607    Op_reg/D[4]
    SLICE_X1Y12          FDCE                                         r  Op_reg/savedvalue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    Op_reg/CLK
    SLICE_X1Y12          FDCE                                         r  Op_reg/savedvalue_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            A_reg/savedvalue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.221ns (36.183%)  route 0.390ns (63.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           0.390     0.611    A_reg/D[0]
    SLICE_X3Y10          FDCE                                         r  A_reg/savedvalue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    A_reg/CLK
    SLICE_X3Y10          FDCE                                         r  A_reg/savedvalue_reg[0]/C

Slack:                    inf
  Source:                 enB
                            (input port)
  Destination:            B_reg/savedvalue_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.210ns (34.162%)  route 0.404ns (65.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enB (IN)
                         net (fo=0)                   0.000     0.000    enB
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enB_IBUF_inst/O
                         net (fo=8, routed)           0.404     0.613    B_reg/E[0]
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    B_reg/CLK
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[4]/C

Slack:                    inf
  Source:                 enB
                            (input port)
  Destination:            B_reg/savedvalue_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.210ns (34.162%)  route 0.404ns (65.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enB (IN)
                         net (fo=0)                   0.000     0.000    enB
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enB_IBUF_inst/O
                         net (fo=8, routed)           0.404     0.613    B_reg/E[0]
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    B_reg/CLK
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[5]/C

Slack:                    inf
  Source:                 enB
                            (input port)
  Destination:            B_reg/savedvalue_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.210ns (34.162%)  route 0.404ns (65.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enB (IN)
                         net (fo=0)                   0.000     0.000    enB
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enB_IBUF_inst/O
                         net (fo=8, routed)           0.404     0.613    B_reg/E[0]
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    B_reg/CLK
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[6]/C

Slack:                    inf
  Source:                 enB
                            (input port)
  Destination:            B_reg/savedvalue_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.210ns (34.162%)  route 0.404ns (65.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enB (IN)
                         net (fo=0)                   0.000     0.000    enB
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enB_IBUF_inst/O
                         net (fo=8, routed)           0.404     0.613    B_reg/E[0]
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    B_reg/CLK
    SLICE_X3Y12          FDCE                                         r  B_reg/savedvalue_reg[7]/C

Slack:                    inf
  Source:                 enB
                            (input port)
  Destination:            B_reg/savedvalue_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.210ns (33.821%)  route 0.410ns (66.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enB (IN)
                         net (fo=0)                   0.000     0.000    enB
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enB_IBUF_inst/O
                         net (fo=8, routed)           0.410     0.620    B_reg/E[0]
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[0]/C





