

================================================================
== Vivado HLS Report for 'mq_process_requests'
================================================================
* Date:           Mon Mar  1 13:03:44 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.206|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.20>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%rt_state_load = load i3* @rt_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:263]   --->   Operation 3 'load' 'rt_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_idx_V_2 = load i16* @newMetaIdx_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:306]   --->   Operation 4 'load' 'tmp_idx_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%popRequest_op_load = load i1* @popRequest_op, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:497]   --->   Operation 5 'load' 'popRequest_op_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.72ns)   --->   "switch i3 %rt_state_load, label %._crit_edge5.i [
    i3 0, label %0
    i3 1, label %5
    i3 2, label %10
    i3 3, label %11
    i3 -4, label %14
  ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:263]   --->   Operation 6 'switch' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P.i16P.i1P.i1P(i64* @mq_metaRspFifo_V_val, i16* @mq_metaRspFifo_V_nex, i1* @mq_metaRspFifo_V_val_1, i1* @mq_metaRspFifo_V_isT, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:491]   --->   Operation 7 'nbreadreq' 'tmp_49' <Predicate = (rt_state_load == 4)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.67ns)   --->   "br i1 %tmp_49, label %15, label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:491]   --->   Operation 8 'br' <Predicate = (rt_state_load == 4)> <Delay = 0.67>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%empty_429 = call { i64, i16, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i64P.i16P.i1P.i1P(i64* @mq_metaRspFifo_V_val, i16* @mq_metaRspFifo_V_nex, i1* @mq_metaRspFifo_V_val_1, i1* @mq_metaRspFifo_V_isT) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:493]   --->   Operation 9 'read' 'empty_429' <Predicate = (rt_state_load == 4 & tmp_49)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_value_V = extractvalue { i64, i16, i1, i1 } %empty_429, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:493]   --->   Operation 10 'extractvalue' 'tmp_value_V' <Predicate = (rt_state_load == 4 & tmp_49)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_next_V = extractvalue { i64, i16, i1, i1 } %empty_429, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:493]   --->   Operation 11 'extractvalue' 'tmp_next_V' <Predicate = (rt_state_load == 4 & tmp_49)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_valid_2 = extractvalue { i64, i16, i1, i1 } %empty_429, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:493]   --->   Operation 12 'extractvalue' 'tmp_valid_2' <Predicate = (rt_state_load == 4 & tmp_49)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_isTail = extractvalue { i64, i16, i1, i1 } %empty_429, 3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:493]   --->   Operation 13 'extractvalue' 'tmp_isTail' <Predicate = (rt_state_load == 4 & tmp_49)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "br i1 %tmp_valid_2, label %16, label %._crit_edge13.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:494]   --->   Operation 14 'br' <Predicate = (rt_state_load == 4 & tmp_49)> <Delay = 0.65>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "br i1 %popRequest_op_load, label %._crit_edge13.i, label %17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:497]   --->   Operation 15 'br' <Predicate = (rt_state_load == 4 & tmp_49 & tmp_valid_2)> <Delay = 0.65>
ST_1 : Operation 16 [1/1] (0.28ns)   --->   "%tmp_entry_valid_1 = xor i1 %tmp_isTail, true" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:500]   --->   Operation 16 'xor' 'tmp_entry_valid_1' <Predicate = (rt_state_load == 4 & tmp_49 & tmp_valid_2 & !popRequest_op_load)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "br label %._crit_edge13.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:503]   --->   Operation 17 'br' <Predicate = (rt_state_load == 4 & tmp_49 & tmp_valid_2 & !popRequest_op_load)> <Delay = 0.65>
ST_1 : Operation 18 [1/1] (0.71ns)   --->   "store i3 0, i3* @rt_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:506]   --->   Operation 18 'store' <Predicate = (rt_state_load == 4 & tmp_49)> <Delay = 0.71>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P.i16P.i1P(i16* @mq_pointerRspFifo_V_1, i16* @mq_pointerRspFifo_V_2, i1* @mq_pointerRspFifo_V_s, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:474]   --->   Operation 19 'nbreadreq' 'tmp_48' <Predicate = (rt_state_load == 3)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "br i1 %tmp_48, label %12, label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:474]   --->   Operation 20 'br' <Predicate = (rt_state_load == 3)> <Delay = 0.67>
ST_1 : Operation 21 [1/1] (1.83ns)   --->   "%empty_428 = call { i16, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i1P(i16* @mq_pointerRspFifo_V_1, i16* @mq_pointerRspFifo_V_2, i1* @mq_pointerRspFifo_V_s) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:476]   --->   Operation 21 'read' 'empty_428' <Predicate = (rt_state_load == 3 & tmp_48)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_head_V_2 = extractvalue { i16, i16, i1 } %empty_428, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:476]   --->   Operation 22 'extractvalue' 'tmp_head_V_2' <Predicate = (rt_state_load == 3 & tmp_48)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_tail_V_1 = extractvalue { i16, i16, i1 } %empty_428, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:476]   --->   Operation 23 'extractvalue' 'tmp_tail_V_1' <Predicate = (rt_state_load == 3 & tmp_48)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_valid_1 = extractvalue { i16, i16, i1 } %empty_428, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:476]   --->   Operation 24 'extractvalue' 'tmp_valid_1' <Predicate = (rt_state_load == 3 & tmp_48)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.65ns)   --->   "br i1 %tmp_valid_1, label %13, label %._crit_edge11.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:477]   --->   Operation 25 'br' <Predicate = (rt_state_load == 3 & tmp_48)> <Delay = 0.65>
ST_1 : Operation 26 [1/1] (0.65ns)   --->   "br label %._crit_edge11.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:483]   --->   Operation 26 'br' <Predicate = (rt_state_load == 3 & tmp_48 & tmp_valid_1)> <Delay = 0.65>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%storemerge_i = phi i3 [ -4, %13 ], [ 0, %12 ]"   --->   Operation 27 'phi' 'storemerge_i' <Predicate = (rt_state_load == 3 & tmp_48)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "store i3 %storemerge_i, i3* @rt_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:480]   --->   Operation 28 'store' <Predicate = (rt_state_load == 3 & tmp_48)> <Delay = 0.71>
ST_1 : Operation 29 [1/1] (0.67ns)   --->   "br label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:488]   --->   Operation 29 'br' <Predicate = (rt_state_load == 3 & tmp_48)> <Delay = 0.67>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "store i3 0, i3* @rt_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:329]   --->   Operation 30 'store' <Predicate = (rt_state_load == 2)> <Delay = 0.71>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "br label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:330]   --->   Operation 31 'br' <Predicate = (rt_state_load == 2)> <Delay = 0.67>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P.i16P.i1P(i16* @mq_pointerRspFifo_V_1, i16* @mq_pointerRspFifo_V_2, i1* @mq_pointerRspFifo_V_s, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:299]   --->   Operation 32 'nbreadreq' 'tmp_47' <Predicate = (rt_state_load == 1)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.67ns)   --->   "br i1 %tmp_47, label %6, label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:299]   --->   Operation 33 'br' <Predicate = (rt_state_load == 1)> <Delay = 0.67>
ST_1 : Operation 34 [1/1] (1.83ns)   --->   "%empty_427 = call { i16, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i1P(i16* @mq_pointerRspFifo_V_1, i16* @mq_pointerRspFifo_V_2, i1* @mq_pointerRspFifo_V_s) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 34 'read' 'empty_427' <Predicate = (rt_state_load == 1 & tmp_47)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_head_V = extractvalue { i16, i16, i1 } %empty_427, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 35 'extractvalue' 'tmp_head_V' <Predicate = (rt_state_load == 1 & tmp_47)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_tail_V = extractvalue { i16, i16, i1 } %empty_427, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 36 'extractvalue' 'tmp_tail_V' <Predicate = (rt_state_load == 1 & tmp_47)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_valid = extractvalue { i16, i16, i1 } %empty_427, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 37 'extractvalue' 'tmp_valid' <Predicate = (rt_state_load == 1 & tmp_47)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_valid, label %8, label %7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:302]   --->   Operation 38 'br' <Predicate = (rt_state_load == 1 & tmp_47)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.65ns)   --->   "br label %9" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:311]   --->   Operation 39 'br' <Predicate = (rt_state_load == 1 & tmp_47 & !tmp_valid)> <Delay = 0.65>
ST_1 : Operation 40 [1/1] (0.65ns)   --->   "br label %9"   --->   Operation 40 'br' <Predicate = (rt_state_load == 1 & tmp_47 & tmp_valid)> <Delay = 0.65>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%storemerge45_i = phi i2 [ -2, %8 ], [ 0, %7 ]"   --->   Operation 41 'phi' 'storemerge45_i' <Predicate = (rt_state_load == 1 & tmp_47)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i2 %storemerge45_i to i3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:319]   --->   Operation 42 'zext' 'zext_ln319' <Predicate = (rt_state_load == 1 & tmp_47)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.71ns)   --->   "store i3 %zext_ln319, i3* @rt_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:319]   --->   Operation 43 'store' <Predicate = (rt_state_load == 1 & tmp_47)> <Delay = 0.71>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P.i64P(i16* @tx_readReqAddr_push_1_1, i64* @tx_readReqAddr_push_s_2, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:272]   --->   Operation 44 'nbreadreq' 'tmp' <Predicate = (rt_state_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:272]   --->   Operation 45 'br' <Predicate = (rt_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* @mq_freeListFifo_V_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:272]   --->   Operation 46 'nbreadreq' 'tmp_50' <Predicate = (rt_state_load == 0 & tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %tmp_50, label %2, label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:272]   --->   Operation 47 'br' <Predicate = (rt_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i17P(i17* @rx_readReqAddr_pop_r_4, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:286]   --->   Operation 48 'nbreadreq' 'tmp_51' <Predicate = (rt_state_load == 0 & !tmp_50) | (rt_state_load == 0 & !tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %tmp_51, label %3, label %._crit_edge8.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:286]   --->   Operation 49 'br' <Predicate = (rt_state_load == 0 & !tmp_50) | (rt_state_load == 0 & !tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.83ns)   --->   "%tmp109 = call i17 @_ssdm_op_Read.ap_fifo.volatile.i17P(i17* @rx_readReqAddr_pop_r_4) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:288]   --->   Operation 50 'read' 'tmp109' <Predicate = (rt_state_load == 0 & !tmp_50 & tmp_51) | (rt_state_load == 0 & !tmp & tmp_51)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i17 %tmp109 to i1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:45->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:288]   --->   Operation 51 'trunc' 'trunc_ln45' <Predicate = (rt_state_load == 0 & !tmp_50 & tmp_51) | (rt_state_load == 0 & !tmp & tmp_51)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "store i1 %trunc_ln45, i1* @popRequest_op, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:45->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:288]   --->   Operation 52 'store' <Predicate = (rt_state_load == 0 & !tmp_50 & tmp_51) | (rt_state_load == 0 & !tmp & tmp_51)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_key_V_2 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %tmp109, i32 1, i32 16) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:45->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:288]   --->   Operation 53 'partselect' 'tmp_key_V_2' <Predicate = (rt_state_load == 0 & !tmp_50 & tmp_51) | (rt_state_load == 0 & !tmp & tmp_51)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i16 %tmp_key_V_2, i16* @popRequest_key_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:45->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:288]   --->   Operation 54 'store' <Predicate = (rt_state_load == 0 & !tmp_50 & tmp_51) | (rt_state_load == 0 & !tmp & tmp_51)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.71ns)   --->   "store i3 3, i3* @rt_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:295]   --->   Operation 55 'store' <Predicate = (rt_state_load == 0 & !tmp_50 & tmp_51) | (rt_state_load == 0 & !tmp & tmp_51)> <Delay = 0.71>
ST_1 : Operation 56 [1/1] (1.83ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @mq_freeListFifo_V_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:274]   --->   Operation 56 'read' 'tmp_V' <Predicate = (rt_state_load == 0 & tmp & tmp_50)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i16 %tmp_V, i16* @newMetaIdx_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:274]   --->   Operation 57 'store' <Predicate = (rt_state_load == 0 & tmp & tmp_50)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.83ns)   --->   "%empty = call { i16, i64 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i64P(i16* @tx_readReqAddr_push_1_1, i64* @tx_readReqAddr_push_s_2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:275]   --->   Operation 58 'read' 'empty' <Predicate = (rt_state_load == 0 & tmp & tmp_50)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_key_V_1 = extractvalue { i16, i64 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:275]   --->   Operation 59 'extractvalue' 'tmp_key_V_1' <Predicate = (rt_state_load == 0 & tmp & tmp_50)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_value_V_1 = extractvalue { i16, i64 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:275]   --->   Operation 60 'extractvalue' 'tmp_value_V_1' <Predicate = (rt_state_load == 0 & tmp & tmp_50)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.71ns)   --->   "store i3 1, i3* @rt_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:277]   --->   Operation 61 'store' <Predicate = (rt_state_load == 0 & tmp & tmp_50)> <Delay = 0.71>
ST_1 : Operation 62 [1/1] (0.67ns)   --->   "br label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:297]   --->   Operation 62 'br' <Predicate = (rt_state_load == 0)> <Delay = 0.67>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_freeListFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaReqFifo_V_app, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaReqFifo_V_ent_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_metaReqFifo_V_ent_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaReqFifo_V_ent_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @mq_metaReqFifo_V_ent, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_metaReqFifo_V_idx, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaReqFifo_V_wri, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaRspFifo_V_isT, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_metaRspFifo_V_nex, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaRspFifo_V_val_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @mq_metaRspFifo_V_val, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerReqFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerReqFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerRspFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerRspFifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerRspFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerUpdFifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @mq_releaseFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* @rx_readReqAddr_pop_r_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_readReqAddr_pop_r_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @tx_readReqAddr_push_1_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_readReqAddr_push_s_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:246]   --->   Operation 89 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_key_V = load i16* @insert_key_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:309]   --->   Operation 90 'load' 'tmp_key_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_entry_value_V = load i64* @insert_value_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:72->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:72->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:308]   --->   Operation 91 'load' 'tmp_entry_value_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_entry_head_V_2 = load i16* @ptrMeta_head_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:327]   --->   Operation 92 'load' 'tmp_entry_head_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_entry_tail_V = load i16* @ptrMeta_tail_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:327]   --->   Operation 93 'load' 'tmp_entry_tail_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_entry_valid = load i1* @ptrMeta_valid, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:327]   --->   Operation 94 'load' 'tmp_entry_valid' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @rx_readReqAddr_pop_r_1, i64 %tmp_value_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:496]   --->   Operation 95 'write' <Predicate = (rt_state_load == 4 & tmp_49 & tmp_valid_2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 96 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @mq_releaseFifo_V_V, i16 %tmp_entry_head_V_2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:499]   --->   Operation 96 'write' <Predicate = (rt_state_load == 4 & tmp_49 & tmp_valid_2 & !popRequest_op_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_key_V_3 = load i16* @popRequest_key_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:502]   --->   Operation 97 'load' 'tmp_key_V_3' <Predicate = (rt_state_load == 4 & tmp_49 & tmp_valid_2 & !popRequest_op_load)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i1P(i16* @mq_pointerUpdFifo_V_s, i16* @mq_pointerUpdFifo_V_1, i16* @mq_pointerUpdFifo_V_3, i1* @mq_pointerUpdFifo_V_4, i16 %tmp_key_V_3, i16 %tmp_next_V, i16 %tmp_entry_tail_V, i1 %tmp_entry_valid_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:502]   --->   Operation 98 'write' <Predicate = (rt_state_load == 4 & tmp_49 & tmp_valid_2 & !popRequest_op_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%ptrMeta_head_V_flag_s = phi i1 [ false, %15 ], [ false, %16 ], [ true, %17 ]"   --->   Operation 99 'phi' 'ptrMeta_head_V_flag_s' <Predicate = (rt_state_load == 4 & tmp_49)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%ptrMeta_valid_new_4_s = phi i1 [ undef, %15 ], [ undef, %16 ], [ %tmp_entry_valid_1, %17 ]"   --->   Operation 100 'phi' 'ptrMeta_valid_new_4_s' <Predicate = (rt_state_load == 4 & tmp_49)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.67ns)   --->   "br label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:507]   --->   Operation 101 'br' <Predicate = (rt_state_load == 4 & tmp_49)> <Delay = 0.67>
ST_2 : Operation 102 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i64P.i16P.i1P.i1P.i1P.i1P(i16* @mq_metaReqFifo_V_idx, i64* @mq_metaReqFifo_V_ent, i16* @mq_metaReqFifo_V_ent_3, i1* @mq_metaReqFifo_V_ent_4, i1* @mq_metaReqFifo_V_ent_1, i1* @mq_metaReqFifo_V_wri, i1* @mq_metaReqFifo_V_app, i16 %tmp_head_V_2, i64 undef, i16 undef, i1 undef, i1 undef, i1 false, i1 false) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:479]   --->   Operation 102 'write' <Predicate = (rt_state_load == 3 & tmp_48 & tmp_valid_1)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 103 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i64P.i16P.i1P.i1P.i1P.i1P(i16* @mq_metaReqFifo_V_idx, i64* @mq_metaReqFifo_V_ent, i16* @mq_metaReqFifo_V_ent_3, i1* @mq_metaReqFifo_V_ent_4, i1* @mq_metaReqFifo_V_ent_1, i1* @mq_metaReqFifo_V_wri, i1* @mq_metaReqFifo_V_app, i16 %tmp_idx_V_2, i64 %tmp_entry_value_V, i16 0, i1 true, i1 true, i1 true, i1 false) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:326]   --->   Operation 103 'write' <Predicate = (rt_state_load == 2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 104 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i1P(i16* @mq_pointerUpdFifo_V_s, i16* @mq_pointerUpdFifo_V_1, i16* @mq_pointerUpdFifo_V_3, i1* @mq_pointerUpdFifo_V_4, i16 %tmp_key_V, i16 %tmp_entry_head_V_2, i16 %tmp_entry_tail_V, i1 %tmp_entry_valid) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:327]   --->   Operation 104 'write' <Predicate = (rt_state_load == 2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 105 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i64P.i16P.i1P.i1P.i1P.i1P(i16* @mq_metaReqFifo_V_idx, i64* @mq_metaReqFifo_V_ent, i16* @mq_metaReqFifo_V_ent_3, i1* @mq_metaReqFifo_V_ent_4, i1* @mq_metaReqFifo_V_ent_1, i1* @mq_metaReqFifo_V_wri, i1* @mq_metaReqFifo_V_app, i16 %tmp_idx_V_2, i64 %tmp_entry_value_V, i16 0, i1 true, i1 true, i1 true, i1 false) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:308]   --->   Operation 105 'write' <Predicate = (rt_state_load == 1 & tmp_47 & !tmp_valid)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 106 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i1P(i16* @mq_pointerUpdFifo_V_s, i16* @mq_pointerUpdFifo_V_1, i16* @mq_pointerUpdFifo_V_3, i1* @mq_pointerUpdFifo_V_4, i16 %tmp_key_V, i16 %tmp_idx_V_2, i16 %tmp_idx_V_2, i1 true) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:309]   --->   Operation 106 'write' <Predicate = (rt_state_load == 1 & tmp_47 & !tmp_valid)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 107 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i64P.i16P.i1P.i1P.i1P.i1P(i16* @mq_metaReqFifo_V_idx, i64* @mq_metaReqFifo_V_ent, i16* @mq_metaReqFifo_V_ent_3, i1* @mq_metaReqFifo_V_ent_4, i1* @mq_metaReqFifo_V_ent_1, i1* @mq_metaReqFifo_V_wri, i1* @mq_metaReqFifo_V_app, i16 %tmp_tail_V, i64 undef, i16 %tmp_idx_V_2, i1 undef, i1 undef, i1 false, i1 true) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:317]   --->   Operation 107 'write' <Predicate = (rt_state_load == 1 & tmp_47 & tmp_valid)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%ptrMeta_head_V_new_0 = phi i16 [ %tmp_head_V, %8 ], [ %tmp_idx_V_2, %7 ]"   --->   Operation 108 'phi' 'ptrMeta_head_V_new_0' <Predicate = (rt_state_load == 1 & tmp_47)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.67ns)   --->   "br label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:323]   --->   Operation 109 'br' <Predicate = (rt_state_load == 1 & tmp_47)> <Delay = 0.67>
ST_2 : Operation 110 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i1P(i16* @mq_pointerReqFifo_V_1, i1* @mq_pointerReqFifo_V_s, i16 %tmp_key_V_2, i1 false) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:294]   --->   Operation 110 'write' <Predicate = (rt_state_load == 0 & !tmp_50 & tmp_51) | (rt_state_load == 0 & !tmp & tmp_51)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "br label %._crit_edge8.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:296]   --->   Operation 111 'br' <Predicate = (rt_state_load == 0 & !tmp_50 & tmp_51) | (rt_state_load == 0 & !tmp & tmp_51)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 112 'br' <Predicate = (rt_state_load == 0 & !tmp_50) | (rt_state_load == 0 & !tmp)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "store i16 %tmp_key_V_1, i16* @insert_key_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:34->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:275]   --->   Operation 113 'store' <Predicate = (rt_state_load == 0 & tmp & tmp_50)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "store i64 %tmp_value_V_1, i64* @insert_value_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:34->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:275]   --->   Operation 114 'store' <Predicate = (rt_state_load == 0 & tmp & tmp_50)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i1P(i16* @mq_pointerReqFifo_V_1, i1* @mq_pointerReqFifo_V_s, i16 %tmp_key_V_1, i1 true) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:276]   --->   Operation 115 'write' <Predicate = (rt_state_load == 0 & tmp & tmp_50)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "br label %4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:278]   --->   Operation 116 'br' <Predicate = (rt_state_load == 0 & tmp & tmp_50)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%ptrMeta_head_V_flag_1 = phi i1 [ false, %entry ], [ false, %10 ], [ false, %4 ], [ true, %9 ], [ false, %5 ], [ true, %._crit_edge11.i ], [ false, %11 ], [ %ptrMeta_head_V_flag_s, %._crit_edge13.i ], [ false, %14 ]"   --->   Operation 117 'phi' 'ptrMeta_head_V_flag_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%ptrMeta_head_V_new_6 = phi i16 [ undef, %entry ], [ undef, %10 ], [ undef, %4 ], [ %ptrMeta_head_V_new_0, %9 ], [ undef, %5 ], [ %tmp_head_V_2, %._crit_edge11.i ], [ undef, %11 ], [ %tmp_next_V, %._crit_edge13.i ], [ undef, %14 ]"   --->   Operation 118 'phi' 'ptrMeta_head_V_new_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%ptrMeta_tail_V_flag_s = phi i1 [ false, %entry ], [ false, %10 ], [ false, %4 ], [ true, %9 ], [ false, %5 ], [ true, %._crit_edge11.i ], [ false, %11 ], [ false, %._crit_edge13.i ], [ false, %14 ]"   --->   Operation 119 'phi' 'ptrMeta_tail_V_flag_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%ptrMeta_tail_V_new_3 = phi i16 [ undef, %entry ], [ undef, %10 ], [ undef, %4 ], [ %tmp_idx_V_2, %9 ], [ %tmp_idx_V_2, %5 ], [ %tmp_tail_V_1, %._crit_edge11.i ], [ undef, %11 ], [ undef, %._crit_edge13.i ], [ undef, %14 ]"   --->   Operation 120 'phi' 'ptrMeta_tail_V_new_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%ptrMeta_valid_new_6_s = phi i1 [ undef, %entry ], [ undef, %10 ], [ undef, %4 ], [ true, %9 ], [ true, %5 ], [ %tmp_valid_1, %._crit_edge11.i ], [ undef, %11 ], [ %ptrMeta_valid_new_4_s, %._crit_edge13.i ], [ undef, %14 ]"   --->   Operation 121 'phi' 'ptrMeta_valid_new_6_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %ptrMeta_head_V_flag_1, label %mergeST121.i, label %._crit_edge5.new122.i"   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "store i1 %ptrMeta_valid_new_6_s, i1* @ptrMeta_valid, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 123 'store' <Predicate = (ptrMeta_head_V_flag_1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "br label %._crit_edge5.new122.i"   --->   Operation 124 'br' <Predicate = (ptrMeta_head_V_flag_1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %ptrMeta_tail_V_flag_s, label %mergeST119.i, label %._crit_edge5.new120.i"   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "store i16 %ptrMeta_tail_V_new_3, i16* @ptrMeta_tail_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 126 'store' <Predicate = (ptrMeta_tail_V_flag_s)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge5.new120.i"   --->   Operation 127 'br' <Predicate = (ptrMeta_tail_V_flag_s)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %ptrMeta_head_V_flag_1, label %mergeST.i, label %"mq_process_requests<ap_uint<64> >.exit""   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "store i16 %ptrMeta_head_V_new_6, i16* @ptrMeta_head_V, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:56->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:301]   --->   Operation 129 'store' <Predicate = (ptrMeta_head_V_flag_1)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "br label %"mq_process_requests<ap_uint<64> >.exit""   --->   Operation 130 'br' <Predicate = (ptrMeta_head_V_flag_1)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 131 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 3.21ns
The critical path consists of the following:
	fifo read on port 'mq_pointerRspFifo_V_1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:476) [100]  (1.84 ns)
	multiplexor before 'phi' operation ('storemerge_i') [109]  (0.656 ns)
	'phi' operation ('storemerge_i') [109]  (0 ns)
	'store' operation ('store_ln480', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:480) of variable 'storemerge_i' on static variable 'rt_state' [110]  (0.712 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	'load' operation ('tmp.key.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:309) on static variable 'insert_key_V' [65]  (0 ns)
	fifo write on port 'mq_pointerUpdFifo_V_s' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:309) [128]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
