
SHT31.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000751c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000894  08007630  08007630  00008630  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ec4  08007ec4  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007ec4  08007ec4  00008ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ecc  08007ecc  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ecc  08007ecc  00008ecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ed0  08007ed0  00008ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007ed4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  200001d4  080080a8  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  080080a8  00009454  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fc63  00000000  00000000  000091fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002669  00000000  00000000  00018e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001028  00000000  00000000  0001b4d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000caa  00000000  00000000  0001c4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019301  00000000  00000000  0001d1a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000133af  00000000  00000000  000364a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f10b  00000000  00000000  00049852  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d895d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055ec  00000000  00000000  000d89a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000ddf8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007614 	.word	0x08007614

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08007614 	.word	0x08007614

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001036:	f107 0310 	add.w	r3, r7, #16
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001044:	4b28      	ldr	r3, [pc, #160]	@ (80010e8 <MX_GPIO_Init+0xb8>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	4a27      	ldr	r2, [pc, #156]	@ (80010e8 <MX_GPIO_Init+0xb8>)
 800104a:	f043 0320 	orr.w	r3, r3, #32
 800104e:	6193      	str	r3, [r2, #24]
 8001050:	4b25      	ldr	r3, [pc, #148]	@ (80010e8 <MX_GPIO_Init+0xb8>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	f003 0320 	and.w	r3, r3, #32
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800105c:	4b22      	ldr	r3, [pc, #136]	@ (80010e8 <MX_GPIO_Init+0xb8>)
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	4a21      	ldr	r2, [pc, #132]	@ (80010e8 <MX_GPIO_Init+0xb8>)
 8001062:	f043 0308 	orr.w	r3, r3, #8
 8001066:	6193      	str	r3, [r2, #24]
 8001068:	4b1f      	ldr	r3, [pc, #124]	@ (80010e8 <MX_GPIO_Init+0xb8>)
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	f003 0308 	and.w	r3, r3, #8
 8001070:	60bb      	str	r3, [r7, #8]
 8001072:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001074:	4b1c      	ldr	r3, [pc, #112]	@ (80010e8 <MX_GPIO_Init+0xb8>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	4a1b      	ldr	r2, [pc, #108]	@ (80010e8 <MX_GPIO_Init+0xb8>)
 800107a:	f043 0304 	orr.w	r3, r3, #4
 800107e:	6193      	str	r3, [r2, #24]
 8001080:	4b19      	ldr	r3, [pc, #100]	@ (80010e8 <MX_GPIO_Init+0xb8>)
 8001082:	699b      	ldr	r3, [r3, #24]
 8001084:	f003 0304 	and.w	r3, r3, #4
 8001088:	607b      	str	r3, [r7, #4]
 800108a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHT3X_RST_GPIO_Port, SHT3X_RST_Pin, GPIO_PIN_SET);
 800108c:	2201      	movs	r2, #1
 800108e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001092:	4816      	ldr	r0, [pc, #88]	@ (80010ec <MX_GPIO_Init+0xbc>)
 8001094:	f001 f8da 	bl	800224c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_TXEN_GPIO_Port, RS485_TXEN_Pin, GPIO_PIN_SET);
 8001098:	2201      	movs	r2, #1
 800109a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800109e:	4814      	ldr	r0, [pc, #80]	@ (80010f0 <MX_GPIO_Init+0xc0>)
 80010a0:	f001 f8d4 	bl	800224c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SHT3X_RST_Pin */
  GPIO_InitStruct.Pin = SHT3X_RST_Pin;
 80010a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010aa:	2301      	movs	r3, #1
 80010ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010ae:	2301      	movs	r3, #1
 80010b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b2:	2302      	movs	r3, #2
 80010b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SHT3X_RST_GPIO_Port, &GPIO_InitStruct);
 80010b6:	f107 0310 	add.w	r3, r7, #16
 80010ba:	4619      	mov	r1, r3
 80010bc:	480b      	ldr	r0, [pc, #44]	@ (80010ec <MX_GPIO_Init+0xbc>)
 80010be:	f000 ff41 	bl	8001f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_TXEN_Pin */
  GPIO_InitStruct.Pin = RS485_TXEN_Pin;
 80010c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c8:	2301      	movs	r3, #1
 80010ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010cc:	2301      	movs	r3, #1
 80010ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d0:	2302      	movs	r3, #2
 80010d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RS485_TXEN_GPIO_Port, &GPIO_InitStruct);
 80010d4:	f107 0310 	add.w	r3, r7, #16
 80010d8:	4619      	mov	r1, r3
 80010da:	4805      	ldr	r0, [pc, #20]	@ (80010f0 <MX_GPIO_Init+0xc0>)
 80010dc:	f000 ff32 	bl	8001f44 <HAL_GPIO_Init>

}
 80010e0:	bf00      	nop
 80010e2:	3720      	adds	r7, #32
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	40021000 	.word	0x40021000
 80010ec:	40010c00 	.word	0x40010c00
 80010f0:	40010800 	.word	0x40010800

080010f4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010f8:	4b13      	ldr	r3, [pc, #76]	@ (8001148 <MX_I2C1_Init+0x54>)
 80010fa:	4a14      	ldr	r2, [pc, #80]	@ (800114c <MX_I2C1_Init+0x58>)
 80010fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 10000;
 80010fe:	4b12      	ldr	r3, [pc, #72]	@ (8001148 <MX_I2C1_Init+0x54>)
 8001100:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001104:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001106:	4b10      	ldr	r3, [pc, #64]	@ (8001148 <MX_I2C1_Init+0x54>)
 8001108:	2200      	movs	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800110c:	4b0e      	ldr	r3, [pc, #56]	@ (8001148 <MX_I2C1_Init+0x54>)
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001112:	4b0d      	ldr	r3, [pc, #52]	@ (8001148 <MX_I2C1_Init+0x54>)
 8001114:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001118:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800111a:	4b0b      	ldr	r3, [pc, #44]	@ (8001148 <MX_I2C1_Init+0x54>)
 800111c:	2200      	movs	r2, #0
 800111e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001120:	4b09      	ldr	r3, [pc, #36]	@ (8001148 <MX_I2C1_Init+0x54>)
 8001122:	2200      	movs	r2, #0
 8001124:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001126:	4b08      	ldr	r3, [pc, #32]	@ (8001148 <MX_I2C1_Init+0x54>)
 8001128:	2200      	movs	r2, #0
 800112a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800112c:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <MX_I2C1_Init+0x54>)
 800112e:	2200      	movs	r2, #0
 8001130:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001132:	4805      	ldr	r0, [pc, #20]	@ (8001148 <MX_I2C1_Init+0x54>)
 8001134:	f001 f8a2 	bl	800227c <HAL_I2C_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800113e:	f000 fb97 	bl	8001870 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	200001f0 	.word	0x200001f0
 800114c:	40005400 	.word	0x40005400

08001150 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b088      	sub	sp, #32
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001158:	f107 0310 	add.w	r3, r7, #16
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a15      	ldr	r2, [pc, #84]	@ (80011c0 <HAL_I2C_MspInit+0x70>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d123      	bne.n	80011b8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001170:	4b14      	ldr	r3, [pc, #80]	@ (80011c4 <HAL_I2C_MspInit+0x74>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	4a13      	ldr	r2, [pc, #76]	@ (80011c4 <HAL_I2C_MspInit+0x74>)
 8001176:	f043 0308 	orr.w	r3, r3, #8
 800117a:	6193      	str	r3, [r2, #24]
 800117c:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <HAL_I2C_MspInit+0x74>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	f003 0308 	and.w	r3, r3, #8
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001188:	23c0      	movs	r3, #192	@ 0xc0
 800118a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800118c:	2312      	movs	r3, #18
 800118e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001190:	2303      	movs	r3, #3
 8001192:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001194:	f107 0310 	add.w	r3, r7, #16
 8001198:	4619      	mov	r1, r3
 800119a:	480b      	ldr	r0, [pc, #44]	@ (80011c8 <HAL_I2C_MspInit+0x78>)
 800119c:	f000 fed2 	bl	8001f44 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011a0:	4b08      	ldr	r3, [pc, #32]	@ (80011c4 <HAL_I2C_MspInit+0x74>)
 80011a2:	69db      	ldr	r3, [r3, #28]
 80011a4:	4a07      	ldr	r2, [pc, #28]	@ (80011c4 <HAL_I2C_MspInit+0x74>)
 80011a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011aa:	61d3      	str	r3, [r2, #28]
 80011ac:	4b05      	ldr	r3, [pc, #20]	@ (80011c4 <HAL_I2C_MspInit+0x74>)
 80011ae:	69db      	ldr	r3, [r3, #28]
 80011b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011b4:	60bb      	str	r3, [r7, #8]
 80011b6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80011b8:	bf00      	nop
 80011ba:	3720      	adds	r7, #32
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	40005400 	.word	0x40005400
 80011c4:	40021000 	.word	0x40021000
 80011c8:	40010c00 	.word	0x40010c00

080011cc <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#ifdef __GNUC__
int _write(int file, char *ptr, int len) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 1000);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	b29a      	uxth	r2, r3
 80011dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011e0:	68b9      	ldr	r1, [r7, #8]
 80011e2:	4804      	ldr	r0, [pc, #16]	@ (80011f4 <_write+0x28>)
 80011e4:	f003 f87a 	bl	80042dc <HAL_UART_Transmit>
    return len;
 80011e8:	687b      	ldr	r3, [r7, #4]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	200002bc 	.word	0x200002bc

080011f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011fe:	f000 fd6b 	bl	8001cd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001202:	f000 fa1b 	bl	800163c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001206:	f7ff ff13 	bl	8001030 <MX_GPIO_Init>
  MX_I2C1_Init();
 800120a:	f7ff ff73 	bl	80010f4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800120e:	f000 fcc7 	bl	8001ba0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);
 8001212:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001216:	f000 fd91 	bl	8001d3c <HAL_Delay>

  printf("STM32F103C8T6 SHT3x Sensor Example\r\n");
 800121a:	48a9      	ldr	r0, [pc, #676]	@ (80014c0 <main+0x2c8>)
 800121c:	f004 fa4a 	bl	80056b4 <puts>
  printf("==================================\r\n");
 8001220:	48a8      	ldr	r0, [pc, #672]	@ (80014c4 <main+0x2cc>)
 8001222:	f004 fa47 	bl	80056b4 <puts>

  /* Test I2C communication first */
  printf("Testing I2C communication...\r\n");
 8001226:	48a8      	ldr	r0, [pc, #672]	@ (80014c8 <main+0x2d0>)
 8001228:	f004 fa44 	bl	80056b4 <puts>

  /* Check if SHT3x device is present on I2C bus */
  HAL_StatusTypeDef i2c_status = HAL_I2C_IsDeviceReady(&hi2c1, SHT3X_ADDR_A << 1, 3, 1000);
 800122c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001230:	2203      	movs	r2, #3
 8001232:	2188      	movs	r1, #136	@ 0x88
 8001234:	48a5      	ldr	r0, [pc, #660]	@ (80014cc <main+0x2d4>)
 8001236:	f001 fccf 	bl	8002bd8 <HAL_I2C_IsDeviceReady>
 800123a:	4603      	mov	r3, r0
 800123c:	717b      	strb	r3, [r7, #5]
  if (i2c_status == HAL_OK) {
 800123e:	797b      	ldrb	r3, [r7, #5]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d104      	bne.n	800124e <main+0x56>
      printf("SHT3x device detected at address 0x%02X\r\n", SHT3X_ADDR_A);
 8001244:	2144      	movs	r1, #68	@ 0x44
 8001246:	48a2      	ldr	r0, [pc, #648]	@ (80014d0 <main+0x2d8>)
 8001248:	f004 f9c4 	bl	80055d4 <iprintf>
 800124c:	e022      	b.n	8001294 <main+0x9c>
  } else {
      printf("SHT3x device NOT detected at address 0x%02X (status: %d)\r\n", SHT3X_ADDR_A, i2c_status);
 800124e:	797b      	ldrb	r3, [r7, #5]
 8001250:	461a      	mov	r2, r3
 8001252:	2144      	movs	r1, #68	@ 0x44
 8001254:	489f      	ldr	r0, [pc, #636]	@ (80014d4 <main+0x2dc>)
 8001256:	f004 f9bd 	bl	80055d4 <iprintf>

      /* Try alternative address */
      i2c_status = HAL_I2C_IsDeviceReady(&hi2c1, SHT3X_ADDR_B << 1, 3, 1000);
 800125a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800125e:	2203      	movs	r2, #3
 8001260:	218a      	movs	r1, #138	@ 0x8a
 8001262:	489a      	ldr	r0, [pc, #616]	@ (80014cc <main+0x2d4>)
 8001264:	f001 fcb8 	bl	8002bd8 <HAL_I2C_IsDeviceReady>
 8001268:	4603      	mov	r3, r0
 800126a:	717b      	strb	r3, [r7, #5]
      if (i2c_status == HAL_OK) {
 800126c:	797b      	ldrb	r3, [r7, #5]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d107      	bne.n	8001282 <main+0x8a>
          printf("SHT3x device detected at address 0x%02X\r\n", SHT3X_ADDR_B);
 8001272:	2145      	movs	r1, #69	@ 0x45
 8001274:	4896      	ldr	r0, [pc, #600]	@ (80014d0 <main+0x2d8>)
 8001276:	f004 f9ad 	bl	80055d4 <iprintf>
          sht3x_sensor.addr = SHT3X_ADDR_B;
 800127a:	4b97      	ldr	r3, [pc, #604]	@ (80014d8 <main+0x2e0>)
 800127c:	2245      	movs	r2, #69	@ 0x45
 800127e:	741a      	strb	r2, [r3, #16]
 8001280:	e008      	b.n	8001294 <main+0x9c>
      } else {
          printf("SHT3x device NOT detected at address 0x%02X either\r\n", SHT3X_ADDR_B);
 8001282:	2145      	movs	r1, #69	@ 0x45
 8001284:	4895      	ldr	r0, [pc, #596]	@ (80014dc <main+0x2e4>)
 8001286:	f004 f9a5 	bl	80055d4 <iprintf>
          printf("Check wiring and power supply!\r\n");
 800128a:	4895      	ldr	r0, [pc, #596]	@ (80014e0 <main+0x2e8>)
 800128c:	f004 fa12 	bl	80056b4 <puts>
          Error_Handler();
 8001290:	f000 faee 	bl	8001870 <Error_Handler>
      }
  }

  /* Scan I2C bus for all devices */
  printf("Scanning I2C bus...\r\n");
 8001294:	4893      	ldr	r0, [pc, #588]	@ (80014e4 <main+0x2ec>)
 8001296:	f004 fa0d 	bl	80056b4 <puts>
  uint8_t devices_found = 0;
 800129a:	2300      	movs	r3, #0
 800129c:	71fb      	strb	r3, [r7, #7]
  for (uint8_t addr = 1; addr < 128; addr++) {
 800129e:	2301      	movs	r3, #1
 80012a0:	71bb      	strb	r3, [r7, #6]
 80012a2:	e016      	b.n	80012d2 <main+0xda>
      if (HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, 100) == HAL_OK) {
 80012a4:	79bb      	ldrb	r3, [r7, #6]
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	005b      	lsls	r3, r3, #1
 80012aa:	b299      	uxth	r1, r3
 80012ac:	2364      	movs	r3, #100	@ 0x64
 80012ae:	2201      	movs	r2, #1
 80012b0:	4886      	ldr	r0, [pc, #536]	@ (80014cc <main+0x2d4>)
 80012b2:	f001 fc91 	bl	8002bd8 <HAL_I2C_IsDeviceReady>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d107      	bne.n	80012cc <main+0xd4>
          printf("Device found at address: 0x%02X\r\n", addr);
 80012bc:	79bb      	ldrb	r3, [r7, #6]
 80012be:	4619      	mov	r1, r3
 80012c0:	4889      	ldr	r0, [pc, #548]	@ (80014e8 <main+0x2f0>)
 80012c2:	f004 f987 	bl	80055d4 <iprintf>
          devices_found++;
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	3301      	adds	r3, #1
 80012ca:	71fb      	strb	r3, [r7, #7]
  for (uint8_t addr = 1; addr < 128; addr++) {
 80012cc:	79bb      	ldrb	r3, [r7, #6]
 80012ce:	3301      	adds	r3, #1
 80012d0:	71bb      	strb	r3, [r7, #6]
 80012d2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	dae4      	bge.n	80012a4 <main+0xac>
      }
  }
  if (devices_found == 0) {
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d105      	bne.n	80012ec <main+0xf4>
      printf("No I2C devices found! Check pull-up resistors and connections.\r\n");
 80012e0:	4882      	ldr	r0, [pc, #520]	@ (80014ec <main+0x2f4>)
 80012e2:	f004 f9e7 	bl	80056b4 <puts>
      Error_Handler();
 80012e6:	f000 fac3 	bl	8001870 <Error_Handler>
 80012ea:	e004      	b.n	80012f6 <main+0xfe>
  } else {
      printf("Total devices found: %d\r\n", devices_found);
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	4619      	mov	r1, r3
 80012f0:	487f      	ldr	r0, [pc, #508]	@ (80014f0 <main+0x2f8>)
 80012f2:	f004 f96f 	bl	80055d4 <iprintf>
  }

  /* Configure SHT3x sensor */
  sht3x_sensor.i2c_write = stm32f103_i2c_write;
 80012f6:	4b78      	ldr	r3, [pc, #480]	@ (80014d8 <main+0x2e0>)
 80012f8:	4a7e      	ldr	r2, [pc, #504]	@ (80014f4 <main+0x2fc>)
 80012fa:	601a      	str	r2, [r3, #0]
  sht3x_sensor.i2c_read = stm32f103_i2c_read;
 80012fc:	4b76      	ldr	r3, [pc, #472]	@ (80014d8 <main+0x2e0>)
 80012fe:	4a7e      	ldr	r2, [pc, #504]	@ (80014f8 <main+0x300>)
 8001300:	605a      	str	r2, [r3, #4]
  sht3x_sensor.delay = stm32f103_delay;
 8001302:	4b75      	ldr	r3, [pc, #468]	@ (80014d8 <main+0x2e0>)
 8001304:	4a7d      	ldr	r2, [pc, #500]	@ (80014fc <main+0x304>)
 8001306:	609a      	str	r2, [r3, #8]
  sht3x_sensor.addr = SHT3X_ADDR_A; /* ADDR pin connected to GND */
 8001308:	4b73      	ldr	r3, [pc, #460]	@ (80014d8 <main+0x2e0>)
 800130a:	2244      	movs	r2, #68	@ 0x44
 800130c:	741a      	strb	r2, [r3, #16]
  sht3x_sensor.user_data = NULL;
 800130e:	4b72      	ldr	r3, [pc, #456]	@ (80014d8 <main+0x2e0>)
 8001310:	2200      	movs	r2, #0
 8001312:	60da      	str	r2, [r3, #12]

  /* Initialize SHT3x sensor */
  printf("Initializing SHT3x sensor...\r\n");
 8001314:	487a      	ldr	r0, [pc, #488]	@ (8001500 <main+0x308>)
 8001316:	f004 f9cd 	bl	80056b4 <puts>
  result = sht3x_init(&sht3x_sensor);
 800131a:	486f      	ldr	r0, [pc, #444]	@ (80014d8 <main+0x2e0>)
 800131c:	f003 f9b2 	bl	8004684 <sht3x_init>
 8001320:	4603      	mov	r3, r0
 8001322:	461a      	mov	r2, r3
 8001324:	4b77      	ldr	r3, [pc, #476]	@ (8001504 <main+0x30c>)
 8001326:	701a      	strb	r2, [r3, #0]
  if (result != SHT3X_OK) {
 8001328:	4b76      	ldr	r3, [pc, #472]	@ (8001504 <main+0x30c>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d021      	beq.n	8001374 <main+0x17c>
      printf("SHT3x initialization failed: %d\r\n", result);
 8001330:	4b74      	ldr	r3, [pc, #464]	@ (8001504 <main+0x30c>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	4619      	mov	r1, r3
 8001336:	4874      	ldr	r0, [pc, #464]	@ (8001508 <main+0x310>)
 8001338:	f004 f94c 	bl	80055d4 <iprintf>

      /* Additional debug information */
      switch (result) {
 800133c:	4b71      	ldr	r3, [pc, #452]	@ (8001504 <main+0x30c>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b03      	cmp	r3, #3
 8001342:	d009      	beq.n	8001358 <main+0x160>
 8001344:	2b03      	cmp	r3, #3
 8001346:	dc0f      	bgt.n	8001368 <main+0x170>
 8001348:	2b01      	cmp	r3, #1
 800134a:	d009      	beq.n	8001360 <main+0x168>
 800134c:	2b02      	cmp	r3, #2
 800134e:	d10b      	bne.n	8001368 <main+0x170>
          case SHT3X_ERR_PARAM:
              printf("Error: Invalid parameters\r\n");
 8001350:	486e      	ldr	r0, [pc, #440]	@ (800150c <main+0x314>)
 8001352:	f004 f9af 	bl	80056b4 <puts>
              break;
 8001356:	e00b      	b.n	8001370 <main+0x178>
          case SHT3X_ERR_I2C:
              printf("Error: I2C communication failed\r\n");
 8001358:	486d      	ldr	r0, [pc, #436]	@ (8001510 <main+0x318>)
 800135a:	f004 f9ab 	bl	80056b4 <puts>
              break;
 800135e:	e007      	b.n	8001370 <main+0x178>
          case SHT3X_ERR:
              printf("Error: Generic error (likely soft reset failed)\r\n");
 8001360:	486c      	ldr	r0, [pc, #432]	@ (8001514 <main+0x31c>)
 8001362:	f004 f9a7 	bl	80056b4 <puts>
              break;
 8001366:	e003      	b.n	8001370 <main+0x178>
          default:
              printf("Error: Unknown error code\r\n");
 8001368:	486b      	ldr	r0, [pc, #428]	@ (8001518 <main+0x320>)
 800136a:	f004 f9a3 	bl	80056b4 <puts>
              break;
 800136e:	bf00      	nop
      }
      Error_Handler();
 8001370:	f000 fa7e 	bl	8001870 <Error_Handler>
  }

  printf("SHT3x initialized successfully\r\n");
 8001374:	4869      	ldr	r0, [pc, #420]	@ (800151c <main+0x324>)
 8001376:	f004 f99d 	bl	80056b4 <puts>

  /* Check sensor status */
  result = sht3x_read_status(&sht3x_sensor, &status);
 800137a:	4969      	ldr	r1, [pc, #420]	@ (8001520 <main+0x328>)
 800137c:	4856      	ldr	r0, [pc, #344]	@ (80014d8 <main+0x2e0>)
 800137e:	f003 fa6c 	bl	800485a <sht3x_read_status>
 8001382:	4603      	mov	r3, r0
 8001384:	461a      	mov	r2, r3
 8001386:	4b5f      	ldr	r3, [pc, #380]	@ (8001504 <main+0x30c>)
 8001388:	701a      	strb	r2, [r3, #0]
  if (result == SHT3X_OK) {
 800138a:	4b5e      	ldr	r3, [pc, #376]	@ (8001504 <main+0x30c>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d113      	bne.n	80013ba <main+0x1c2>
      printf("Initial status: 0x%04X\r\n", status);
 8001392:	4b63      	ldr	r3, [pc, #396]	@ (8001520 <main+0x328>)
 8001394:	881b      	ldrh	r3, [r3, #0]
 8001396:	4619      	mov	r1, r3
 8001398:	4862      	ldr	r0, [pc, #392]	@ (8001524 <main+0x32c>)
 800139a:	f004 f91b 	bl	80055d4 <iprintf>

      /* Clear any error flags */
      if (status & 0x8013) {
 800139e:	4b60      	ldr	r3, [pc, #384]	@ (8001520 <main+0x328>)
 80013a0:	881b      	ldrh	r3, [r3, #0]
 80013a2:	461a      	mov	r2, r3
 80013a4:	f248 0313 	movw	r3, #32787	@ 0x8013
 80013a8:	4013      	ands	r3, r2
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d005      	beq.n	80013ba <main+0x1c2>
          sht3x_clear_status(&sht3x_sensor);
 80013ae:	484a      	ldr	r0, [pc, #296]	@ (80014d8 <main+0x2e0>)
 80013b0:	f003 fa9a 	bl	80048e8 <sht3x_clear_status>
          printf("Status cleared\r\n");
 80013b4:	485c      	ldr	r0, [pc, #368]	@ (8001528 <main+0x330>)
 80013b6:	f004 f97d 	bl	80056b4 <puts>
      }
  }

  /* Set sensor configuration */
  sht3x_set_repeatability(&sht3x_sensor, SHT3X_REPEATABILITY_HIGH);
 80013ba:	2100      	movs	r1, #0
 80013bc:	4846      	ldr	r0, [pc, #280]	@ (80014d8 <main+0x2e0>)
 80013be:	f003 f9b1 	bl	8004724 <sht3x_set_repeatability>
  printf("Configuration: High repeatability mode\r\n");
 80013c2:	485a      	ldr	r0, [pc, #360]	@ (800152c <main+0x334>)
 80013c4:	f004 f976 	bl	80056b4 <puts>
  printf("Starting measurements...\r\n\r\n");
 80013c8:	4859      	ldr	r0, [pc, #356]	@ (8001530 <main+0x338>)
 80013ca:	f004 f973 	bl	80056b4 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      /* Turn on LED before measurement */
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80013ce:	2200      	movs	r2, #0
 80013d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013d4:	4857      	ldr	r0, [pc, #348]	@ (8001534 <main+0x33c>)
 80013d6:	f000 ff39 	bl	800224c <HAL_GPIO_WritePin>

      /* Start single shot measurement */
      result = sht3x_start_single_shot(&sht3x_sensor);
 80013da:	483f      	ldr	r0, [pc, #252]	@ (80014d8 <main+0x2e0>)
 80013dc:	f003 f9b6 	bl	800474c <sht3x_start_single_shot>
 80013e0:	4603      	mov	r3, r0
 80013e2:	461a      	mov	r2, r3
 80013e4:	4b47      	ldr	r3, [pc, #284]	@ (8001504 <main+0x30c>)
 80013e6:	701a      	strb	r2, [r3, #0]
      if (result != SHT3X_OK) {
 80013e8:	4b46      	ldr	r3, [pc, #280]	@ (8001504 <main+0x30c>)
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d00a      	beq.n	8001406 <main+0x20e>
          printf("Failed to start measurement: %d\r\n", result);
 80013f0:	4b44      	ldr	r3, [pc, #272]	@ (8001504 <main+0x30c>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	4619      	mov	r1, r3
 80013f6:	4850      	ldr	r0, [pc, #320]	@ (8001538 <main+0x340>)
 80013f8:	f004 f8ec 	bl	80055d4 <iprintf>
          HAL_Delay(1000);
 80013fc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001400:	f000 fc9c 	bl	8001d3c <HAL_Delay>
          continue;
 8001404:	e0fe      	b.n	8001604 <main+0x40c>
      }

      /* Read measurement data */
      result = sht3x_read_data(&sht3x_sensor, &data);
 8001406:	494d      	ldr	r1, [pc, #308]	@ (800153c <main+0x344>)
 8001408:	4833      	ldr	r0, [pc, #204]	@ (80014d8 <main+0x2e0>)
 800140a:	f003 f9d3 	bl	80047b4 <sht3x_read_data>
 800140e:	4603      	mov	r3, r0
 8001410:	461a      	mov	r2, r3
 8001412:	4b3c      	ldr	r3, [pc, #240]	@ (8001504 <main+0x30c>)
 8001414:	701a      	strb	r2, [r3, #0]
      if (result == SHT3X_OK) {
 8001416:	4b3b      	ldr	r3, [pc, #236]	@ (8001504 <main+0x30c>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b00      	cmp	r3, #0
 800141c:	f040 809c 	bne.w	8001558 <main+0x360>
          measurement_count++;
 8001420:	4b47      	ldr	r3, [pc, #284]	@ (8001540 <main+0x348>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	3301      	adds	r3, #1
 8001426:	4a46      	ldr	r2, [pc, #280]	@ (8001540 <main+0x348>)
 8001428:	6013      	str	r3, [r2, #0]

          /* Validate data range */
          if (data.temperature >= -40.0f && data.temperature <= 125.0f &&
 800142a:	4b44      	ldr	r3, [pc, #272]	@ (800153c <main+0x344>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4945      	ldr	r1, [pc, #276]	@ (8001544 <main+0x34c>)
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff fde9 	bl	8001008 <__aeabi_fcmpge>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d03a      	beq.n	80014b2 <main+0x2ba>
 800143c:	4b3f      	ldr	r3, [pc, #252]	@ (800153c <main+0x344>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4941      	ldr	r1, [pc, #260]	@ (8001548 <main+0x350>)
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff fdd6 	bl	8000ff4 <__aeabi_fcmple>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d031      	beq.n	80014b2 <main+0x2ba>
              data.humidity >= 0.0f && data.humidity <= 100.0f) {
 800144e:	4b3b      	ldr	r3, [pc, #236]	@ (800153c <main+0x344>)
 8001450:	685b      	ldr	r3, [r3, #4]
          if (data.temperature >= -40.0f && data.temperature <= 125.0f &&
 8001452:	f04f 0100 	mov.w	r1, #0
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff fdd6 	bl	8001008 <__aeabi_fcmpge>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d027      	beq.n	80014b2 <main+0x2ba>
              data.humidity >= 0.0f && data.humidity <= 100.0f) {
 8001462:	4b36      	ldr	r3, [pc, #216]	@ (800153c <main+0x344>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	4939      	ldr	r1, [pc, #228]	@ (800154c <main+0x354>)
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff fdc3 	bl	8000ff4 <__aeabi_fcmple>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d01e      	beq.n	80014b2 <main+0x2ba>

              printf("Measurement #%lu: T=%.2fC, RH=%.2f%%\r\n",
 8001474:	4b32      	ldr	r3, [pc, #200]	@ (8001540 <main+0x348>)
 8001476:	681e      	ldr	r6, [r3, #0]
                     measurement_count, data.temperature, data.humidity);
 8001478:	4b30      	ldr	r3, [pc, #192]	@ (800153c <main+0x344>)
 800147a:	681b      	ldr	r3, [r3, #0]
              printf("Measurement #%lu: T=%.2fC, RH=%.2f%%\r\n",
 800147c:	4618      	mov	r0, r3
 800147e:	f7fe ffd3 	bl	8000428 <__aeabi_f2d>
 8001482:	4604      	mov	r4, r0
 8001484:	460d      	mov	r5, r1
                     measurement_count, data.temperature, data.humidity);
 8001486:	4b2d      	ldr	r3, [pc, #180]	@ (800153c <main+0x344>)
 8001488:	685b      	ldr	r3, [r3, #4]
              printf("Measurement #%lu: T=%.2fC, RH=%.2f%%\r\n",
 800148a:	4618      	mov	r0, r3
 800148c:	f7fe ffcc 	bl	8000428 <__aeabi_f2d>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	e9cd 2300 	strd	r2, r3, [sp]
 8001498:	4622      	mov	r2, r4
 800149a:	462b      	mov	r3, r5
 800149c:	4631      	mov	r1, r6
 800149e:	482c      	ldr	r0, [pc, #176]	@ (8001550 <main+0x358>)
 80014a0:	f004 f898 	bl	80055d4 <iprintf>

              /* Turn off LED to indicate successful reading */
              HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80014a4:	2201      	movs	r2, #1
 80014a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014aa:	4822      	ldr	r0, [pc, #136]	@ (8001534 <main+0x33c>)
 80014ac:	f000 fece 	bl	800224c <HAL_GPIO_WritePin>
 80014b0:	e070      	b.n	8001594 <main+0x39c>

          } else {
              printf("Measurement #%lu: Invalid data received\r\n", measurement_count);
 80014b2:	4b23      	ldr	r3, [pc, #140]	@ (8001540 <main+0x348>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4619      	mov	r1, r3
 80014b8:	4826      	ldr	r0, [pc, #152]	@ (8001554 <main+0x35c>)
 80014ba:	f004 f88b 	bl	80055d4 <iprintf>
 80014be:	e069      	b.n	8001594 <main+0x39c>
 80014c0:	08007630 	.word	0x08007630
 80014c4:	08007654 	.word	0x08007654
 80014c8:	08007678 	.word	0x08007678
 80014cc:	200001f0 	.word	0x200001f0
 80014d0:	08007698 	.word	0x08007698
 80014d4:	080076c4 	.word	0x080076c4
 80014d8:	20000244 	.word	0x20000244
 80014dc:	08007700 	.word	0x08007700
 80014e0:	08007738 	.word	0x08007738
 80014e4:	08007758 	.word	0x08007758
 80014e8:	08007770 	.word	0x08007770
 80014ec:	08007794 	.word	0x08007794
 80014f0:	080077d4 	.word	0x080077d4
 80014f4:	080016c9 	.word	0x080016c9
 80014f8:	08001781 	.word	0x08001781
 80014fc:	08001835 	.word	0x08001835
 8001500:	080077f0 	.word	0x080077f0
 8001504:	2000025c 	.word	0x2000025c
 8001508:	08007810 	.word	0x08007810
 800150c:	08007834 	.word	0x08007834
 8001510:	08007850 	.word	0x08007850
 8001514:	08007874 	.word	0x08007874
 8001518:	080078a8 	.word	0x080078a8
 800151c:	080078c4 	.word	0x080078c4
 8001520:	20000268 	.word	0x20000268
 8001524:	080078e4 	.word	0x080078e4
 8001528:	08007900 	.word	0x08007900
 800152c:	08007910 	.word	0x08007910
 8001530:	08007938 	.word	0x08007938
 8001534:	40011000 	.word	0x40011000
 8001538:	08007954 	.word	0x08007954
 800153c:	20000260 	.word	0x20000260
 8001540:	2000026c 	.word	0x2000026c
 8001544:	c2200000 	.word	0xc2200000
 8001548:	42fa0000 	.word	0x42fa0000
 800154c:	42c80000 	.word	0x42c80000
 8001550:	08007978 	.word	0x08007978
 8001554:	080079a4 	.word	0x080079a4
          }
      } else {
          printf("Failed to read data: %d\r\n", result);
 8001558:	4b2b      	ldr	r3, [pc, #172]	@ (8001608 <main+0x410>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	4619      	mov	r1, r3
 800155e:	482b      	ldr	r0, [pc, #172]	@ (800160c <main+0x414>)
 8001560:	f004 f838 	bl	80055d4 <iprintf>

          /* Try to recover by resetting sensor */
          printf("Attempting sensor reset...\r\n");
 8001564:	482a      	ldr	r0, [pc, #168]	@ (8001610 <main+0x418>)
 8001566:	f004 f8a5 	bl	80056b4 <puts>
          result = sht3x_reset(&sht3x_sensor);
 800156a:	482a      	ldr	r0, [pc, #168]	@ (8001614 <main+0x41c>)
 800156c:	f003 f8bb 	bl	80046e6 <sht3x_reset>
 8001570:	4603      	mov	r3, r0
 8001572:	461a      	mov	r2, r3
 8001574:	4b24      	ldr	r3, [pc, #144]	@ (8001608 <main+0x410>)
 8001576:	701a      	strb	r2, [r3, #0]
          if (result == SHT3X_OK) {
 8001578:	4b23      	ldr	r3, [pc, #140]	@ (8001608 <main+0x410>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d103      	bne.n	8001588 <main+0x390>
              printf("Sensor reset successful\r\n");
 8001580:	4825      	ldr	r0, [pc, #148]	@ (8001618 <main+0x420>)
 8001582:	f004 f897 	bl	80056b4 <puts>
 8001586:	e005      	b.n	8001594 <main+0x39c>
          } else {
              printf("Sensor reset failed: %d\r\n", result);
 8001588:	4b1f      	ldr	r3, [pc, #124]	@ (8001608 <main+0x410>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	4619      	mov	r1, r3
 800158e:	4823      	ldr	r0, [pc, #140]	@ (800161c <main+0x424>)
 8001590:	f004 f820 	bl	80055d4 <iprintf>
          }
      }

      /* Check status every 10 measurements */
      if (measurement_count % 10 == 0) {
 8001594:	4b22      	ldr	r3, [pc, #136]	@ (8001620 <main+0x428>)
 8001596:	6819      	ldr	r1, [r3, #0]
 8001598:	4b22      	ldr	r3, [pc, #136]	@ (8001624 <main+0x42c>)
 800159a:	fba3 2301 	umull	r2, r3, r3, r1
 800159e:	08da      	lsrs	r2, r3, #3
 80015a0:	4613      	mov	r3, r2
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	4413      	add	r3, r2
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	1aca      	subs	r2, r1, r3
 80015aa:	2a00      	cmp	r2, #0
 80015ac:	d126      	bne.n	80015fc <main+0x404>
          result = sht3x_read_status(&sht3x_sensor, &status);
 80015ae:	491e      	ldr	r1, [pc, #120]	@ (8001628 <main+0x430>)
 80015b0:	4818      	ldr	r0, [pc, #96]	@ (8001614 <main+0x41c>)
 80015b2:	f003 f952 	bl	800485a <sht3x_read_status>
 80015b6:	4603      	mov	r3, r0
 80015b8:	461a      	mov	r2, r3
 80015ba:	4b13      	ldr	r3, [pc, #76]	@ (8001608 <main+0x410>)
 80015bc:	701a      	strb	r2, [r3, #0]
          if (result == SHT3X_OK) {
 80015be:	4b12      	ldr	r3, [pc, #72]	@ (8001608 <main+0x410>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d11a      	bne.n	80015fc <main+0x404>
              printf("Status check: 0x%04X", status);
 80015c6:	4b18      	ldr	r3, [pc, #96]	@ (8001628 <main+0x430>)
 80015c8:	881b      	ldrh	r3, [r3, #0]
 80015ca:	4619      	mov	r1, r3
 80015cc:	4817      	ldr	r0, [pc, #92]	@ (800162c <main+0x434>)
 80015ce:	f004 f801 	bl	80055d4 <iprintf>
              if (status & 0x0002) {
 80015d2:	4b15      	ldr	r3, [pc, #84]	@ (8001628 <main+0x430>)
 80015d4:	881b      	ldrh	r3, [r3, #0]
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d002      	beq.n	80015e4 <main+0x3ec>
                  printf(" [CMD_ERR]");
 80015de:	4814      	ldr	r0, [pc, #80]	@ (8001630 <main+0x438>)
 80015e0:	f003 fff8 	bl	80055d4 <iprintf>
              }
              if (status & 0x0001) {
 80015e4:	4b10      	ldr	r3, [pc, #64]	@ (8001628 <main+0x430>)
 80015e6:	881b      	ldrh	r3, [r3, #0]
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d002      	beq.n	80015f6 <main+0x3fe>
                  printf(" [CRC_ERR]");
 80015f0:	4810      	ldr	r0, [pc, #64]	@ (8001634 <main+0x43c>)
 80015f2:	f003 ffef 	bl	80055d4 <iprintf>
              }
              printf("\r\n");
 80015f6:	4810      	ldr	r0, [pc, #64]	@ (8001638 <main+0x440>)
 80015f8:	f004 f85c 	bl	80056b4 <puts>
          }
      }

      /* Wait 2 seconds between measurements */
      HAL_Delay(2000);
 80015fc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001600:	f000 fb9c 	bl	8001d3c <HAL_Delay>
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001604:	e6e3      	b.n	80013ce <main+0x1d6>
 8001606:	bf00      	nop
 8001608:	2000025c 	.word	0x2000025c
 800160c:	080079d0 	.word	0x080079d0
 8001610:	080079ec 	.word	0x080079ec
 8001614:	20000244 	.word	0x20000244
 8001618:	08007a08 	.word	0x08007a08
 800161c:	08007a24 	.word	0x08007a24
 8001620:	2000026c 	.word	0x2000026c
 8001624:	cccccccd 	.word	0xcccccccd
 8001628:	20000268 	.word	0x20000268
 800162c:	08007a40 	.word	0x08007a40
 8001630:	08007a58 	.word	0x08007a58
 8001634:	08007a64 	.word	0x08007a64
 8001638:	08007a70 	.word	0x08007a70

0800163c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b090      	sub	sp, #64	@ 0x40
 8001640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001642:	f107 0318 	add.w	r3, r7, #24
 8001646:	2228      	movs	r2, #40	@ 0x28
 8001648:	2100      	movs	r1, #0
 800164a:	4618      	mov	r0, r3
 800164c:	f004 f912 	bl	8005874 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]
 800165a:	60da      	str	r2, [r3, #12]
 800165c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800165e:	2301      	movs	r3, #1
 8001660:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001662:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001666:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001668:	2300      	movs	r3, #0
 800166a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800166c:	2301      	movs	r3, #1
 800166e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001670:	2302      	movs	r3, #2
 8001672:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001674:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001678:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800167a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800167e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001680:	f107 0318 	add.w	r3, r7, #24
 8001684:	4618      	mov	r0, r3
 8001686:	f001 ff5b 	bl	8003540 <HAL_RCC_OscConfig>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001690:	f000 f8ee 	bl	8001870 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001694:	230f      	movs	r3, #15
 8001696:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001698:	2302      	movs	r3, #2
 800169a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800169c:	2300      	movs	r3, #0
 800169e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016aa:	1d3b      	adds	r3, r7, #4
 80016ac:	2102      	movs	r1, #2
 80016ae:	4618      	mov	r0, r3
 80016b0:	f002 f9c8 	bl	8003a44 <HAL_RCC_ClockConfig>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <SystemClock_Config+0x82>
  {
    Error_Handler();
 80016ba:	f000 f8d9 	bl	8001870 <Error_Handler>
  }
}
 80016be:	bf00      	nop
 80016c0:	3740      	adds	r7, #64	@ 0x40
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
	...

080016c8 <stm32f103_i2c_write>:
/* USER CODE BEGIN 4 */
/**
 * \brief           I2C write function for STM32F103C8T6
 */
static sht3x_result_t
stm32f103_i2c_write(sht3x_t* handle, uint8_t addr, const uint8_t* data, size_t len) {
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b088      	sub	sp, #32
 80016cc:	af02      	add	r7, sp, #8
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	607a      	str	r2, [r7, #4]
 80016d2:	603b      	str	r3, [r7, #0]
 80016d4:	460b      	mov	r3, r1
 80016d6:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;

    printf("I2C Write: addr=0x%02X, len=%d, data=[", addr, (int)len);
 80016d8:	7afb      	ldrb	r3, [r7, #11]
 80016da:	683a      	ldr	r2, [r7, #0]
 80016dc:	4619      	mov	r1, r3
 80016de:	4821      	ldr	r0, [pc, #132]	@ (8001764 <stm32f103_i2c_write+0x9c>)
 80016e0:	f003 ff78 	bl	80055d4 <iprintf>
    for (size_t i = 0; i < len; i++) {
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	e012      	b.n	8001710 <stm32f103_i2c_write+0x48>
        printf("0x%02X", data[i]);
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	4413      	add	r3, r2
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	4619      	mov	r1, r3
 80016f4:	481c      	ldr	r0, [pc, #112]	@ (8001768 <stm32f103_i2c_write+0xa0>)
 80016f6:	f003 ff6d 	bl	80055d4 <iprintf>
        if (i < len - 1) printf(" ");
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	3b01      	subs	r3, #1
 80016fe:	697a      	ldr	r2, [r7, #20]
 8001700:	429a      	cmp	r2, r3
 8001702:	d202      	bcs.n	800170a <stm32f103_i2c_write+0x42>
 8001704:	2020      	movs	r0, #32
 8001706:	f003 ff77 	bl	80055f8 <putchar>
    for (size_t i = 0; i < len; i++) {
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	3301      	adds	r3, #1
 800170e:	617b      	str	r3, [r7, #20]
 8001710:	697a      	ldr	r2, [r7, #20]
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	429a      	cmp	r2, r3
 8001716:	d3e8      	bcc.n	80016ea <stm32f103_i2c_write+0x22>
    }
    printf("]\r\n");
 8001718:	4814      	ldr	r0, [pc, #80]	@ (800176c <stm32f103_i2c_write+0xa4>)
 800171a:	f003 ffcb 	bl	80056b4 <puts>

    status = HAL_I2C_Master_Transmit(&hi2c1, addr << 1, (uint8_t*)data, len, 1000);
 800171e:	7afb      	ldrb	r3, [r7, #11]
 8001720:	b29b      	uxth	r3, r3
 8001722:	005b      	lsls	r3, r3, #1
 8001724:	b299      	uxth	r1, r3
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	b29b      	uxth	r3, r3
 800172a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800172e:	9200      	str	r2, [sp, #0]
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	480f      	ldr	r0, [pc, #60]	@ (8001770 <stm32f103_i2c_write+0xa8>)
 8001734:	f000 fee6 	bl	8002504 <HAL_I2C_Master_Transmit>
 8001738:	4603      	mov	r3, r0
 800173a:	74fb      	strb	r3, [r7, #19]

    printf("I2C Write result: %s\r\n", (status == HAL_OK) ? "OK" : "FAILED");
 800173c:	7cfb      	ldrb	r3, [r7, #19]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d101      	bne.n	8001746 <stm32f103_i2c_write+0x7e>
 8001742:	4b0c      	ldr	r3, [pc, #48]	@ (8001774 <stm32f103_i2c_write+0xac>)
 8001744:	e000      	b.n	8001748 <stm32f103_i2c_write+0x80>
 8001746:	4b0c      	ldr	r3, [pc, #48]	@ (8001778 <stm32f103_i2c_write+0xb0>)
 8001748:	4619      	mov	r1, r3
 800174a:	480c      	ldr	r0, [pc, #48]	@ (800177c <stm32f103_i2c_write+0xb4>)
 800174c:	f003 ff42 	bl	80055d4 <iprintf>

    return (status == HAL_OK) ? SHT3X_OK : SHT3X_ERR_I2C;
 8001750:	7cfb      	ldrb	r3, [r7, #19]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d101      	bne.n	800175a <stm32f103_i2c_write+0x92>
 8001756:	2300      	movs	r3, #0
 8001758:	e000      	b.n	800175c <stm32f103_i2c_write+0x94>
 800175a:	2303      	movs	r3, #3
}
 800175c:	4618      	mov	r0, r3
 800175e:	3718      	adds	r7, #24
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	08007a74 	.word	0x08007a74
 8001768:	08007a9c 	.word	0x08007a9c
 800176c:	08007aa4 	.word	0x08007aa4
 8001770:	200001f0 	.word	0x200001f0
 8001774:	08007aa8 	.word	0x08007aa8
 8001778:	08007aac 	.word	0x08007aac
 800177c:	08007ab4 	.word	0x08007ab4

08001780 <stm32f103_i2c_read>:

/**
 * \brief           I2C read function for STM32F103C8T6
 */
static sht3x_result_t
stm32f103_i2c_read(sht3x_t* handle, uint8_t addr, uint8_t* data, size_t len) {
 8001780:	b580      	push	{r7, lr}
 8001782:	b088      	sub	sp, #32
 8001784:	af02      	add	r7, sp, #8
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	607a      	str	r2, [r7, #4]
 800178a:	603b      	str	r3, [r7, #0]
 800178c:	460b      	mov	r3, r1
 800178e:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;

    printf("I2C Read: addr=0x%02X, len=%d\r\n", addr, (int)len);
 8001790:	7afb      	ldrb	r3, [r7, #11]
 8001792:	683a      	ldr	r2, [r7, #0]
 8001794:	4619      	mov	r1, r3
 8001796:	4821      	ldr	r0, [pc, #132]	@ (800181c <stm32f103_i2c_read+0x9c>)
 8001798:	f003 ff1c 	bl	80055d4 <iprintf>

    status = HAL_I2C_Master_Receive(&hi2c1, addr << 1, data, len, 1000);
 800179c:	7afb      	ldrb	r3, [r7, #11]
 800179e:	b29b      	uxth	r3, r3
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	b299      	uxth	r1, r3
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017ac:	9200      	str	r2, [sp, #0]
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	481b      	ldr	r0, [pc, #108]	@ (8001820 <stm32f103_i2c_read+0xa0>)
 80017b2:	f000 ffa5 	bl	8002700 <HAL_I2C_Master_Receive>
 80017b6:	4603      	mov	r3, r0
 80017b8:	74fb      	strb	r3, [r7, #19]

    if (status == HAL_OK) {
 80017ba:	7cfb      	ldrb	r3, [r7, #19]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d120      	bne.n	8001802 <stm32f103_i2c_read+0x82>
        printf("I2C Read result: OK, data=[");
 80017c0:	4818      	ldr	r0, [pc, #96]	@ (8001824 <stm32f103_i2c_read+0xa4>)
 80017c2:	f003 ff07 	bl	80055d4 <iprintf>
        for (size_t i = 0; i < len; i++) {
 80017c6:	2300      	movs	r3, #0
 80017c8:	617b      	str	r3, [r7, #20]
 80017ca:	e012      	b.n	80017f2 <stm32f103_i2c_read+0x72>
            printf("0x%02X", data[i]);
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	4413      	add	r3, r2
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	4619      	mov	r1, r3
 80017d6:	4814      	ldr	r0, [pc, #80]	@ (8001828 <stm32f103_i2c_read+0xa8>)
 80017d8:	f003 fefc 	bl	80055d4 <iprintf>
            if (i < len - 1) printf(" ");
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	3b01      	subs	r3, #1
 80017e0:	697a      	ldr	r2, [r7, #20]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d202      	bcs.n	80017ec <stm32f103_i2c_read+0x6c>
 80017e6:	2020      	movs	r0, #32
 80017e8:	f003 ff06 	bl	80055f8 <putchar>
        for (size_t i = 0; i < len; i++) {
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	3301      	adds	r3, #1
 80017f0:	617b      	str	r3, [r7, #20]
 80017f2:	697a      	ldr	r2, [r7, #20]
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d3e8      	bcc.n	80017cc <stm32f103_i2c_read+0x4c>
        }
        printf("]\r\n");
 80017fa:	480c      	ldr	r0, [pc, #48]	@ (800182c <stm32f103_i2c_read+0xac>)
 80017fc:	f003 ff5a 	bl	80056b4 <puts>
 8001800:	e002      	b.n	8001808 <stm32f103_i2c_read+0x88>
    } else {
        printf("I2C Read result: FAILED\r\n");
 8001802:	480b      	ldr	r0, [pc, #44]	@ (8001830 <stm32f103_i2c_read+0xb0>)
 8001804:	f003 ff56 	bl	80056b4 <puts>
    }

    return (status == HAL_OK) ? SHT3X_OK : SHT3X_ERR_I2C;
 8001808:	7cfb      	ldrb	r3, [r7, #19]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d101      	bne.n	8001812 <stm32f103_i2c_read+0x92>
 800180e:	2300      	movs	r3, #0
 8001810:	e000      	b.n	8001814 <stm32f103_i2c_read+0x94>
 8001812:	2303      	movs	r3, #3
}
 8001814:	4618      	mov	r0, r3
 8001816:	3718      	adds	r7, #24
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	08007acc 	.word	0x08007acc
 8001820:	200001f0 	.word	0x200001f0
 8001824:	08007aec 	.word	0x08007aec
 8001828:	08007a9c 	.word	0x08007a9c
 800182c:	08007aa4 	.word	0x08007aa4
 8001830:	08007b08 	.word	0x08007b08

08001834 <stm32f103_delay>:

/**
 * \brief           Delay function for STM32F103C8T6
 */
static void
stm32f103_delay(sht3x_t* handle, uint32_t ms) {
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
    HAL_Delay(ms);
 800183e:	6838      	ldr	r0, [r7, #0]
 8001840:	f000 fa7c 	bl	8001d3c <HAL_Delay>
}
 8001844:	bf00      	nop
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a04      	ldr	r2, [pc, #16]	@ (800186c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d101      	bne.n	8001862 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800185e:	f000 fa51 	bl	8001d04 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40000800 	.word	0x40000800

08001870 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001874:	b672      	cpsid	i
}
 8001876:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001878:	bf00      	nop
 800187a:	e7fd      	b.n	8001878 <Error_Handler+0x8>

0800187c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001882:	4b15      	ldr	r3, [pc, #84]	@ (80018d8 <HAL_MspInit+0x5c>)
 8001884:	699b      	ldr	r3, [r3, #24]
 8001886:	4a14      	ldr	r2, [pc, #80]	@ (80018d8 <HAL_MspInit+0x5c>)
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	6193      	str	r3, [r2, #24]
 800188e:	4b12      	ldr	r3, [pc, #72]	@ (80018d8 <HAL_MspInit+0x5c>)
 8001890:	699b      	ldr	r3, [r3, #24]
 8001892:	f003 0301 	and.w	r3, r3, #1
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800189a:	4b0f      	ldr	r3, [pc, #60]	@ (80018d8 <HAL_MspInit+0x5c>)
 800189c:	69db      	ldr	r3, [r3, #28]
 800189e:	4a0e      	ldr	r2, [pc, #56]	@ (80018d8 <HAL_MspInit+0x5c>)
 80018a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018a4:	61d3      	str	r3, [r2, #28]
 80018a6:	4b0c      	ldr	r3, [pc, #48]	@ (80018d8 <HAL_MspInit+0x5c>)
 80018a8:	69db      	ldr	r3, [r3, #28]
 80018aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ae:	607b      	str	r3, [r7, #4]
 80018b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018b2:	4b0a      	ldr	r3, [pc, #40]	@ (80018dc <HAL_MspInit+0x60>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	4a04      	ldr	r2, [pc, #16]	@ (80018dc <HAL_MspInit+0x60>)
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ce:	bf00      	nop
 80018d0:	3714      	adds	r7, #20
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bc80      	pop	{r7}
 80018d6:	4770      	bx	lr
 80018d8:	40021000 	.word	0x40021000
 80018dc:	40010000 	.word	0x40010000

080018e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08e      	sub	sp, #56	@ 0x38
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80018e8:	2300      	movs	r3, #0
 80018ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80018ec:	2300      	movs	r3, #0
 80018ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80018f0:	2300      	movs	r3, #0
 80018f2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80018f6:	4b34      	ldr	r3, [pc, #208]	@ (80019c8 <HAL_InitTick+0xe8>)
 80018f8:	69db      	ldr	r3, [r3, #28]
 80018fa:	4a33      	ldr	r2, [pc, #204]	@ (80019c8 <HAL_InitTick+0xe8>)
 80018fc:	f043 0304 	orr.w	r3, r3, #4
 8001900:	61d3      	str	r3, [r2, #28]
 8001902:	4b31      	ldr	r3, [pc, #196]	@ (80019c8 <HAL_InitTick+0xe8>)
 8001904:	69db      	ldr	r3, [r3, #28]
 8001906:	f003 0304 	and.w	r3, r3, #4
 800190a:	60fb      	str	r3, [r7, #12]
 800190c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800190e:	f107 0210 	add.w	r2, r7, #16
 8001912:	f107 0314 	add.w	r3, r7, #20
 8001916:	4611      	mov	r1, r2
 8001918:	4618      	mov	r0, r3
 800191a:	f002 fa03 	bl	8003d24 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800191e:	6a3b      	ldr	r3, [r7, #32]
 8001920:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001924:	2b00      	cmp	r3, #0
 8001926:	d103      	bne.n	8001930 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001928:	f002 f9d4 	bl	8003cd4 <HAL_RCC_GetPCLK1Freq>
 800192c:	6378      	str	r0, [r7, #52]	@ 0x34
 800192e:	e004      	b.n	800193a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001930:	f002 f9d0 	bl	8003cd4 <HAL_RCC_GetPCLK1Freq>
 8001934:	4603      	mov	r3, r0
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800193a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800193c:	4a23      	ldr	r2, [pc, #140]	@ (80019cc <HAL_InitTick+0xec>)
 800193e:	fba2 2303 	umull	r2, r3, r2, r3
 8001942:	0c9b      	lsrs	r3, r3, #18
 8001944:	3b01      	subs	r3, #1
 8001946:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001948:	4b21      	ldr	r3, [pc, #132]	@ (80019d0 <HAL_InitTick+0xf0>)
 800194a:	4a22      	ldr	r2, [pc, #136]	@ (80019d4 <HAL_InitTick+0xf4>)
 800194c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800194e:	4b20      	ldr	r3, [pc, #128]	@ (80019d0 <HAL_InitTick+0xf0>)
 8001950:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001954:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001956:	4a1e      	ldr	r2, [pc, #120]	@ (80019d0 <HAL_InitTick+0xf0>)
 8001958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800195a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800195c:	4b1c      	ldr	r3, [pc, #112]	@ (80019d0 <HAL_InitTick+0xf0>)
 800195e:	2200      	movs	r2, #0
 8001960:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001962:	4b1b      	ldr	r3, [pc, #108]	@ (80019d0 <HAL_InitTick+0xf0>)
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001968:	4b19      	ldr	r3, [pc, #100]	@ (80019d0 <HAL_InitTick+0xf0>)
 800196a:	2200      	movs	r2, #0
 800196c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 800196e:	4818      	ldr	r0, [pc, #96]	@ (80019d0 <HAL_InitTick+0xf0>)
 8001970:	f002 fa26 	bl	8003dc0 <HAL_TIM_Base_Init>
 8001974:	4603      	mov	r3, r0
 8001976:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800197a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800197e:	2b00      	cmp	r3, #0
 8001980:	d11b      	bne.n	80019ba <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001982:	4813      	ldr	r0, [pc, #76]	@ (80019d0 <HAL_InitTick+0xf0>)
 8001984:	f002 fa74 	bl	8003e70 <HAL_TIM_Base_Start_IT>
 8001988:	4603      	mov	r3, r0
 800198a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800198e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001992:	2b00      	cmp	r3, #0
 8001994:	d111      	bne.n	80019ba <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001996:	201e      	movs	r0, #30
 8001998:	f000 fac5 	bl	8001f26 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2b0f      	cmp	r3, #15
 80019a0:	d808      	bhi.n	80019b4 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 80019a2:	2200      	movs	r2, #0
 80019a4:	6879      	ldr	r1, [r7, #4]
 80019a6:	201e      	movs	r0, #30
 80019a8:	f000 faa1 	bl	8001eee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019ac:	4a0a      	ldr	r2, [pc, #40]	@ (80019d8 <HAL_InitTick+0xf8>)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6013      	str	r3, [r2, #0]
 80019b2:	e002      	b.n	80019ba <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80019ba:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3738      	adds	r7, #56	@ 0x38
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40021000 	.word	0x40021000
 80019cc:	431bde83 	.word	0x431bde83
 80019d0:	20000270 	.word	0x20000270
 80019d4:	40000800 	.word	0x40000800
 80019d8:	20000004 	.word	0x20000004

080019dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019e0:	bf00      	nop
 80019e2:	e7fd      	b.n	80019e0 <NMI_Handler+0x4>

080019e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019e8:	bf00      	nop
 80019ea:	e7fd      	b.n	80019e8 <HardFault_Handler+0x4>

080019ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f0:	bf00      	nop
 80019f2:	e7fd      	b.n	80019f0 <MemManage_Handler+0x4>

080019f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019f8:	bf00      	nop
 80019fa:	e7fd      	b.n	80019f8 <BusFault_Handler+0x4>

080019fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a00:	bf00      	nop
 8001a02:	e7fd      	b.n	8001a00 <UsageFault_Handler+0x4>

08001a04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a08:	bf00      	nop
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr

08001a10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr

08001a1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a20:	bf00      	nop
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bc80      	pop	{r7}
 8001a26:	4770      	bx	lr

08001a28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bc80      	pop	{r7}
 8001a32:	4770      	bx	lr

08001a34 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a38:	4802      	ldr	r0, [pc, #8]	@ (8001a44 <TIM4_IRQHandler+0x10>)
 8001a3a:	f002 fa6b 	bl	8003f14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20000270 	.word	0x20000270

08001a48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  return 1;
 8001a4c:	2301      	movs	r3, #1
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bc80      	pop	{r7}
 8001a54:	4770      	bx	lr

08001a56 <_kill>:

int _kill(int pid, int sig)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b082      	sub	sp, #8
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
 8001a5e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a60:	f003 ff5a 	bl	8005918 <__errno>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2216      	movs	r2, #22
 8001a68:	601a      	str	r2, [r3, #0]
  return -1;
 8001a6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <_exit>:

void _exit (int status)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b082      	sub	sp, #8
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a7e:	f04f 31ff 	mov.w	r1, #4294967295
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f7ff ffe7 	bl	8001a56 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a88:	bf00      	nop
 8001a8a:	e7fd      	b.n	8001a88 <_exit+0x12>

08001a8c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b086      	sub	sp, #24
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	60f8      	str	r0, [r7, #12]
 8001a94:	60b9      	str	r1, [r7, #8]
 8001a96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a98:	2300      	movs	r3, #0
 8001a9a:	617b      	str	r3, [r7, #20]
 8001a9c:	e00a      	b.n	8001ab4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a9e:	f3af 8000 	nop.w
 8001aa2:	4601      	mov	r1, r0
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	1c5a      	adds	r2, r3, #1
 8001aa8:	60ba      	str	r2, [r7, #8]
 8001aaa:	b2ca      	uxtb	r2, r1
 8001aac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	617b      	str	r3, [r7, #20]
 8001ab4:	697a      	ldr	r2, [r7, #20]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	dbf0      	blt.n	8001a9e <_read+0x12>
  }

  return len;
 8001abc:	687b      	ldr	r3, [r7, #4]
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3718      	adds	r7, #24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b083      	sub	sp, #12
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ace:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr

08001adc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001aec:	605a      	str	r2, [r3, #4]
  return 0;
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr

08001afa <_isatty>:

int _isatty(int file)
{
 8001afa:	b480      	push	{r7}
 8001afc:	b083      	sub	sp, #12
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b02:	2301      	movs	r3, #1
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr

08001b0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b085      	sub	sp, #20
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	60f8      	str	r0, [r7, #12]
 8001b16:	60b9      	str	r1, [r7, #8]
 8001b18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b1a:	2300      	movs	r3, #0
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bc80      	pop	{r7}
 8001b24:	4770      	bx	lr
	...

08001b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b30:	4a14      	ldr	r2, [pc, #80]	@ (8001b84 <_sbrk+0x5c>)
 8001b32:	4b15      	ldr	r3, [pc, #84]	@ (8001b88 <_sbrk+0x60>)
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b3c:	4b13      	ldr	r3, [pc, #76]	@ (8001b8c <_sbrk+0x64>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d102      	bne.n	8001b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b44:	4b11      	ldr	r3, [pc, #68]	@ (8001b8c <_sbrk+0x64>)
 8001b46:	4a12      	ldr	r2, [pc, #72]	@ (8001b90 <_sbrk+0x68>)
 8001b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b4a:	4b10      	ldr	r3, [pc, #64]	@ (8001b8c <_sbrk+0x64>)
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4413      	add	r3, r2
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d207      	bcs.n	8001b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b58:	f003 fede 	bl	8005918 <__errno>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	220c      	movs	r2, #12
 8001b60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b62:	f04f 33ff 	mov.w	r3, #4294967295
 8001b66:	e009      	b.n	8001b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b68:	4b08      	ldr	r3, [pc, #32]	@ (8001b8c <_sbrk+0x64>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b6e:	4b07      	ldr	r3, [pc, #28]	@ (8001b8c <_sbrk+0x64>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4413      	add	r3, r2
 8001b76:	4a05      	ldr	r2, [pc, #20]	@ (8001b8c <_sbrk+0x64>)
 8001b78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3718      	adds	r7, #24
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20005000 	.word	0x20005000
 8001b88:	00000400 	.word	0x00000400
 8001b8c:	200002b8 	.word	0x200002b8
 8001b90:	20000458 	.word	0x20000458

08001b94 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr

08001ba0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ba4:	4b11      	ldr	r3, [pc, #68]	@ (8001bec <MX_USART1_UART_Init+0x4c>)
 8001ba6:	4a12      	ldr	r2, [pc, #72]	@ (8001bf0 <MX_USART1_UART_Init+0x50>)
 8001ba8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001baa:	4b10      	ldr	r3, [pc, #64]	@ (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bb0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bc4:	4b09      	ldr	r3, [pc, #36]	@ (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bc6:	220c      	movs	r2, #12
 8001bc8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bca:	4b08      	ldr	r3, [pc, #32]	@ (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bd0:	4b06      	ldr	r3, [pc, #24]	@ (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bd6:	4805      	ldr	r0, [pc, #20]	@ (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bd8:	f002 fb30 	bl	800423c <HAL_UART_Init>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001be2:	f7ff fe45 	bl	8001870 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	200002bc 	.word	0x200002bc
 8001bf0:	40013800 	.word	0x40013800

08001bf4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b088      	sub	sp, #32
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfc:	f107 0310 	add.w	r3, r7, #16
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a1c      	ldr	r2, [pc, #112]	@ (8001c80 <HAL_UART_MspInit+0x8c>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d131      	bne.n	8001c78 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c14:	4b1b      	ldr	r3, [pc, #108]	@ (8001c84 <HAL_UART_MspInit+0x90>)
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	4a1a      	ldr	r2, [pc, #104]	@ (8001c84 <HAL_UART_MspInit+0x90>)
 8001c1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c1e:	6193      	str	r3, [r2, #24]
 8001c20:	4b18      	ldr	r3, [pc, #96]	@ (8001c84 <HAL_UART_MspInit+0x90>)
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c28:	60fb      	str	r3, [r7, #12]
 8001c2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2c:	4b15      	ldr	r3, [pc, #84]	@ (8001c84 <HAL_UART_MspInit+0x90>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	4a14      	ldr	r2, [pc, #80]	@ (8001c84 <HAL_UART_MspInit+0x90>)
 8001c32:	f043 0304 	orr.w	r3, r3, #4
 8001c36:	6193      	str	r3, [r2, #24]
 8001c38:	4b12      	ldr	r3, [pc, #72]	@ (8001c84 <HAL_UART_MspInit+0x90>)
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	f003 0304 	and.w	r3, r3, #4
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c52:	f107 0310 	add.w	r3, r7, #16
 8001c56:	4619      	mov	r1, r3
 8001c58:	480b      	ldr	r0, [pc, #44]	@ (8001c88 <HAL_UART_MspInit+0x94>)
 8001c5a:	f000 f973 	bl	8001f44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c64:	2300      	movs	r3, #0
 8001c66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6c:	f107 0310 	add.w	r3, r7, #16
 8001c70:	4619      	mov	r1, r3
 8001c72:	4805      	ldr	r0, [pc, #20]	@ (8001c88 <HAL_UART_MspInit+0x94>)
 8001c74:	f000 f966 	bl	8001f44 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001c78:	bf00      	nop
 8001c7a:	3720      	adds	r7, #32
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40013800 	.word	0x40013800
 8001c84:	40021000 	.word	0x40021000
 8001c88:	40010800 	.word	0x40010800

08001c8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c8c:	f7ff ff82 	bl	8001b94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c90:	480b      	ldr	r0, [pc, #44]	@ (8001cc0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c92:	490c      	ldr	r1, [pc, #48]	@ (8001cc4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c94:	4a0c      	ldr	r2, [pc, #48]	@ (8001cc8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c98:	e002      	b.n	8001ca0 <LoopCopyDataInit>

08001c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c9e:	3304      	adds	r3, #4

08001ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ca4:	d3f9      	bcc.n	8001c9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ca6:	4a09      	ldr	r2, [pc, #36]	@ (8001ccc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ca8:	4c09      	ldr	r4, [pc, #36]	@ (8001cd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cac:	e001      	b.n	8001cb2 <LoopFillZerobss>

08001cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cb0:	3204      	adds	r2, #4

08001cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cb4:	d3fb      	bcc.n	8001cae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cb6:	f003 fe35 	bl	8005924 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cba:	f7ff fa9d 	bl	80011f8 <main>
  bx lr
 8001cbe:	4770      	bx	lr
  ldr r0, =_sdata
 8001cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cc4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001cc8:	08007ed4 	.word	0x08007ed4
  ldr r2, =_sbss
 8001ccc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001cd0:	20000454 	.word	0x20000454

08001cd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cd4:	e7fe      	b.n	8001cd4 <ADC1_2_IRQHandler>
	...

08001cd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cdc:	4b08      	ldr	r3, [pc, #32]	@ (8001d00 <HAL_Init+0x28>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a07      	ldr	r2, [pc, #28]	@ (8001d00 <HAL_Init+0x28>)
 8001ce2:	f043 0310 	orr.w	r3, r3, #16
 8001ce6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ce8:	2003      	movs	r0, #3
 8001cea:	f000 f8f5 	bl	8001ed8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cee:	200f      	movs	r0, #15
 8001cf0:	f7ff fdf6 	bl	80018e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cf4:	f7ff fdc2 	bl	800187c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40022000 	.word	0x40022000

08001d04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d08:	4b05      	ldr	r3, [pc, #20]	@ (8001d20 <HAL_IncTick+0x1c>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	4b05      	ldr	r3, [pc, #20]	@ (8001d24 <HAL_IncTick+0x20>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4413      	add	r3, r2
 8001d14:	4a03      	ldr	r2, [pc, #12]	@ (8001d24 <HAL_IncTick+0x20>)
 8001d16:	6013      	str	r3, [r2, #0]
}
 8001d18:	bf00      	nop
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr
 8001d20:	20000008 	.word	0x20000008
 8001d24:	20000304 	.word	0x20000304

08001d28 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d2c:	4b02      	ldr	r3, [pc, #8]	@ (8001d38 <HAL_GetTick+0x10>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bc80      	pop	{r7}
 8001d36:	4770      	bx	lr
 8001d38:	20000304 	.word	0x20000304

08001d3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d44:	f7ff fff0 	bl	8001d28 <HAL_GetTick>
 8001d48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d54:	d005      	beq.n	8001d62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d56:	4b0a      	ldr	r3, [pc, #40]	@ (8001d80 <HAL_Delay+0x44>)
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4413      	add	r3, r2
 8001d60:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d62:	bf00      	nop
 8001d64:	f7ff ffe0 	bl	8001d28 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	68fa      	ldr	r2, [r7, #12]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d8f7      	bhi.n	8001d64 <HAL_Delay+0x28>
  {
  }
}
 8001d74:	bf00      	nop
 8001d76:	bf00      	nop
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000008 	.word	0x20000008

08001d84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f003 0307 	and.w	r3, r3, #7
 8001d92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d94:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d9a:	68ba      	ldr	r2, [r7, #8]
 8001d9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001da0:	4013      	ands	r3, r2
 8001da2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001db0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001db4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001db6:	4a04      	ldr	r2, [pc, #16]	@ (8001dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	60d3      	str	r3, [r2, #12]
}
 8001dbc:	bf00      	nop
 8001dbe:	3714      	adds	r7, #20
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bc80      	pop	{r7}
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	e000ed00 	.word	0xe000ed00

08001dcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dd0:	4b04      	ldr	r3, [pc, #16]	@ (8001de4 <__NVIC_GetPriorityGrouping+0x18>)
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	0a1b      	lsrs	r3, r3, #8
 8001dd6:	f003 0307 	and.w	r3, r3, #7
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bc80      	pop	{r7}
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	e000ed00 	.word	0xe000ed00

08001de8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	db0b      	blt.n	8001e12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
 8001dfc:	f003 021f 	and.w	r2, r3, #31
 8001e00:	4906      	ldr	r1, [pc, #24]	@ (8001e1c <__NVIC_EnableIRQ+0x34>)
 8001e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e06:	095b      	lsrs	r3, r3, #5
 8001e08:	2001      	movs	r0, #1
 8001e0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e12:	bf00      	nop
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bc80      	pop	{r7}
 8001e1a:	4770      	bx	lr
 8001e1c:	e000e100 	.word	0xe000e100

08001e20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	4603      	mov	r3, r0
 8001e28:	6039      	str	r1, [r7, #0]
 8001e2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	db0a      	blt.n	8001e4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	b2da      	uxtb	r2, r3
 8001e38:	490c      	ldr	r1, [pc, #48]	@ (8001e6c <__NVIC_SetPriority+0x4c>)
 8001e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3e:	0112      	lsls	r2, r2, #4
 8001e40:	b2d2      	uxtb	r2, r2
 8001e42:	440b      	add	r3, r1
 8001e44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e48:	e00a      	b.n	8001e60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	4908      	ldr	r1, [pc, #32]	@ (8001e70 <__NVIC_SetPriority+0x50>)
 8001e50:	79fb      	ldrb	r3, [r7, #7]
 8001e52:	f003 030f 	and.w	r3, r3, #15
 8001e56:	3b04      	subs	r3, #4
 8001e58:	0112      	lsls	r2, r2, #4
 8001e5a:	b2d2      	uxtb	r2, r2
 8001e5c:	440b      	add	r3, r1
 8001e5e:	761a      	strb	r2, [r3, #24]
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bc80      	pop	{r7}
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	e000e100 	.word	0xe000e100
 8001e70:	e000ed00 	.word	0xe000ed00

08001e74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b089      	sub	sp, #36	@ 0x24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	f003 0307 	and.w	r3, r3, #7
 8001e86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	f1c3 0307 	rsb	r3, r3, #7
 8001e8e:	2b04      	cmp	r3, #4
 8001e90:	bf28      	it	cs
 8001e92:	2304      	movcs	r3, #4
 8001e94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	3304      	adds	r3, #4
 8001e9a:	2b06      	cmp	r3, #6
 8001e9c:	d902      	bls.n	8001ea4 <NVIC_EncodePriority+0x30>
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	3b03      	subs	r3, #3
 8001ea2:	e000      	b.n	8001ea6 <NVIC_EncodePriority+0x32>
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8001eac:	69bb      	ldr	r3, [r7, #24]
 8001eae:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb2:	43da      	mvns	r2, r3
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	401a      	ands	r2, r3
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ebc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec6:	43d9      	mvns	r1, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ecc:	4313      	orrs	r3, r2
         );
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3724      	adds	r7, #36	@ 0x24
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr

08001ed8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7ff ff4f 	bl	8001d84 <__NVIC_SetPriorityGrouping>
}
 8001ee6:	bf00      	nop
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b086      	sub	sp, #24
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	60b9      	str	r1, [r7, #8]
 8001ef8:	607a      	str	r2, [r7, #4]
 8001efa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001efc:	2300      	movs	r3, #0
 8001efe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f00:	f7ff ff64 	bl	8001dcc <__NVIC_GetPriorityGrouping>
 8001f04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	68b9      	ldr	r1, [r7, #8]
 8001f0a:	6978      	ldr	r0, [r7, #20]
 8001f0c:	f7ff ffb2 	bl	8001e74 <NVIC_EncodePriority>
 8001f10:	4602      	mov	r2, r0
 8001f12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f16:	4611      	mov	r1, r2
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff ff81 	bl	8001e20 <__NVIC_SetPriority>
}
 8001f1e:	bf00      	nop
 8001f20:	3718      	adds	r7, #24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}

08001f26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f26:	b580      	push	{r7, lr}
 8001f28:	b082      	sub	sp, #8
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff ff57 	bl	8001de8 <__NVIC_EnableIRQ>
}
 8001f3a:	bf00      	nop
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
	...

08001f44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b08b      	sub	sp, #44	@ 0x2c
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f52:	2300      	movs	r3, #0
 8001f54:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f56:	e169      	b.n	800222c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f58:	2201      	movs	r2, #1
 8001f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	69fa      	ldr	r2, [r7, #28]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	f040 8158 	bne.w	8002226 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	4a9a      	ldr	r2, [pc, #616]	@ (80021e4 <HAL_GPIO_Init+0x2a0>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d05e      	beq.n	800203e <HAL_GPIO_Init+0xfa>
 8001f80:	4a98      	ldr	r2, [pc, #608]	@ (80021e4 <HAL_GPIO_Init+0x2a0>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d875      	bhi.n	8002072 <HAL_GPIO_Init+0x12e>
 8001f86:	4a98      	ldr	r2, [pc, #608]	@ (80021e8 <HAL_GPIO_Init+0x2a4>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d058      	beq.n	800203e <HAL_GPIO_Init+0xfa>
 8001f8c:	4a96      	ldr	r2, [pc, #600]	@ (80021e8 <HAL_GPIO_Init+0x2a4>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d86f      	bhi.n	8002072 <HAL_GPIO_Init+0x12e>
 8001f92:	4a96      	ldr	r2, [pc, #600]	@ (80021ec <HAL_GPIO_Init+0x2a8>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d052      	beq.n	800203e <HAL_GPIO_Init+0xfa>
 8001f98:	4a94      	ldr	r2, [pc, #592]	@ (80021ec <HAL_GPIO_Init+0x2a8>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d869      	bhi.n	8002072 <HAL_GPIO_Init+0x12e>
 8001f9e:	4a94      	ldr	r2, [pc, #592]	@ (80021f0 <HAL_GPIO_Init+0x2ac>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d04c      	beq.n	800203e <HAL_GPIO_Init+0xfa>
 8001fa4:	4a92      	ldr	r2, [pc, #584]	@ (80021f0 <HAL_GPIO_Init+0x2ac>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d863      	bhi.n	8002072 <HAL_GPIO_Init+0x12e>
 8001faa:	4a92      	ldr	r2, [pc, #584]	@ (80021f4 <HAL_GPIO_Init+0x2b0>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d046      	beq.n	800203e <HAL_GPIO_Init+0xfa>
 8001fb0:	4a90      	ldr	r2, [pc, #576]	@ (80021f4 <HAL_GPIO_Init+0x2b0>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d85d      	bhi.n	8002072 <HAL_GPIO_Init+0x12e>
 8001fb6:	2b12      	cmp	r3, #18
 8001fb8:	d82a      	bhi.n	8002010 <HAL_GPIO_Init+0xcc>
 8001fba:	2b12      	cmp	r3, #18
 8001fbc:	d859      	bhi.n	8002072 <HAL_GPIO_Init+0x12e>
 8001fbe:	a201      	add	r2, pc, #4	@ (adr r2, 8001fc4 <HAL_GPIO_Init+0x80>)
 8001fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc4:	0800203f 	.word	0x0800203f
 8001fc8:	08002019 	.word	0x08002019
 8001fcc:	0800202b 	.word	0x0800202b
 8001fd0:	0800206d 	.word	0x0800206d
 8001fd4:	08002073 	.word	0x08002073
 8001fd8:	08002073 	.word	0x08002073
 8001fdc:	08002073 	.word	0x08002073
 8001fe0:	08002073 	.word	0x08002073
 8001fe4:	08002073 	.word	0x08002073
 8001fe8:	08002073 	.word	0x08002073
 8001fec:	08002073 	.word	0x08002073
 8001ff0:	08002073 	.word	0x08002073
 8001ff4:	08002073 	.word	0x08002073
 8001ff8:	08002073 	.word	0x08002073
 8001ffc:	08002073 	.word	0x08002073
 8002000:	08002073 	.word	0x08002073
 8002004:	08002073 	.word	0x08002073
 8002008:	08002021 	.word	0x08002021
 800200c:	08002035 	.word	0x08002035
 8002010:	4a79      	ldr	r2, [pc, #484]	@ (80021f8 <HAL_GPIO_Init+0x2b4>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d013      	beq.n	800203e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002016:	e02c      	b.n	8002072 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	623b      	str	r3, [r7, #32]
          break;
 800201e:	e029      	b.n	8002074 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	3304      	adds	r3, #4
 8002026:	623b      	str	r3, [r7, #32]
          break;
 8002028:	e024      	b.n	8002074 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	3308      	adds	r3, #8
 8002030:	623b      	str	r3, [r7, #32]
          break;
 8002032:	e01f      	b.n	8002074 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	330c      	adds	r3, #12
 800203a:	623b      	str	r3, [r7, #32]
          break;
 800203c:	e01a      	b.n	8002074 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d102      	bne.n	800204c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002046:	2304      	movs	r3, #4
 8002048:	623b      	str	r3, [r7, #32]
          break;
 800204a:	e013      	b.n	8002074 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	2b01      	cmp	r3, #1
 8002052:	d105      	bne.n	8002060 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002054:	2308      	movs	r3, #8
 8002056:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	69fa      	ldr	r2, [r7, #28]
 800205c:	611a      	str	r2, [r3, #16]
          break;
 800205e:	e009      	b.n	8002074 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002060:	2308      	movs	r3, #8
 8002062:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	69fa      	ldr	r2, [r7, #28]
 8002068:	615a      	str	r2, [r3, #20]
          break;
 800206a:	e003      	b.n	8002074 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800206c:	2300      	movs	r3, #0
 800206e:	623b      	str	r3, [r7, #32]
          break;
 8002070:	e000      	b.n	8002074 <HAL_GPIO_Init+0x130>
          break;
 8002072:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	2bff      	cmp	r3, #255	@ 0xff
 8002078:	d801      	bhi.n	800207e <HAL_GPIO_Init+0x13a>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	e001      	b.n	8002082 <HAL_GPIO_Init+0x13e>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	3304      	adds	r3, #4
 8002082:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	2bff      	cmp	r3, #255	@ 0xff
 8002088:	d802      	bhi.n	8002090 <HAL_GPIO_Init+0x14c>
 800208a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	e002      	b.n	8002096 <HAL_GPIO_Init+0x152>
 8002090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002092:	3b08      	subs	r3, #8
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	210f      	movs	r1, #15
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	fa01 f303 	lsl.w	r3, r1, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	401a      	ands	r2, r3
 80020a8:	6a39      	ldr	r1, [r7, #32]
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	fa01 f303 	lsl.w	r3, r1, r3
 80020b0:	431a      	orrs	r2, r3
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	f000 80b1 	beq.w	8002226 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80020c4:	4b4d      	ldr	r3, [pc, #308]	@ (80021fc <HAL_GPIO_Init+0x2b8>)
 80020c6:	699b      	ldr	r3, [r3, #24]
 80020c8:	4a4c      	ldr	r2, [pc, #304]	@ (80021fc <HAL_GPIO_Init+0x2b8>)
 80020ca:	f043 0301 	orr.w	r3, r3, #1
 80020ce:	6193      	str	r3, [r2, #24]
 80020d0:	4b4a      	ldr	r3, [pc, #296]	@ (80021fc <HAL_GPIO_Init+0x2b8>)
 80020d2:	699b      	ldr	r3, [r3, #24]
 80020d4:	f003 0301 	and.w	r3, r3, #1
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80020dc:	4a48      	ldr	r2, [pc, #288]	@ (8002200 <HAL_GPIO_Init+0x2bc>)
 80020de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e0:	089b      	lsrs	r3, r3, #2
 80020e2:	3302      	adds	r3, #2
 80020e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80020ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ec:	f003 0303 	and.w	r3, r3, #3
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	220f      	movs	r2, #15
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	43db      	mvns	r3, r3
 80020fa:	68fa      	ldr	r2, [r7, #12]
 80020fc:	4013      	ands	r3, r2
 80020fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4a40      	ldr	r2, [pc, #256]	@ (8002204 <HAL_GPIO_Init+0x2c0>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d013      	beq.n	8002130 <HAL_GPIO_Init+0x1ec>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4a3f      	ldr	r2, [pc, #252]	@ (8002208 <HAL_GPIO_Init+0x2c4>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d00d      	beq.n	800212c <HAL_GPIO_Init+0x1e8>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4a3e      	ldr	r2, [pc, #248]	@ (800220c <HAL_GPIO_Init+0x2c8>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d007      	beq.n	8002128 <HAL_GPIO_Init+0x1e4>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a3d      	ldr	r2, [pc, #244]	@ (8002210 <HAL_GPIO_Init+0x2cc>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d101      	bne.n	8002124 <HAL_GPIO_Init+0x1e0>
 8002120:	2303      	movs	r3, #3
 8002122:	e006      	b.n	8002132 <HAL_GPIO_Init+0x1ee>
 8002124:	2304      	movs	r3, #4
 8002126:	e004      	b.n	8002132 <HAL_GPIO_Init+0x1ee>
 8002128:	2302      	movs	r3, #2
 800212a:	e002      	b.n	8002132 <HAL_GPIO_Init+0x1ee>
 800212c:	2301      	movs	r3, #1
 800212e:	e000      	b.n	8002132 <HAL_GPIO_Init+0x1ee>
 8002130:	2300      	movs	r3, #0
 8002132:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002134:	f002 0203 	and.w	r2, r2, #3
 8002138:	0092      	lsls	r2, r2, #2
 800213a:	4093      	lsls	r3, r2
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	4313      	orrs	r3, r2
 8002140:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002142:	492f      	ldr	r1, [pc, #188]	@ (8002200 <HAL_GPIO_Init+0x2bc>)
 8002144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002146:	089b      	lsrs	r3, r3, #2
 8002148:	3302      	adds	r3, #2
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002158:	2b00      	cmp	r3, #0
 800215a:	d006      	beq.n	800216a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800215c:	4b2d      	ldr	r3, [pc, #180]	@ (8002214 <HAL_GPIO_Init+0x2d0>)
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	492c      	ldr	r1, [pc, #176]	@ (8002214 <HAL_GPIO_Init+0x2d0>)
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	4313      	orrs	r3, r2
 8002166:	608b      	str	r3, [r1, #8]
 8002168:	e006      	b.n	8002178 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800216a:	4b2a      	ldr	r3, [pc, #168]	@ (8002214 <HAL_GPIO_Init+0x2d0>)
 800216c:	689a      	ldr	r2, [r3, #8]
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	43db      	mvns	r3, r3
 8002172:	4928      	ldr	r1, [pc, #160]	@ (8002214 <HAL_GPIO_Init+0x2d0>)
 8002174:	4013      	ands	r3, r2
 8002176:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d006      	beq.n	8002192 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002184:	4b23      	ldr	r3, [pc, #140]	@ (8002214 <HAL_GPIO_Init+0x2d0>)
 8002186:	68da      	ldr	r2, [r3, #12]
 8002188:	4922      	ldr	r1, [pc, #136]	@ (8002214 <HAL_GPIO_Init+0x2d0>)
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	4313      	orrs	r3, r2
 800218e:	60cb      	str	r3, [r1, #12]
 8002190:	e006      	b.n	80021a0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002192:	4b20      	ldr	r3, [pc, #128]	@ (8002214 <HAL_GPIO_Init+0x2d0>)
 8002194:	68da      	ldr	r2, [r3, #12]
 8002196:	69bb      	ldr	r3, [r7, #24]
 8002198:	43db      	mvns	r3, r3
 800219a:	491e      	ldr	r1, [pc, #120]	@ (8002214 <HAL_GPIO_Init+0x2d0>)
 800219c:	4013      	ands	r3, r2
 800219e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d006      	beq.n	80021ba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021ac:	4b19      	ldr	r3, [pc, #100]	@ (8002214 <HAL_GPIO_Init+0x2d0>)
 80021ae:	685a      	ldr	r2, [r3, #4]
 80021b0:	4918      	ldr	r1, [pc, #96]	@ (8002214 <HAL_GPIO_Init+0x2d0>)
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	604b      	str	r3, [r1, #4]
 80021b8:	e006      	b.n	80021c8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80021ba:	4b16      	ldr	r3, [pc, #88]	@ (8002214 <HAL_GPIO_Init+0x2d0>)
 80021bc:	685a      	ldr	r2, [r3, #4]
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	43db      	mvns	r3, r3
 80021c2:	4914      	ldr	r1, [pc, #80]	@ (8002214 <HAL_GPIO_Init+0x2d0>)
 80021c4:	4013      	ands	r3, r2
 80021c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d021      	beq.n	8002218 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002214 <HAL_GPIO_Init+0x2d0>)
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	490e      	ldr	r1, [pc, #56]	@ (8002214 <HAL_GPIO_Init+0x2d0>)
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	4313      	orrs	r3, r2
 80021de:	600b      	str	r3, [r1, #0]
 80021e0:	e021      	b.n	8002226 <HAL_GPIO_Init+0x2e2>
 80021e2:	bf00      	nop
 80021e4:	10320000 	.word	0x10320000
 80021e8:	10310000 	.word	0x10310000
 80021ec:	10220000 	.word	0x10220000
 80021f0:	10210000 	.word	0x10210000
 80021f4:	10120000 	.word	0x10120000
 80021f8:	10110000 	.word	0x10110000
 80021fc:	40021000 	.word	0x40021000
 8002200:	40010000 	.word	0x40010000
 8002204:	40010800 	.word	0x40010800
 8002208:	40010c00 	.word	0x40010c00
 800220c:	40011000 	.word	0x40011000
 8002210:	40011400 	.word	0x40011400
 8002214:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002218:	4b0b      	ldr	r3, [pc, #44]	@ (8002248 <HAL_GPIO_Init+0x304>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	43db      	mvns	r3, r3
 8002220:	4909      	ldr	r1, [pc, #36]	@ (8002248 <HAL_GPIO_Init+0x304>)
 8002222:	4013      	ands	r3, r2
 8002224:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002228:	3301      	adds	r3, #1
 800222a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002232:	fa22 f303 	lsr.w	r3, r2, r3
 8002236:	2b00      	cmp	r3, #0
 8002238:	f47f ae8e 	bne.w	8001f58 <HAL_GPIO_Init+0x14>
  }
}
 800223c:	bf00      	nop
 800223e:	bf00      	nop
 8002240:	372c      	adds	r7, #44	@ 0x2c
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr
 8002248:	40010400 	.word	0x40010400

0800224c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	460b      	mov	r3, r1
 8002256:	807b      	strh	r3, [r7, #2]
 8002258:	4613      	mov	r3, r2
 800225a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800225c:	787b      	ldrb	r3, [r7, #1]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d003      	beq.n	800226a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002262:	887a      	ldrh	r2, [r7, #2]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002268:	e003      	b.n	8002272 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800226a:	887b      	ldrh	r3, [r7, #2]
 800226c:	041a      	lsls	r2, r3, #16
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	611a      	str	r2, [r3, #16]
}
 8002272:	bf00      	nop
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	bc80      	pop	{r7}
 800227a:	4770      	bx	lr

0800227c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e12b      	b.n	80024e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	d106      	bne.n	80022a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f7fe ff54 	bl	8001150 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2224      	movs	r2, #36	@ 0x24
 80022ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f022 0201 	bic.w	r2, r2, #1
 80022be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80022ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022e0:	f001 fcf8 	bl	8003cd4 <HAL_RCC_GetPCLK1Freq>
 80022e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	4a81      	ldr	r2, [pc, #516]	@ (80024f0 <HAL_I2C_Init+0x274>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d807      	bhi.n	8002300 <HAL_I2C_Init+0x84>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	4a80      	ldr	r2, [pc, #512]	@ (80024f4 <HAL_I2C_Init+0x278>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	bf94      	ite	ls
 80022f8:	2301      	movls	r3, #1
 80022fa:	2300      	movhi	r3, #0
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	e006      	b.n	800230e <HAL_I2C_Init+0x92>
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	4a7d      	ldr	r2, [pc, #500]	@ (80024f8 <HAL_I2C_Init+0x27c>)
 8002304:	4293      	cmp	r3, r2
 8002306:	bf94      	ite	ls
 8002308:	2301      	movls	r3, #1
 800230a:	2300      	movhi	r3, #0
 800230c:	b2db      	uxtb	r3, r3
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e0e7      	b.n	80024e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	4a78      	ldr	r2, [pc, #480]	@ (80024fc <HAL_I2C_Init+0x280>)
 800231a:	fba2 2303 	umull	r2, r3, r2, r3
 800231e:	0c9b      	lsrs	r3, r3, #18
 8002320:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68ba      	ldr	r2, [r7, #8]
 8002332:	430a      	orrs	r2, r1
 8002334:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	6a1b      	ldr	r3, [r3, #32]
 800233c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	4a6a      	ldr	r2, [pc, #424]	@ (80024f0 <HAL_I2C_Init+0x274>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d802      	bhi.n	8002350 <HAL_I2C_Init+0xd4>
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	3301      	adds	r3, #1
 800234e:	e009      	b.n	8002364 <HAL_I2C_Init+0xe8>
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002356:	fb02 f303 	mul.w	r3, r2, r3
 800235a:	4a69      	ldr	r2, [pc, #420]	@ (8002500 <HAL_I2C_Init+0x284>)
 800235c:	fba2 2303 	umull	r2, r3, r2, r3
 8002360:	099b      	lsrs	r3, r3, #6
 8002362:	3301      	adds	r3, #1
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	6812      	ldr	r2, [r2, #0]
 8002368:	430b      	orrs	r3, r1
 800236a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002376:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	495c      	ldr	r1, [pc, #368]	@ (80024f0 <HAL_I2C_Init+0x274>)
 8002380:	428b      	cmp	r3, r1
 8002382:	d819      	bhi.n	80023b8 <HAL_I2C_Init+0x13c>
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	1e59      	subs	r1, r3, #1
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002392:	1c59      	adds	r1, r3, #1
 8002394:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002398:	400b      	ands	r3, r1
 800239a:	2b00      	cmp	r3, #0
 800239c:	d00a      	beq.n	80023b4 <HAL_I2C_Init+0x138>
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	1e59      	subs	r1, r3, #1
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80023ac:	3301      	adds	r3, #1
 80023ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023b2:	e051      	b.n	8002458 <HAL_I2C_Init+0x1dc>
 80023b4:	2304      	movs	r3, #4
 80023b6:	e04f      	b.n	8002458 <HAL_I2C_Init+0x1dc>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d111      	bne.n	80023e4 <HAL_I2C_Init+0x168>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	1e58      	subs	r0, r3, #1
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6859      	ldr	r1, [r3, #4]
 80023c8:	460b      	mov	r3, r1
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	440b      	add	r3, r1
 80023ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80023d2:	3301      	adds	r3, #1
 80023d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023d8:	2b00      	cmp	r3, #0
 80023da:	bf0c      	ite	eq
 80023dc:	2301      	moveq	r3, #1
 80023de:	2300      	movne	r3, #0
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	e012      	b.n	800240a <HAL_I2C_Init+0x18e>
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	1e58      	subs	r0, r3, #1
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6859      	ldr	r1, [r3, #4]
 80023ec:	460b      	mov	r3, r1
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	440b      	add	r3, r1
 80023f2:	0099      	lsls	r1, r3, #2
 80023f4:	440b      	add	r3, r1
 80023f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80023fa:	3301      	adds	r3, #1
 80023fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002400:	2b00      	cmp	r3, #0
 8002402:	bf0c      	ite	eq
 8002404:	2301      	moveq	r3, #1
 8002406:	2300      	movne	r3, #0
 8002408:	b2db      	uxtb	r3, r3
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <HAL_I2C_Init+0x196>
 800240e:	2301      	movs	r3, #1
 8002410:	e022      	b.n	8002458 <HAL_I2C_Init+0x1dc>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d10e      	bne.n	8002438 <HAL_I2C_Init+0x1bc>
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	1e58      	subs	r0, r3, #1
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6859      	ldr	r1, [r3, #4]
 8002422:	460b      	mov	r3, r1
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	440b      	add	r3, r1
 8002428:	fbb0 f3f3 	udiv	r3, r0, r3
 800242c:	3301      	adds	r3, #1
 800242e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002432:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002436:	e00f      	b.n	8002458 <HAL_I2C_Init+0x1dc>
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	1e58      	subs	r0, r3, #1
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6859      	ldr	r1, [r3, #4]
 8002440:	460b      	mov	r3, r1
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	440b      	add	r3, r1
 8002446:	0099      	lsls	r1, r3, #2
 8002448:	440b      	add	r3, r1
 800244a:	fbb0 f3f3 	udiv	r3, r0, r3
 800244e:	3301      	adds	r3, #1
 8002450:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002454:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002458:	6879      	ldr	r1, [r7, #4]
 800245a:	6809      	ldr	r1, [r1, #0]
 800245c:	4313      	orrs	r3, r2
 800245e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	69da      	ldr	r2, [r3, #28]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a1b      	ldr	r3, [r3, #32]
 8002472:	431a      	orrs	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	430a      	orrs	r2, r1
 800247a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002486:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	6911      	ldr	r1, [r2, #16]
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	68d2      	ldr	r2, [r2, #12]
 8002492:	4311      	orrs	r1, r2
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6812      	ldr	r2, [r2, #0]
 8002498:	430b      	orrs	r3, r1
 800249a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	695a      	ldr	r2, [r3, #20]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	431a      	orrs	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	430a      	orrs	r2, r1
 80024b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f042 0201 	orr.w	r2, r2, #1
 80024c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2220      	movs	r2, #32
 80024d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	000186a0 	.word	0x000186a0
 80024f4:	001e847f 	.word	0x001e847f
 80024f8:	003d08ff 	.word	0x003d08ff
 80024fc:	431bde83 	.word	0x431bde83
 8002500:	10624dd3 	.word	0x10624dd3

08002504 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b088      	sub	sp, #32
 8002508:	af02      	add	r7, sp, #8
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	607a      	str	r2, [r7, #4]
 800250e:	461a      	mov	r2, r3
 8002510:	460b      	mov	r3, r1
 8002512:	817b      	strh	r3, [r7, #10]
 8002514:	4613      	mov	r3, r2
 8002516:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002518:	f7ff fc06 	bl	8001d28 <HAL_GetTick>
 800251c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002524:	b2db      	uxtb	r3, r3
 8002526:	2b20      	cmp	r3, #32
 8002528:	f040 80e0 	bne.w	80026ec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	9300      	str	r3, [sp, #0]
 8002530:	2319      	movs	r3, #25
 8002532:	2201      	movs	r2, #1
 8002534:	4970      	ldr	r1, [pc, #448]	@ (80026f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f000 fdcc 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002542:	2302      	movs	r3, #2
 8002544:	e0d3      	b.n	80026ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800254c:	2b01      	cmp	r3, #1
 800254e:	d101      	bne.n	8002554 <HAL_I2C_Master_Transmit+0x50>
 8002550:	2302      	movs	r3, #2
 8002552:	e0cc      	b.n	80026ee <HAL_I2C_Master_Transmit+0x1ea>
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	2b01      	cmp	r3, #1
 8002568:	d007      	beq.n	800257a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f042 0201 	orr.w	r2, r2, #1
 8002578:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002588:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2221      	movs	r2, #33	@ 0x21
 800258e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2210      	movs	r2, #16
 8002596:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	893a      	ldrh	r2, [r7, #8]
 80025aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	4a50      	ldr	r2, [pc, #320]	@ (80026fc <HAL_I2C_Master_Transmit+0x1f8>)
 80025ba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80025bc:	8979      	ldrh	r1, [r7, #10]
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	6a3a      	ldr	r2, [r7, #32]
 80025c2:	68f8      	ldr	r0, [r7, #12]
 80025c4:	f000 fc36 	bl	8002e34 <I2C_MasterRequestWrite>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e08d      	b.n	80026ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025d2:	2300      	movs	r3, #0
 80025d4:	613b      	str	r3, [r7, #16]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	613b      	str	r3, [r7, #16]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	613b      	str	r3, [r7, #16]
 80025e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80025e8:	e066      	b.n	80026b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	6a39      	ldr	r1, [r7, #32]
 80025ee:	68f8      	ldr	r0, [r7, #12]
 80025f0:	f000 fe8a 	bl	8003308 <I2C_WaitOnTXEFlagUntilTimeout>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d00d      	beq.n	8002616 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fe:	2b04      	cmp	r3, #4
 8002600:	d107      	bne.n	8002612 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002610:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e06b      	b.n	80026ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800261a:	781a      	ldrb	r2, [r3, #0]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002626:	1c5a      	adds	r2, r3, #1
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002630:	b29b      	uxth	r3, r3
 8002632:	3b01      	subs	r3, #1
 8002634:	b29a      	uxth	r2, r3
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800263e:	3b01      	subs	r3, #1
 8002640:	b29a      	uxth	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	695b      	ldr	r3, [r3, #20]
 800264c:	f003 0304 	and.w	r3, r3, #4
 8002650:	2b04      	cmp	r3, #4
 8002652:	d11b      	bne.n	800268c <HAL_I2C_Master_Transmit+0x188>
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002658:	2b00      	cmp	r3, #0
 800265a:	d017      	beq.n	800268c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002660:	781a      	ldrb	r2, [r3, #0]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800266c:	1c5a      	adds	r2, r3, #1
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002676:	b29b      	uxth	r3, r3
 8002678:	3b01      	subs	r3, #1
 800267a:	b29a      	uxth	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002684:	3b01      	subs	r3, #1
 8002686:	b29a      	uxth	r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800268c:	697a      	ldr	r2, [r7, #20]
 800268e:	6a39      	ldr	r1, [r7, #32]
 8002690:	68f8      	ldr	r0, [r7, #12]
 8002692:	f000 fe81 	bl	8003398 <I2C_WaitOnBTFFlagUntilTimeout>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d00d      	beq.n	80026b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a0:	2b04      	cmp	r3, #4
 80026a2:	d107      	bne.n	80026b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e01a      	b.n	80026ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d194      	bne.n	80025ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2220      	movs	r2, #32
 80026d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2200      	movs	r2, #0
 80026dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80026e8:	2300      	movs	r3, #0
 80026ea:	e000      	b.n	80026ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80026ec:	2302      	movs	r3, #2
  }
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3718      	adds	r7, #24
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	00100002 	.word	0x00100002
 80026fc:	ffff0000 	.word	0xffff0000

08002700 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b08c      	sub	sp, #48	@ 0x30
 8002704:	af02      	add	r7, sp, #8
 8002706:	60f8      	str	r0, [r7, #12]
 8002708:	607a      	str	r2, [r7, #4]
 800270a:	461a      	mov	r2, r3
 800270c:	460b      	mov	r3, r1
 800270e:	817b      	strh	r3, [r7, #10]
 8002710:	4613      	mov	r3, r2
 8002712:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002714:	2300      	movs	r3, #0
 8002716:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002718:	f7ff fb06 	bl	8001d28 <HAL_GetTick>
 800271c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002724:	b2db      	uxtb	r3, r3
 8002726:	2b20      	cmp	r3, #32
 8002728:	f040 824b 	bne.w	8002bc2 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800272c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272e:	9300      	str	r3, [sp, #0]
 8002730:	2319      	movs	r3, #25
 8002732:	2201      	movs	r2, #1
 8002734:	497f      	ldr	r1, [pc, #508]	@ (8002934 <HAL_I2C_Master_Receive+0x234>)
 8002736:	68f8      	ldr	r0, [r7, #12]
 8002738:	f000 fccc 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002742:	2302      	movs	r3, #2
 8002744:	e23e      	b.n	8002bc4 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800274c:	2b01      	cmp	r3, #1
 800274e:	d101      	bne.n	8002754 <HAL_I2C_Master_Receive+0x54>
 8002750:	2302      	movs	r3, #2
 8002752:	e237      	b.n	8002bc4 <HAL_I2C_Master_Receive+0x4c4>
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	2b01      	cmp	r3, #1
 8002768:	d007      	beq.n	800277a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f042 0201 	orr.w	r2, r2, #1
 8002778:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002788:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2222      	movs	r2, #34	@ 0x22
 800278e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2210      	movs	r2, #16
 8002796:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2200      	movs	r2, #0
 800279e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	893a      	ldrh	r2, [r7, #8]
 80027aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027b0:	b29a      	uxth	r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	4a5f      	ldr	r2, [pc, #380]	@ (8002938 <HAL_I2C_Master_Receive+0x238>)
 80027ba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80027bc:	8979      	ldrh	r1, [r7, #10]
 80027be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027c2:	68f8      	ldr	r0, [r7, #12]
 80027c4:	f000 fbb8 	bl	8002f38 <I2C_MasterRequestRead>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e1f8      	b.n	8002bc4 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d113      	bne.n	8002802 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027da:	2300      	movs	r3, #0
 80027dc:	61fb      	str	r3, [r7, #28]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	695b      	ldr	r3, [r3, #20]
 80027e4:	61fb      	str	r3, [r7, #28]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	61fb      	str	r3, [r7, #28]
 80027ee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	e1cc      	b.n	8002b9c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002806:	2b01      	cmp	r3, #1
 8002808:	d11e      	bne.n	8002848 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002818:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800281a:	b672      	cpsid	i
}
 800281c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800281e:	2300      	movs	r3, #0
 8002820:	61bb      	str	r3, [r7, #24]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	695b      	ldr	r3, [r3, #20]
 8002828:	61bb      	str	r3, [r7, #24]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	61bb      	str	r3, [r7, #24]
 8002832:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002842:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002844:	b662      	cpsie	i
}
 8002846:	e035      	b.n	80028b4 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800284c:	2b02      	cmp	r3, #2
 800284e:	d11e      	bne.n	800288e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800285e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002860:	b672      	cpsid	i
}
 8002862:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002864:	2300      	movs	r3, #0
 8002866:	617b      	str	r3, [r7, #20]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	617b      	str	r3, [r7, #20]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	617b      	str	r3, [r7, #20]
 8002878:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002888:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800288a:	b662      	cpsie	i
}
 800288c:	e012      	b.n	80028b4 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800289c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800289e:	2300      	movs	r3, #0
 80028a0:	613b      	str	r3, [r7, #16]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	695b      	ldr	r3, [r3, #20]
 80028a8:	613b      	str	r3, [r7, #16]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	613b      	str	r3, [r7, #16]
 80028b2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80028b4:	e172      	b.n	8002b9c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ba:	2b03      	cmp	r3, #3
 80028bc:	f200 811f 	bhi.w	8002afe <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d123      	bne.n	8002910 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028ca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80028cc:	68f8      	ldr	r0, [r7, #12]
 80028ce:	f000 fdab 	bl	8003428 <I2C_WaitOnRXNEFlagUntilTimeout>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e173      	b.n	8002bc4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	691a      	ldr	r2, [r3, #16]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e6:	b2d2      	uxtb	r2, r2
 80028e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ee:	1c5a      	adds	r2, r3, #1
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f8:	3b01      	subs	r3, #1
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002904:	b29b      	uxth	r3, r3
 8002906:	3b01      	subs	r3, #1
 8002908:	b29a      	uxth	r2, r3
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800290e:	e145      	b.n	8002b9c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002914:	2b02      	cmp	r3, #2
 8002916:	d152      	bne.n	80029be <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291a:	9300      	str	r3, [sp, #0]
 800291c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800291e:	2200      	movs	r2, #0
 8002920:	4906      	ldr	r1, [pc, #24]	@ (800293c <HAL_I2C_Master_Receive+0x23c>)
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f000 fbd6 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d008      	beq.n	8002940 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e148      	b.n	8002bc4 <HAL_I2C_Master_Receive+0x4c4>
 8002932:	bf00      	nop
 8002934:	00100002 	.word	0x00100002
 8002938:	ffff0000 	.word	0xffff0000
 800293c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002940:	b672      	cpsid	i
}
 8002942:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002952:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	691a      	ldr	r2, [r3, #16]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800295e:	b2d2      	uxtb	r2, r2
 8002960:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002966:	1c5a      	adds	r2, r3, #1
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002970:	3b01      	subs	r3, #1
 8002972:	b29a      	uxth	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800297c:	b29b      	uxth	r3, r3
 800297e:	3b01      	subs	r3, #1
 8002980:	b29a      	uxth	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002986:	b662      	cpsie	i
}
 8002988:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	691a      	ldr	r2, [r3, #16]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002994:	b2d2      	uxtb	r2, r2
 8002996:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299c:	1c5a      	adds	r2, r3, #1
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029a6:	3b01      	subs	r3, #1
 80029a8:	b29a      	uxth	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	3b01      	subs	r3, #1
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80029bc:	e0ee      	b.n	8002b9c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c0:	9300      	str	r3, [sp, #0]
 80029c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029c4:	2200      	movs	r2, #0
 80029c6:	4981      	ldr	r1, [pc, #516]	@ (8002bcc <HAL_I2C_Master_Receive+0x4cc>)
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 fb83 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e0f5      	b.n	8002bc4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80029e8:	b672      	cpsid	i
}
 80029ea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	691a      	ldr	r2, [r3, #16]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f6:	b2d2      	uxtb	r2, r2
 80029f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fe:	1c5a      	adds	r2, r3, #1
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	3b01      	subs	r3, #1
 8002a18:	b29a      	uxth	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002a1e:	4b6c      	ldr	r3, [pc, #432]	@ (8002bd0 <HAL_I2C_Master_Receive+0x4d0>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	08db      	lsrs	r3, r3, #3
 8002a24:	4a6b      	ldr	r2, [pc, #428]	@ (8002bd4 <HAL_I2C_Master_Receive+0x4d4>)
 8002a26:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2a:	0a1a      	lsrs	r2, r3, #8
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	4413      	add	r3, r2
 8002a32:	00da      	lsls	r2, r3, #3
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002a38:	6a3b      	ldr	r3, [r7, #32]
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002a3e:	6a3b      	ldr	r3, [r7, #32]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d118      	bne.n	8002a76 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2200      	movs	r2, #0
 8002a48:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2220      	movs	r2, #32
 8002a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5e:	f043 0220 	orr.w	r2, r3, #32
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002a66:	b662      	cpsie	i
}
 8002a68:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e0a6      	b.n	8002bc4 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	2b04      	cmp	r3, #4
 8002a82:	d1d9      	bne.n	8002a38 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	691a      	ldr	r2, [r3, #16]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a9e:	b2d2      	uxtb	r2, r2
 8002aa0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa6:	1c5a      	adds	r2, r3, #1
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	b29a      	uxth	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002ac6:	b662      	cpsie	i
}
 8002ac8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	691a      	ldr	r2, [r3, #16]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad4:	b2d2      	uxtb	r2, r2
 8002ad6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002adc:	1c5a      	adds	r2, r3, #1
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ae6:	3b01      	subs	r3, #1
 8002ae8:	b29a      	uxth	r2, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	3b01      	subs	r3, #1
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002afc:	e04e      	b.n	8002b9c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002afe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b00:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f000 fc90 	bl	8003428 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e058      	b.n	8002bc4 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	691a      	ldr	r2, [r3, #16]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b1c:	b2d2      	uxtb	r2, r2
 8002b1e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b24:	1c5a      	adds	r2, r3, #1
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b2e:	3b01      	subs	r3, #1
 8002b30:	b29a      	uxth	r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	b29a      	uxth	r2, r3
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	f003 0304 	and.w	r3, r3, #4
 8002b4e:	2b04      	cmp	r3, #4
 8002b50:	d124      	bne.n	8002b9c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b56:	2b03      	cmp	r3, #3
 8002b58:	d107      	bne.n	8002b6a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b68:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	691a      	ldr	r2, [r3, #16]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b74:	b2d2      	uxtb	r2, r2
 8002b76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7c:	1c5a      	adds	r2, r3, #1
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b86:	3b01      	subs	r3, #1
 8002b88:	b29a      	uxth	r2, r3
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	3b01      	subs	r3, #1
 8002b96:	b29a      	uxth	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f47f ae88 	bne.w	80028b6 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2220      	movs	r2, #32
 8002baa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	e000      	b.n	8002bc4 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8002bc2:	2302      	movs	r3, #2
  }
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3728      	adds	r7, #40	@ 0x28
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	00010004 	.word	0x00010004
 8002bd0:	20000000 	.word	0x20000000
 8002bd4:	14f8b589 	.word	0x14f8b589

08002bd8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b08a      	sub	sp, #40	@ 0x28
 8002bdc:	af02      	add	r7, sp, #8
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	607a      	str	r2, [r7, #4]
 8002be2:	603b      	str	r3, [r7, #0]
 8002be4:	460b      	mov	r3, r1
 8002be6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002be8:	f7ff f89e 	bl	8001d28 <HAL_GetTick>
 8002bec:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	2b20      	cmp	r3, #32
 8002bfc:	f040 8111 	bne.w	8002e22 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	2319      	movs	r3, #25
 8002c06:	2201      	movs	r2, #1
 8002c08:	4988      	ldr	r1, [pc, #544]	@ (8002e2c <HAL_I2C_IsDeviceReady+0x254>)
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f000 fa62 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002c16:	2302      	movs	r3, #2
 8002c18:	e104      	b.n	8002e24 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d101      	bne.n	8002c28 <HAL_I2C_IsDeviceReady+0x50>
 8002c24:	2302      	movs	r3, #2
 8002c26:	e0fd      	b.n	8002e24 <HAL_I2C_IsDeviceReady+0x24c>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d007      	beq.n	8002c4e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f042 0201 	orr.w	r2, r2, #1
 8002c4c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c5c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2224      	movs	r2, #36	@ 0x24
 8002c62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	4a70      	ldr	r2, [pc, #448]	@ (8002e30 <HAL_I2C_IsDeviceReady+0x258>)
 8002c70:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c80:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	9300      	str	r3, [sp, #0]
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002c8e:	68f8      	ldr	r0, [r7, #12]
 8002c90:	f000 fa20 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00d      	beq.n	8002cb6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ca4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ca8:	d103      	bne.n	8002cb2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cb0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e0b6      	b.n	8002e24 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002cb6:	897b      	ldrh	r3, [r7, #10]
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	461a      	mov	r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002cc4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002cc6:	f7ff f82f 	bl	8001d28 <HAL_GetTick>
 8002cca:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	695b      	ldr	r3, [r3, #20]
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	bf0c      	ite	eq
 8002cda:	2301      	moveq	r3, #1
 8002cdc:	2300      	movne	r3, #0
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	695b      	ldr	r3, [r3, #20]
 8002ce8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cf0:	bf0c      	ite	eq
 8002cf2:	2301      	moveq	r3, #1
 8002cf4:	2300      	movne	r3, #0
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002cfa:	e025      	b.n	8002d48 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002cfc:	f7ff f814 	bl	8001d28 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d302      	bcc.n	8002d12 <HAL_I2C_IsDeviceReady+0x13a>
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d103      	bne.n	8002d1a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	22a0      	movs	r2, #160	@ 0xa0
 8002d16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	695b      	ldr	r3, [r3, #20]
 8002d20:	f003 0302 	and.w	r3, r3, #2
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	bf0c      	ite	eq
 8002d28:	2301      	moveq	r3, #1
 8002d2a:	2300      	movne	r3, #0
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d3e:	bf0c      	ite	eq
 8002d40:	2301      	moveq	r3, #1
 8002d42:	2300      	movne	r3, #0
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2ba0      	cmp	r3, #160	@ 0xa0
 8002d52:	d005      	beq.n	8002d60 <HAL_I2C_IsDeviceReady+0x188>
 8002d54:	7dfb      	ldrb	r3, [r7, #23]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d102      	bne.n	8002d60 <HAL_I2C_IsDeviceReady+0x188>
 8002d5a:	7dbb      	ldrb	r3, [r7, #22]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d0cd      	beq.n	8002cfc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2220      	movs	r2, #32
 8002d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	695b      	ldr	r3, [r3, #20]
 8002d6e:	f003 0302 	and.w	r3, r3, #2
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d129      	bne.n	8002dca <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d84:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d86:	2300      	movs	r3, #0
 8002d88:	613b      	str	r3, [r7, #16]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	613b      	str	r3, [r7, #16]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	613b      	str	r3, [r7, #16]
 8002d9a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	9300      	str	r3, [sp, #0]
 8002da0:	2319      	movs	r3, #25
 8002da2:	2201      	movs	r2, #1
 8002da4:	4921      	ldr	r1, [pc, #132]	@ (8002e2c <HAL_I2C_IsDeviceReady+0x254>)
 8002da6:	68f8      	ldr	r0, [r7, #12]
 8002da8:	f000 f994 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e036      	b.n	8002e24 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2220      	movs	r2, #32
 8002dba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	e02c      	b.n	8002e24 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dd8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002de2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	9300      	str	r3, [sp, #0]
 8002de8:	2319      	movs	r3, #25
 8002dea:	2201      	movs	r2, #1
 8002dec:	490f      	ldr	r1, [pc, #60]	@ (8002e2c <HAL_I2C_IsDeviceReady+0x254>)
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f000 f970 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e012      	b.n	8002e24 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	3301      	adds	r3, #1
 8002e02:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002e04:	69ba      	ldr	r2, [r7, #24]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	f4ff af32 	bcc.w	8002c72 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2220      	movs	r2, #32
 8002e12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e000      	b.n	8002e24 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002e22:	2302      	movs	r3, #2
  }
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3720      	adds	r7, #32
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	00100002 	.word	0x00100002
 8002e30:	ffff0000 	.word	0xffff0000

08002e34 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b088      	sub	sp, #32
 8002e38:	af02      	add	r7, sp, #8
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	607a      	str	r2, [r7, #4]
 8002e3e:	603b      	str	r3, [r7, #0]
 8002e40:	460b      	mov	r3, r1
 8002e42:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e48:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	2b08      	cmp	r3, #8
 8002e4e:	d006      	beq.n	8002e5e <I2C_MasterRequestWrite+0x2a>
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d003      	beq.n	8002e5e <I2C_MasterRequestWrite+0x2a>
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e5c:	d108      	bne.n	8002e70 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e6c:	601a      	str	r2, [r3, #0]
 8002e6e:	e00b      	b.n	8002e88 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e74:	2b12      	cmp	r3, #18
 8002e76:	d107      	bne.n	8002e88 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e86:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	9300      	str	r3, [sp, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	f000 f91d 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d00d      	beq.n	8002ebc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002eae:	d103      	bne.n	8002eb8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eb6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e035      	b.n	8002f28 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	691b      	ldr	r3, [r3, #16]
 8002ec0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ec4:	d108      	bne.n	8002ed8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ec6:	897b      	ldrh	r3, [r7, #10]
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	461a      	mov	r2, r3
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002ed4:	611a      	str	r2, [r3, #16]
 8002ed6:	e01b      	b.n	8002f10 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002ed8:	897b      	ldrh	r3, [r7, #10]
 8002eda:	11db      	asrs	r3, r3, #7
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	f003 0306 	and.w	r3, r3, #6
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	f063 030f 	orn	r3, r3, #15
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	490e      	ldr	r1, [pc, #56]	@ (8002f30 <I2C_MasterRequestWrite+0xfc>)
 8002ef6:	68f8      	ldr	r0, [r7, #12]
 8002ef8:	f000 f966 	bl	80031c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e010      	b.n	8002f28 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002f06:	897b      	ldrh	r3, [r7, #10]
 8002f08:	b2da      	uxtb	r2, r3
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	4907      	ldr	r1, [pc, #28]	@ (8002f34 <I2C_MasterRequestWrite+0x100>)
 8002f16:	68f8      	ldr	r0, [r7, #12]
 8002f18:	f000 f956 	bl	80031c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e000      	b.n	8002f28 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3718      	adds	r7, #24
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	00010008 	.word	0x00010008
 8002f34:	00010002 	.word	0x00010002

08002f38 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b088      	sub	sp, #32
 8002f3c:	af02      	add	r7, sp, #8
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	607a      	str	r2, [r7, #4]
 8002f42:	603b      	str	r3, [r7, #0]
 8002f44:	460b      	mov	r3, r1
 8002f46:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f4c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002f5c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	2b08      	cmp	r3, #8
 8002f62:	d006      	beq.n	8002f72 <I2C_MasterRequestRead+0x3a>
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d003      	beq.n	8002f72 <I2C_MasterRequestRead+0x3a>
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002f70:	d108      	bne.n	8002f84 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f80:	601a      	str	r2, [r3, #0]
 8002f82:	e00b      	b.n	8002f9c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f88:	2b11      	cmp	r3, #17
 8002f8a:	d107      	bne.n	8002f9c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f9a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f000 f893 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00d      	beq.n	8002fd0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fc2:	d103      	bne.n	8002fcc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e079      	b.n	80030c4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fd8:	d108      	bne.n	8002fec <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002fda:	897b      	ldrh	r3, [r7, #10]
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	f043 0301 	orr.w	r3, r3, #1
 8002fe2:	b2da      	uxtb	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	611a      	str	r2, [r3, #16]
 8002fea:	e05f      	b.n	80030ac <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002fec:	897b      	ldrh	r3, [r7, #10]
 8002fee:	11db      	asrs	r3, r3, #7
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	f003 0306 	and.w	r3, r3, #6
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	f063 030f 	orn	r3, r3, #15
 8002ffc:	b2da      	uxtb	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	4930      	ldr	r1, [pc, #192]	@ (80030cc <I2C_MasterRequestRead+0x194>)
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f000 f8dc 	bl	80031c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d001      	beq.n	800301a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e054      	b.n	80030c4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800301a:	897b      	ldrh	r3, [r7, #10]
 800301c:	b2da      	uxtb	r2, r3
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	4929      	ldr	r1, [pc, #164]	@ (80030d0 <I2C_MasterRequestRead+0x198>)
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f000 f8cc 	bl	80031c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e044      	b.n	80030c4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800303a:	2300      	movs	r3, #0
 800303c:	613b      	str	r3, [r7, #16]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	695b      	ldr	r3, [r3, #20]
 8003044:	613b      	str	r3, [r7, #16]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	613b      	str	r3, [r7, #16]
 800304e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800305e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	9300      	str	r3, [sp, #0]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f000 f831 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d00d      	beq.n	8003094 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003082:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003086:	d103      	bne.n	8003090 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800308e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e017      	b.n	80030c4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003094:	897b      	ldrh	r3, [r7, #10]
 8003096:	11db      	asrs	r3, r3, #7
 8003098:	b2db      	uxtb	r3, r3
 800309a:	f003 0306 	and.w	r3, r3, #6
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	f063 030e 	orn	r3, r3, #14
 80030a4:	b2da      	uxtb	r2, r3
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	4907      	ldr	r1, [pc, #28]	@ (80030d0 <I2C_MasterRequestRead+0x198>)
 80030b2:	68f8      	ldr	r0, [r7, #12]
 80030b4:	f000 f888 	bl	80031c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e000      	b.n	80030c4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3718      	adds	r7, #24
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	00010008 	.word	0x00010008
 80030d0:	00010002 	.word	0x00010002

080030d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	603b      	str	r3, [r7, #0]
 80030e0:	4613      	mov	r3, r2
 80030e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030e4:	e048      	b.n	8003178 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ec:	d044      	beq.n	8003178 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030ee:	f7fe fe1b 	bl	8001d28 <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	69bb      	ldr	r3, [r7, #24]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	683a      	ldr	r2, [r7, #0]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d302      	bcc.n	8003104 <I2C_WaitOnFlagUntilTimeout+0x30>
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d139      	bne.n	8003178 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	0c1b      	lsrs	r3, r3, #16
 8003108:	b2db      	uxtb	r3, r3
 800310a:	2b01      	cmp	r3, #1
 800310c:	d10d      	bne.n	800312a <I2C_WaitOnFlagUntilTimeout+0x56>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	695b      	ldr	r3, [r3, #20]
 8003114:	43da      	mvns	r2, r3
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	4013      	ands	r3, r2
 800311a:	b29b      	uxth	r3, r3
 800311c:	2b00      	cmp	r3, #0
 800311e:	bf0c      	ite	eq
 8003120:	2301      	moveq	r3, #1
 8003122:	2300      	movne	r3, #0
 8003124:	b2db      	uxtb	r3, r3
 8003126:	461a      	mov	r2, r3
 8003128:	e00c      	b.n	8003144 <I2C_WaitOnFlagUntilTimeout+0x70>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	43da      	mvns	r2, r3
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	4013      	ands	r3, r2
 8003136:	b29b      	uxth	r3, r3
 8003138:	2b00      	cmp	r3, #0
 800313a:	bf0c      	ite	eq
 800313c:	2301      	moveq	r3, #1
 800313e:	2300      	movne	r3, #0
 8003140:	b2db      	uxtb	r3, r3
 8003142:	461a      	mov	r2, r3
 8003144:	79fb      	ldrb	r3, [r7, #7]
 8003146:	429a      	cmp	r2, r3
 8003148:	d116      	bne.n	8003178 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2200      	movs	r2, #0
 800314e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2220      	movs	r2, #32
 8003154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003164:	f043 0220 	orr.w	r2, r3, #32
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e023      	b.n	80031c0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	0c1b      	lsrs	r3, r3, #16
 800317c:	b2db      	uxtb	r3, r3
 800317e:	2b01      	cmp	r3, #1
 8003180:	d10d      	bne.n	800319e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	695b      	ldr	r3, [r3, #20]
 8003188:	43da      	mvns	r2, r3
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	4013      	ands	r3, r2
 800318e:	b29b      	uxth	r3, r3
 8003190:	2b00      	cmp	r3, #0
 8003192:	bf0c      	ite	eq
 8003194:	2301      	moveq	r3, #1
 8003196:	2300      	movne	r3, #0
 8003198:	b2db      	uxtb	r3, r3
 800319a:	461a      	mov	r2, r3
 800319c:	e00c      	b.n	80031b8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	699b      	ldr	r3, [r3, #24]
 80031a4:	43da      	mvns	r2, r3
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	4013      	ands	r3, r2
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	bf0c      	ite	eq
 80031b0:	2301      	moveq	r3, #1
 80031b2:	2300      	movne	r3, #0
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	461a      	mov	r2, r3
 80031b8:	79fb      	ldrb	r3, [r7, #7]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d093      	beq.n	80030e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3710      	adds	r7, #16
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	60f8      	str	r0, [r7, #12]
 80031d0:	60b9      	str	r1, [r7, #8]
 80031d2:	607a      	str	r2, [r7, #4]
 80031d4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031d6:	e071      	b.n	80032bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	695b      	ldr	r3, [r3, #20]
 80031de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031e6:	d123      	bne.n	8003230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031f6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003200:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2220      	movs	r2, #32
 800320c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321c:	f043 0204 	orr.w	r2, r3, #4
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e067      	b.n	8003300 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003236:	d041      	beq.n	80032bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003238:	f7fe fd76 	bl	8001d28 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	429a      	cmp	r2, r3
 8003246:	d302      	bcc.n	800324e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d136      	bne.n	80032bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	0c1b      	lsrs	r3, r3, #16
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2b01      	cmp	r3, #1
 8003256:	d10c      	bne.n	8003272 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	43da      	mvns	r2, r3
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	4013      	ands	r3, r2
 8003264:	b29b      	uxth	r3, r3
 8003266:	2b00      	cmp	r3, #0
 8003268:	bf14      	ite	ne
 800326a:	2301      	movne	r3, #1
 800326c:	2300      	moveq	r3, #0
 800326e:	b2db      	uxtb	r3, r3
 8003270:	e00b      	b.n	800328a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	43da      	mvns	r2, r3
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	4013      	ands	r3, r2
 800327e:	b29b      	uxth	r3, r3
 8003280:	2b00      	cmp	r3, #0
 8003282:	bf14      	ite	ne
 8003284:	2301      	movne	r3, #1
 8003286:	2300      	moveq	r3, #0
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2b00      	cmp	r3, #0
 800328c:	d016      	beq.n	80032bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2220      	movs	r2, #32
 8003298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2200      	movs	r2, #0
 80032a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a8:	f043 0220 	orr.w	r2, r3, #32
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e021      	b.n	8003300 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	0c1b      	lsrs	r3, r3, #16
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d10c      	bne.n	80032e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	695b      	ldr	r3, [r3, #20]
 80032cc:	43da      	mvns	r2, r3
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	4013      	ands	r3, r2
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	bf14      	ite	ne
 80032d8:	2301      	movne	r3, #1
 80032da:	2300      	moveq	r3, #0
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	e00b      	b.n	80032f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	699b      	ldr	r3, [r3, #24]
 80032e6:	43da      	mvns	r2, r3
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	4013      	ands	r3, r2
 80032ec:	b29b      	uxth	r3, r3
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	bf14      	ite	ne
 80032f2:	2301      	movne	r3, #1
 80032f4:	2300      	moveq	r3, #0
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f47f af6d 	bne.w	80031d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80032fe:	2300      	movs	r3, #0
}
 8003300:	4618      	mov	r0, r3
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003314:	e034      	b.n	8003380 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f000 f8e3 	bl	80034e2 <I2C_IsAcknowledgeFailed>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e034      	b.n	8003390 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800332c:	d028      	beq.n	8003380 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800332e:	f7fe fcfb 	bl	8001d28 <HAL_GetTick>
 8003332:	4602      	mov	r2, r0
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	429a      	cmp	r2, r3
 800333c:	d302      	bcc.n	8003344 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d11d      	bne.n	8003380 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800334e:	2b80      	cmp	r3, #128	@ 0x80
 8003350:	d016      	beq.n	8003380 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2220      	movs	r2, #32
 800335c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336c:	f043 0220 	orr.w	r2, r3, #32
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e007      	b.n	8003390 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	695b      	ldr	r3, [r3, #20]
 8003386:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800338a:	2b80      	cmp	r3, #128	@ 0x80
 800338c:	d1c3      	bne.n	8003316 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3710      	adds	r7, #16
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033a4:	e034      	b.n	8003410 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033a6:	68f8      	ldr	r0, [r7, #12]
 80033a8:	f000 f89b 	bl	80034e2 <I2C_IsAcknowledgeFailed>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e034      	b.n	8003420 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033bc:	d028      	beq.n	8003410 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033be:	f7fe fcb3 	bl	8001d28 <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	68ba      	ldr	r2, [r7, #8]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d302      	bcc.n	80033d4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d11d      	bne.n	8003410 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	f003 0304 	and.w	r3, r3, #4
 80033de:	2b04      	cmp	r3, #4
 80033e0:	d016      	beq.n	8003410 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2200      	movs	r2, #0
 80033e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2220      	movs	r2, #32
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fc:	f043 0220 	orr.w	r2, r3, #32
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e007      	b.n	8003420 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	695b      	ldr	r3, [r3, #20]
 8003416:	f003 0304 	and.w	r3, r3, #4
 800341a:	2b04      	cmp	r3, #4
 800341c:	d1c3      	bne.n	80033a6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800341e:	2300      	movs	r3, #0
}
 8003420:	4618      	mov	r0, r3
 8003422:	3710      	adds	r7, #16
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	60b9      	str	r1, [r7, #8]
 8003432:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003434:	e049      	b.n	80034ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	695b      	ldr	r3, [r3, #20]
 800343c:	f003 0310 	and.w	r3, r3, #16
 8003440:	2b10      	cmp	r3, #16
 8003442:	d119      	bne.n	8003478 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f06f 0210 	mvn.w	r2, #16
 800344c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2220      	movs	r2, #32
 8003458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e030      	b.n	80034da <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003478:	f7fe fc56 	bl	8001d28 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	68ba      	ldr	r2, [r7, #8]
 8003484:	429a      	cmp	r2, r3
 8003486:	d302      	bcc.n	800348e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d11d      	bne.n	80034ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	695b      	ldr	r3, [r3, #20]
 8003494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003498:	2b40      	cmp	r3, #64	@ 0x40
 800349a:	d016      	beq.n	80034ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2220      	movs	r2, #32
 80034a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b6:	f043 0220 	orr.w	r2, r3, #32
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e007      	b.n	80034da <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	695b      	ldr	r3, [r3, #20]
 80034d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034d4:	2b40      	cmp	r3, #64	@ 0x40
 80034d6:	d1ae      	bne.n	8003436 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80034e2:	b480      	push	{r7}
 80034e4:	b083      	sub	sp, #12
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	695b      	ldr	r3, [r3, #20]
 80034f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034f8:	d11b      	bne.n	8003532 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003502:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2220      	movs	r2, #32
 800350e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351e:	f043 0204 	orr.w	r2, r3, #4
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e000      	b.n	8003534 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003532:	2300      	movs	r3, #0
}
 8003534:	4618      	mov	r0, r3
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	bc80      	pop	{r7}
 800353c:	4770      	bx	lr
	...

08003540 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b086      	sub	sp, #24
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e272      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0301 	and.w	r3, r3, #1
 800355a:	2b00      	cmp	r3, #0
 800355c:	f000 8087 	beq.w	800366e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003560:	4b92      	ldr	r3, [pc, #584]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f003 030c 	and.w	r3, r3, #12
 8003568:	2b04      	cmp	r3, #4
 800356a:	d00c      	beq.n	8003586 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800356c:	4b8f      	ldr	r3, [pc, #572]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f003 030c 	and.w	r3, r3, #12
 8003574:	2b08      	cmp	r3, #8
 8003576:	d112      	bne.n	800359e <HAL_RCC_OscConfig+0x5e>
 8003578:	4b8c      	ldr	r3, [pc, #560]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003580:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003584:	d10b      	bne.n	800359e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003586:	4b89      	ldr	r3, [pc, #548]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d06c      	beq.n	800366c <HAL_RCC_OscConfig+0x12c>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d168      	bne.n	800366c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e24c      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035a6:	d106      	bne.n	80035b6 <HAL_RCC_OscConfig+0x76>
 80035a8:	4b80      	ldr	r3, [pc, #512]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a7f      	ldr	r2, [pc, #508]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80035ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035b2:	6013      	str	r3, [r2, #0]
 80035b4:	e02e      	b.n	8003614 <HAL_RCC_OscConfig+0xd4>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10c      	bne.n	80035d8 <HAL_RCC_OscConfig+0x98>
 80035be:	4b7b      	ldr	r3, [pc, #492]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a7a      	ldr	r2, [pc, #488]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80035c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035c8:	6013      	str	r3, [r2, #0]
 80035ca:	4b78      	ldr	r3, [pc, #480]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a77      	ldr	r2, [pc, #476]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80035d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035d4:	6013      	str	r3, [r2, #0]
 80035d6:	e01d      	b.n	8003614 <HAL_RCC_OscConfig+0xd4>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035e0:	d10c      	bne.n	80035fc <HAL_RCC_OscConfig+0xbc>
 80035e2:	4b72      	ldr	r3, [pc, #456]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a71      	ldr	r2, [pc, #452]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80035e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035ec:	6013      	str	r3, [r2, #0]
 80035ee:	4b6f      	ldr	r3, [pc, #444]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a6e      	ldr	r2, [pc, #440]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80035f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035f8:	6013      	str	r3, [r2, #0]
 80035fa:	e00b      	b.n	8003614 <HAL_RCC_OscConfig+0xd4>
 80035fc:	4b6b      	ldr	r3, [pc, #428]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a6a      	ldr	r2, [pc, #424]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 8003602:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003606:	6013      	str	r3, [r2, #0]
 8003608:	4b68      	ldr	r3, [pc, #416]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a67      	ldr	r2, [pc, #412]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 800360e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003612:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d013      	beq.n	8003644 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800361c:	f7fe fb84 	bl	8001d28 <HAL_GetTick>
 8003620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003622:	e008      	b.n	8003636 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003624:	f7fe fb80 	bl	8001d28 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b64      	cmp	r3, #100	@ 0x64
 8003630:	d901      	bls.n	8003636 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e200      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003636:	4b5d      	ldr	r3, [pc, #372]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d0f0      	beq.n	8003624 <HAL_RCC_OscConfig+0xe4>
 8003642:	e014      	b.n	800366e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003644:	f7fe fb70 	bl	8001d28 <HAL_GetTick>
 8003648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800364a:	e008      	b.n	800365e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800364c:	f7fe fb6c 	bl	8001d28 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b64      	cmp	r3, #100	@ 0x64
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e1ec      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800365e:	4b53      	ldr	r3, [pc, #332]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1f0      	bne.n	800364c <HAL_RCC_OscConfig+0x10c>
 800366a:	e000      	b.n	800366e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800366c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d063      	beq.n	8003742 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800367a:	4b4c      	ldr	r3, [pc, #304]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f003 030c 	and.w	r3, r3, #12
 8003682:	2b00      	cmp	r3, #0
 8003684:	d00b      	beq.n	800369e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003686:	4b49      	ldr	r3, [pc, #292]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f003 030c 	and.w	r3, r3, #12
 800368e:	2b08      	cmp	r3, #8
 8003690:	d11c      	bne.n	80036cc <HAL_RCC_OscConfig+0x18c>
 8003692:	4b46      	ldr	r3, [pc, #280]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d116      	bne.n	80036cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800369e:	4b43      	ldr	r3, [pc, #268]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d005      	beq.n	80036b6 <HAL_RCC_OscConfig+0x176>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d001      	beq.n	80036b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e1c0      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036b6:	4b3d      	ldr	r3, [pc, #244]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	4939      	ldr	r1, [pc, #228]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ca:	e03a      	b.n	8003742 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	691b      	ldr	r3, [r3, #16]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d020      	beq.n	8003716 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036d4:	4b36      	ldr	r3, [pc, #216]	@ (80037b0 <HAL_RCC_OscConfig+0x270>)
 80036d6:	2201      	movs	r2, #1
 80036d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036da:	f7fe fb25 	bl	8001d28 <HAL_GetTick>
 80036de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036e0:	e008      	b.n	80036f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036e2:	f7fe fb21 	bl	8001d28 <HAL_GetTick>
 80036e6:	4602      	mov	r2, r0
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d901      	bls.n	80036f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80036f0:	2303      	movs	r3, #3
 80036f2:	e1a1      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036f4:	4b2d      	ldr	r3, [pc, #180]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0302 	and.w	r3, r3, #2
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d0f0      	beq.n	80036e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003700:	4b2a      	ldr	r3, [pc, #168]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	695b      	ldr	r3, [r3, #20]
 800370c:	00db      	lsls	r3, r3, #3
 800370e:	4927      	ldr	r1, [pc, #156]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 8003710:	4313      	orrs	r3, r2
 8003712:	600b      	str	r3, [r1, #0]
 8003714:	e015      	b.n	8003742 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003716:	4b26      	ldr	r3, [pc, #152]	@ (80037b0 <HAL_RCC_OscConfig+0x270>)
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800371c:	f7fe fb04 	bl	8001d28 <HAL_GetTick>
 8003720:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003722:	e008      	b.n	8003736 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003724:	f7fe fb00 	bl	8001d28 <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	2b02      	cmp	r3, #2
 8003730:	d901      	bls.n	8003736 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	e180      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003736:	4b1d      	ldr	r3, [pc, #116]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d1f0      	bne.n	8003724 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0308 	and.w	r3, r3, #8
 800374a:	2b00      	cmp	r3, #0
 800374c:	d03a      	beq.n	80037c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d019      	beq.n	800378a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003756:	4b17      	ldr	r3, [pc, #92]	@ (80037b4 <HAL_RCC_OscConfig+0x274>)
 8003758:	2201      	movs	r2, #1
 800375a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800375c:	f7fe fae4 	bl	8001d28 <HAL_GetTick>
 8003760:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003762:	e008      	b.n	8003776 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003764:	f7fe fae0 	bl	8001d28 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b02      	cmp	r3, #2
 8003770:	d901      	bls.n	8003776 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e160      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003776:	4b0d      	ldr	r3, [pc, #52]	@ (80037ac <HAL_RCC_OscConfig+0x26c>)
 8003778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377a:	f003 0302 	and.w	r3, r3, #2
 800377e:	2b00      	cmp	r3, #0
 8003780:	d0f0      	beq.n	8003764 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003782:	2001      	movs	r0, #1
 8003784:	f000 fafe 	bl	8003d84 <RCC_Delay>
 8003788:	e01c      	b.n	80037c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800378a:	4b0a      	ldr	r3, [pc, #40]	@ (80037b4 <HAL_RCC_OscConfig+0x274>)
 800378c:	2200      	movs	r2, #0
 800378e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003790:	f7fe faca 	bl	8001d28 <HAL_GetTick>
 8003794:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003796:	e00f      	b.n	80037b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003798:	f7fe fac6 	bl	8001d28 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d908      	bls.n	80037b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e146      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
 80037aa:	bf00      	nop
 80037ac:	40021000 	.word	0x40021000
 80037b0:	42420000 	.word	0x42420000
 80037b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037b8:	4b92      	ldr	r3, [pc, #584]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 80037ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037bc:	f003 0302 	and.w	r3, r3, #2
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d1e9      	bne.n	8003798 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 0304 	and.w	r3, r3, #4
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	f000 80a6 	beq.w	800391e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037d2:	2300      	movs	r3, #0
 80037d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037d6:	4b8b      	ldr	r3, [pc, #556]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 80037d8:	69db      	ldr	r3, [r3, #28]
 80037da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d10d      	bne.n	80037fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037e2:	4b88      	ldr	r3, [pc, #544]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 80037e4:	69db      	ldr	r3, [r3, #28]
 80037e6:	4a87      	ldr	r2, [pc, #540]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 80037e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037ec:	61d3      	str	r3, [r2, #28]
 80037ee:	4b85      	ldr	r3, [pc, #532]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 80037f0:	69db      	ldr	r3, [r3, #28]
 80037f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037f6:	60bb      	str	r3, [r7, #8]
 80037f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037fa:	2301      	movs	r3, #1
 80037fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037fe:	4b82      	ldr	r3, [pc, #520]	@ (8003a08 <HAL_RCC_OscConfig+0x4c8>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003806:	2b00      	cmp	r3, #0
 8003808:	d118      	bne.n	800383c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800380a:	4b7f      	ldr	r3, [pc, #508]	@ (8003a08 <HAL_RCC_OscConfig+0x4c8>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a7e      	ldr	r2, [pc, #504]	@ (8003a08 <HAL_RCC_OscConfig+0x4c8>)
 8003810:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003814:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003816:	f7fe fa87 	bl	8001d28 <HAL_GetTick>
 800381a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800381c:	e008      	b.n	8003830 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800381e:	f7fe fa83 	bl	8001d28 <HAL_GetTick>
 8003822:	4602      	mov	r2, r0
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	1ad3      	subs	r3, r2, r3
 8003828:	2b64      	cmp	r3, #100	@ 0x64
 800382a:	d901      	bls.n	8003830 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	e103      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003830:	4b75      	ldr	r3, [pc, #468]	@ (8003a08 <HAL_RCC_OscConfig+0x4c8>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003838:	2b00      	cmp	r3, #0
 800383a:	d0f0      	beq.n	800381e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d106      	bne.n	8003852 <HAL_RCC_OscConfig+0x312>
 8003844:	4b6f      	ldr	r3, [pc, #444]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 8003846:	6a1b      	ldr	r3, [r3, #32]
 8003848:	4a6e      	ldr	r2, [pc, #440]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 800384a:	f043 0301 	orr.w	r3, r3, #1
 800384e:	6213      	str	r3, [r2, #32]
 8003850:	e02d      	b.n	80038ae <HAL_RCC_OscConfig+0x36e>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d10c      	bne.n	8003874 <HAL_RCC_OscConfig+0x334>
 800385a:	4b6a      	ldr	r3, [pc, #424]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	4a69      	ldr	r2, [pc, #420]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 8003860:	f023 0301 	bic.w	r3, r3, #1
 8003864:	6213      	str	r3, [r2, #32]
 8003866:	4b67      	ldr	r3, [pc, #412]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 8003868:	6a1b      	ldr	r3, [r3, #32]
 800386a:	4a66      	ldr	r2, [pc, #408]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 800386c:	f023 0304 	bic.w	r3, r3, #4
 8003870:	6213      	str	r3, [r2, #32]
 8003872:	e01c      	b.n	80038ae <HAL_RCC_OscConfig+0x36e>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	2b05      	cmp	r3, #5
 800387a:	d10c      	bne.n	8003896 <HAL_RCC_OscConfig+0x356>
 800387c:	4b61      	ldr	r3, [pc, #388]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 800387e:	6a1b      	ldr	r3, [r3, #32]
 8003880:	4a60      	ldr	r2, [pc, #384]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 8003882:	f043 0304 	orr.w	r3, r3, #4
 8003886:	6213      	str	r3, [r2, #32]
 8003888:	4b5e      	ldr	r3, [pc, #376]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 800388a:	6a1b      	ldr	r3, [r3, #32]
 800388c:	4a5d      	ldr	r2, [pc, #372]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 800388e:	f043 0301 	orr.w	r3, r3, #1
 8003892:	6213      	str	r3, [r2, #32]
 8003894:	e00b      	b.n	80038ae <HAL_RCC_OscConfig+0x36e>
 8003896:	4b5b      	ldr	r3, [pc, #364]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 8003898:	6a1b      	ldr	r3, [r3, #32]
 800389a:	4a5a      	ldr	r2, [pc, #360]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 800389c:	f023 0301 	bic.w	r3, r3, #1
 80038a0:	6213      	str	r3, [r2, #32]
 80038a2:	4b58      	ldr	r3, [pc, #352]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	4a57      	ldr	r2, [pc, #348]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 80038a8:	f023 0304 	bic.w	r3, r3, #4
 80038ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d015      	beq.n	80038e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038b6:	f7fe fa37 	bl	8001d28 <HAL_GetTick>
 80038ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038bc:	e00a      	b.n	80038d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038be:	f7fe fa33 	bl	8001d28 <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d901      	bls.n	80038d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e0b1      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038d4:	4b4b      	ldr	r3, [pc, #300]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 80038d6:	6a1b      	ldr	r3, [r3, #32]
 80038d8:	f003 0302 	and.w	r3, r3, #2
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d0ee      	beq.n	80038be <HAL_RCC_OscConfig+0x37e>
 80038e0:	e014      	b.n	800390c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038e2:	f7fe fa21 	bl	8001d28 <HAL_GetTick>
 80038e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038e8:	e00a      	b.n	8003900 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ea:	f7fe fa1d 	bl	8001d28 <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d901      	bls.n	8003900 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80038fc:	2303      	movs	r3, #3
 80038fe:	e09b      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003900:	4b40      	ldr	r3, [pc, #256]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 8003902:	6a1b      	ldr	r3, [r3, #32]
 8003904:	f003 0302 	and.w	r3, r3, #2
 8003908:	2b00      	cmp	r3, #0
 800390a:	d1ee      	bne.n	80038ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800390c:	7dfb      	ldrb	r3, [r7, #23]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d105      	bne.n	800391e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003912:	4b3c      	ldr	r3, [pc, #240]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 8003914:	69db      	ldr	r3, [r3, #28]
 8003916:	4a3b      	ldr	r2, [pc, #236]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 8003918:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800391c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	69db      	ldr	r3, [r3, #28]
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 8087 	beq.w	8003a36 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003928:	4b36      	ldr	r3, [pc, #216]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f003 030c 	and.w	r3, r3, #12
 8003930:	2b08      	cmp	r3, #8
 8003932:	d061      	beq.n	80039f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	69db      	ldr	r3, [r3, #28]
 8003938:	2b02      	cmp	r3, #2
 800393a:	d146      	bne.n	80039ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800393c:	4b33      	ldr	r3, [pc, #204]	@ (8003a0c <HAL_RCC_OscConfig+0x4cc>)
 800393e:	2200      	movs	r2, #0
 8003940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003942:	f7fe f9f1 	bl	8001d28 <HAL_GetTick>
 8003946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003948:	e008      	b.n	800395c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800394a:	f7fe f9ed 	bl	8001d28 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d901      	bls.n	800395c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e06d      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800395c:	4b29      	ldr	r3, [pc, #164]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1f0      	bne.n	800394a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003970:	d108      	bne.n	8003984 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003972:	4b24      	ldr	r3, [pc, #144]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	4921      	ldr	r1, [pc, #132]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 8003980:	4313      	orrs	r3, r2
 8003982:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003984:	4b1f      	ldr	r3, [pc, #124]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a19      	ldr	r1, [r3, #32]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003994:	430b      	orrs	r3, r1
 8003996:	491b      	ldr	r1, [pc, #108]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 8003998:	4313      	orrs	r3, r2
 800399a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800399c:	4b1b      	ldr	r3, [pc, #108]	@ (8003a0c <HAL_RCC_OscConfig+0x4cc>)
 800399e:	2201      	movs	r2, #1
 80039a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a2:	f7fe f9c1 	bl	8001d28 <HAL_GetTick>
 80039a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039aa:	f7fe f9bd 	bl	8001d28 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e03d      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039bc:	4b11      	ldr	r3, [pc, #68]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0f0      	beq.n	80039aa <HAL_RCC_OscConfig+0x46a>
 80039c8:	e035      	b.n	8003a36 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ca:	4b10      	ldr	r3, [pc, #64]	@ (8003a0c <HAL_RCC_OscConfig+0x4cc>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d0:	f7fe f9aa 	bl	8001d28 <HAL_GetTick>
 80039d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039d6:	e008      	b.n	80039ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039d8:	f7fe f9a6 	bl	8001d28 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e026      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039ea:	4b06      	ldr	r3, [pc, #24]	@ (8003a04 <HAL_RCC_OscConfig+0x4c4>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d1f0      	bne.n	80039d8 <HAL_RCC_OscConfig+0x498>
 80039f6:	e01e      	b.n	8003a36 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	69db      	ldr	r3, [r3, #28]
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d107      	bne.n	8003a10 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e019      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
 8003a04:	40021000 	.word	0x40021000
 8003a08:	40007000 	.word	0x40007000
 8003a0c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a10:	4b0b      	ldr	r3, [pc, #44]	@ (8003a40 <HAL_RCC_OscConfig+0x500>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a1b      	ldr	r3, [r3, #32]
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d106      	bne.n	8003a32 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d001      	beq.n	8003a36 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e000      	b.n	8003a38 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003a36:	2300      	movs	r3, #0
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3718      	adds	r7, #24
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	40021000 	.word	0x40021000

08003a44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d101      	bne.n	8003a58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e0d0      	b.n	8003bfa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a58:	4b6a      	ldr	r3, [pc, #424]	@ (8003c04 <HAL_RCC_ClockConfig+0x1c0>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0307 	and.w	r3, r3, #7
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d910      	bls.n	8003a88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a66:	4b67      	ldr	r3, [pc, #412]	@ (8003c04 <HAL_RCC_ClockConfig+0x1c0>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f023 0207 	bic.w	r2, r3, #7
 8003a6e:	4965      	ldr	r1, [pc, #404]	@ (8003c04 <HAL_RCC_ClockConfig+0x1c0>)
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a76:	4b63      	ldr	r3, [pc, #396]	@ (8003c04 <HAL_RCC_ClockConfig+0x1c0>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0307 	and.w	r3, r3, #7
 8003a7e:	683a      	ldr	r2, [r7, #0]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d001      	beq.n	8003a88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e0b8      	b.n	8003bfa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0302 	and.w	r3, r3, #2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d020      	beq.n	8003ad6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0304 	and.w	r3, r3, #4
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d005      	beq.n	8003aac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003aa0:	4b59      	ldr	r3, [pc, #356]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	4a58      	ldr	r2, [pc, #352]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003aaa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0308 	and.w	r3, r3, #8
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d005      	beq.n	8003ac4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ab8:	4b53      	ldr	r3, [pc, #332]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	4a52      	ldr	r2, [pc, #328]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003abe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003ac2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ac4:	4b50      	ldr	r3, [pc, #320]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	494d      	ldr	r1, [pc, #308]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0301 	and.w	r3, r3, #1
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d040      	beq.n	8003b64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d107      	bne.n	8003afa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aea:	4b47      	ldr	r3, [pc, #284]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d115      	bne.n	8003b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e07f      	b.n	8003bfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d107      	bne.n	8003b12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b02:	4b41      	ldr	r3, [pc, #260]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d109      	bne.n	8003b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e073      	b.n	8003bfa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b12:	4b3d      	ldr	r3, [pc, #244]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e06b      	b.n	8003bfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b22:	4b39      	ldr	r3, [pc, #228]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f023 0203 	bic.w	r2, r3, #3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	4936      	ldr	r1, [pc, #216]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b34:	f7fe f8f8 	bl	8001d28 <HAL_GetTick>
 8003b38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b3a:	e00a      	b.n	8003b52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b3c:	f7fe f8f4 	bl	8001d28 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e053      	b.n	8003bfa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b52:	4b2d      	ldr	r3, [pc, #180]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f003 020c 	and.w	r2, r3, #12
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d1eb      	bne.n	8003b3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b64:	4b27      	ldr	r3, [pc, #156]	@ (8003c04 <HAL_RCC_ClockConfig+0x1c0>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0307 	and.w	r3, r3, #7
 8003b6c:	683a      	ldr	r2, [r7, #0]
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d210      	bcs.n	8003b94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b72:	4b24      	ldr	r3, [pc, #144]	@ (8003c04 <HAL_RCC_ClockConfig+0x1c0>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f023 0207 	bic.w	r2, r3, #7
 8003b7a:	4922      	ldr	r1, [pc, #136]	@ (8003c04 <HAL_RCC_ClockConfig+0x1c0>)
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b82:	4b20      	ldr	r3, [pc, #128]	@ (8003c04 <HAL_RCC_ClockConfig+0x1c0>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0307 	and.w	r3, r3, #7
 8003b8a:	683a      	ldr	r2, [r7, #0]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d001      	beq.n	8003b94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e032      	b.n	8003bfa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0304 	and.w	r3, r3, #4
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d008      	beq.n	8003bb2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ba0:	4b19      	ldr	r3, [pc, #100]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	4916      	ldr	r1, [pc, #88]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0308 	and.w	r3, r3, #8
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d009      	beq.n	8003bd2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003bbe:	4b12      	ldr	r3, [pc, #72]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	00db      	lsls	r3, r3, #3
 8003bcc:	490e      	ldr	r1, [pc, #56]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003bd2:	f000 f821 	bl	8003c18 <HAL_RCC_GetSysClockFreq>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003c08 <HAL_RCC_ClockConfig+0x1c4>)
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	091b      	lsrs	r3, r3, #4
 8003bde:	f003 030f 	and.w	r3, r3, #15
 8003be2:	490a      	ldr	r1, [pc, #40]	@ (8003c0c <HAL_RCC_ClockConfig+0x1c8>)
 8003be4:	5ccb      	ldrb	r3, [r1, r3]
 8003be6:	fa22 f303 	lsr.w	r3, r2, r3
 8003bea:	4a09      	ldr	r2, [pc, #36]	@ (8003c10 <HAL_RCC_ClockConfig+0x1cc>)
 8003bec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003bee:	4b09      	ldr	r3, [pc, #36]	@ (8003c14 <HAL_RCC_ClockConfig+0x1d0>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7fd fe74 	bl	80018e0 <HAL_InitTick>

  return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3710      	adds	r7, #16
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	40022000 	.word	0x40022000
 8003c08:	40021000 	.word	0x40021000
 8003c0c:	08007b24 	.word	0x08007b24
 8003c10:	20000000 	.word	0x20000000
 8003c14:	20000004 	.word	0x20000004

08003c18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b087      	sub	sp, #28
 8003c1c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	60fb      	str	r3, [r7, #12]
 8003c22:	2300      	movs	r3, #0
 8003c24:	60bb      	str	r3, [r7, #8]
 8003c26:	2300      	movs	r3, #0
 8003c28:	617b      	str	r3, [r7, #20]
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003c32:	4b1e      	ldr	r3, [pc, #120]	@ (8003cac <HAL_RCC_GetSysClockFreq+0x94>)
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f003 030c 	and.w	r3, r3, #12
 8003c3e:	2b04      	cmp	r3, #4
 8003c40:	d002      	beq.n	8003c48 <HAL_RCC_GetSysClockFreq+0x30>
 8003c42:	2b08      	cmp	r3, #8
 8003c44:	d003      	beq.n	8003c4e <HAL_RCC_GetSysClockFreq+0x36>
 8003c46:	e027      	b.n	8003c98 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c48:	4b19      	ldr	r3, [pc, #100]	@ (8003cb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c4a:	613b      	str	r3, [r7, #16]
      break;
 8003c4c:	e027      	b.n	8003c9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	0c9b      	lsrs	r3, r3, #18
 8003c52:	f003 030f 	and.w	r3, r3, #15
 8003c56:	4a17      	ldr	r2, [pc, #92]	@ (8003cb4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c58:	5cd3      	ldrb	r3, [r2, r3]
 8003c5a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d010      	beq.n	8003c88 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c66:	4b11      	ldr	r3, [pc, #68]	@ (8003cac <HAL_RCC_GetSysClockFreq+0x94>)
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	0c5b      	lsrs	r3, r3, #17
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	4a11      	ldr	r2, [pc, #68]	@ (8003cb8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c72:	5cd3      	ldrb	r3, [r2, r3]
 8003c74:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a0d      	ldr	r2, [pc, #52]	@ (8003cb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c7a:	fb03 f202 	mul.w	r2, r3, r2
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c84:	617b      	str	r3, [r7, #20]
 8003c86:	e004      	b.n	8003c92 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a0c      	ldr	r2, [pc, #48]	@ (8003cbc <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c8c:	fb02 f303 	mul.w	r3, r2, r3
 8003c90:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	613b      	str	r3, [r7, #16]
      break;
 8003c96:	e002      	b.n	8003c9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c98:	4b05      	ldr	r3, [pc, #20]	@ (8003cb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c9a:	613b      	str	r3, [r7, #16]
      break;
 8003c9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c9e:	693b      	ldr	r3, [r7, #16]
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	371c      	adds	r7, #28
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bc80      	pop	{r7}
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	40021000 	.word	0x40021000
 8003cb0:	007a1200 	.word	0x007a1200
 8003cb4:	08007b3c 	.word	0x08007b3c
 8003cb8:	08007b4c 	.word	0x08007b4c
 8003cbc:	003d0900 	.word	0x003d0900

08003cc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cc4:	4b02      	ldr	r3, [pc, #8]	@ (8003cd0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr
 8003cd0:	20000000 	.word	0x20000000

08003cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003cd8:	f7ff fff2 	bl	8003cc0 <HAL_RCC_GetHCLKFreq>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	4b05      	ldr	r3, [pc, #20]	@ (8003cf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	0a1b      	lsrs	r3, r3, #8
 8003ce4:	f003 0307 	and.w	r3, r3, #7
 8003ce8:	4903      	ldr	r1, [pc, #12]	@ (8003cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cea:	5ccb      	ldrb	r3, [r1, r3]
 8003cec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	40021000 	.word	0x40021000
 8003cf8:	08007b34 	.word	0x08007b34

08003cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d00:	f7ff ffde 	bl	8003cc0 <HAL_RCC_GetHCLKFreq>
 8003d04:	4602      	mov	r2, r0
 8003d06:	4b05      	ldr	r3, [pc, #20]	@ (8003d1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	0adb      	lsrs	r3, r3, #11
 8003d0c:	f003 0307 	and.w	r3, r3, #7
 8003d10:	4903      	ldr	r1, [pc, #12]	@ (8003d20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d12:	5ccb      	ldrb	r3, [r1, r3]
 8003d14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	40021000 	.word	0x40021000
 8003d20:	08007b34 	.word	0x08007b34

08003d24 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	220f      	movs	r2, #15
 8003d32:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003d34:	4b11      	ldr	r3, [pc, #68]	@ (8003d7c <HAL_RCC_GetClockConfig+0x58>)
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f003 0203 	and.w	r2, r3, #3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003d40:	4b0e      	ldr	r3, [pc, #56]	@ (8003d7c <HAL_RCC_GetClockConfig+0x58>)
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d7c <HAL_RCC_GetClockConfig+0x58>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003d58:	4b08      	ldr	r3, [pc, #32]	@ (8003d7c <HAL_RCC_GetClockConfig+0x58>)
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	08db      	lsrs	r3, r3, #3
 8003d5e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003d66:	4b06      	ldr	r3, [pc, #24]	@ (8003d80 <HAL_RCC_GetClockConfig+0x5c>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0207 	and.w	r2, r3, #7
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003d72:	bf00      	nop
 8003d74:	370c      	adds	r7, #12
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bc80      	pop	{r7}
 8003d7a:	4770      	bx	lr
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	40022000 	.word	0x40022000

08003d84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b085      	sub	sp, #20
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003db8 <RCC_Delay+0x34>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a0a      	ldr	r2, [pc, #40]	@ (8003dbc <RCC_Delay+0x38>)
 8003d92:	fba2 2303 	umull	r2, r3, r2, r3
 8003d96:	0a5b      	lsrs	r3, r3, #9
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	fb02 f303 	mul.w	r3, r2, r3
 8003d9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003da0:	bf00      	nop
  }
  while (Delay --);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	1e5a      	subs	r2, r3, #1
 8003da6:	60fa      	str	r2, [r7, #12]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1f9      	bne.n	8003da0 <RCC_Delay+0x1c>
}
 8003dac:	bf00      	nop
 8003dae:	bf00      	nop
 8003db0:	3714      	adds	r7, #20
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bc80      	pop	{r7}
 8003db6:	4770      	bx	lr
 8003db8:	20000000 	.word	0x20000000
 8003dbc:	10624dd3 	.word	0x10624dd3

08003dc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e041      	b.n	8003e56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d106      	bne.n	8003dec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 f839 	bl	8003e5e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2202      	movs	r2, #2
 8003df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3304      	adds	r3, #4
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	4610      	mov	r0, r2
 8003e00:	f000 f99c 	bl	800413c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3708      	adds	r7, #8
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}

08003e5e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b083      	sub	sp, #12
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003e66:	bf00      	nop
 8003e68:	370c      	adds	r7, #12
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bc80      	pop	{r7}
 8003e6e:	4770      	bx	lr

08003e70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b085      	sub	sp, #20
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d001      	beq.n	8003e88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e03a      	b.n	8003efe <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	68da      	ldr	r2, [r3, #12]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f042 0201 	orr.w	r2, r2, #1
 8003e9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a18      	ldr	r2, [pc, #96]	@ (8003f08 <HAL_TIM_Base_Start_IT+0x98>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d00e      	beq.n	8003ec8 <HAL_TIM_Base_Start_IT+0x58>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003eb2:	d009      	beq.n	8003ec8 <HAL_TIM_Base_Start_IT+0x58>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a14      	ldr	r2, [pc, #80]	@ (8003f0c <HAL_TIM_Base_Start_IT+0x9c>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d004      	beq.n	8003ec8 <HAL_TIM_Base_Start_IT+0x58>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a13      	ldr	r2, [pc, #76]	@ (8003f10 <HAL_TIM_Base_Start_IT+0xa0>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d111      	bne.n	8003eec <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 0307 	and.w	r3, r3, #7
 8003ed2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2b06      	cmp	r3, #6
 8003ed8:	d010      	beq.n	8003efc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f042 0201 	orr.w	r2, r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eea:	e007      	b.n	8003efc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f042 0201 	orr.w	r2, r2, #1
 8003efa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bc80      	pop	{r7}
 8003f06:	4770      	bx	lr
 8003f08:	40012c00 	.word	0x40012c00
 8003f0c:	40000400 	.word	0x40000400
 8003f10:	40000800 	.word	0x40000800

08003f14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	f003 0302 	and.w	r3, r3, #2
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d020      	beq.n	8003f78 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d01b      	beq.n	8003f78 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f06f 0202 	mvn.w	r2, #2
 8003f48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	699b      	ldr	r3, [r3, #24]
 8003f56:	f003 0303 	and.w	r3, r3, #3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d003      	beq.n	8003f66 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 f8d1 	bl	8004106 <HAL_TIM_IC_CaptureCallback>
 8003f64:	e005      	b.n	8003f72 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 f8c4 	bl	80040f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f000 f8d3 	bl	8004118 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	f003 0304 	and.w	r3, r3, #4
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d020      	beq.n	8003fc4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f003 0304 	and.w	r3, r3, #4
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d01b      	beq.n	8003fc4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f06f 0204 	mvn.w	r2, #4
 8003f94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2202      	movs	r2, #2
 8003f9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d003      	beq.n	8003fb2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f000 f8ab 	bl	8004106 <HAL_TIM_IC_CaptureCallback>
 8003fb0:	e005      	b.n	8003fbe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 f89e 	bl	80040f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	f000 f8ad 	bl	8004118 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	f003 0308 	and.w	r3, r3, #8
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d020      	beq.n	8004010 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f003 0308 	and.w	r3, r3, #8
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d01b      	beq.n	8004010 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f06f 0208 	mvn.w	r2, #8
 8003fe0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2204      	movs	r2, #4
 8003fe6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	f003 0303 	and.w	r3, r3, #3
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d003      	beq.n	8003ffe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f000 f885 	bl	8004106 <HAL_TIM_IC_CaptureCallback>
 8003ffc:	e005      	b.n	800400a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f000 f878 	bl	80040f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f000 f887 	bl	8004118 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	f003 0310 	and.w	r3, r3, #16
 8004016:	2b00      	cmp	r3, #0
 8004018:	d020      	beq.n	800405c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	f003 0310 	and.w	r3, r3, #16
 8004020:	2b00      	cmp	r3, #0
 8004022:	d01b      	beq.n	800405c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f06f 0210 	mvn.w	r2, #16
 800402c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2208      	movs	r2, #8
 8004032:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	69db      	ldr	r3, [r3, #28]
 800403a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 f85f 	bl	8004106 <HAL_TIM_IC_CaptureCallback>
 8004048:	e005      	b.n	8004056 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f000 f852 	bl	80040f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	f000 f861 	bl	8004118 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	f003 0301 	and.w	r3, r3, #1
 8004062:	2b00      	cmp	r3, #0
 8004064:	d00c      	beq.n	8004080 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f003 0301 	and.w	r3, r3, #1
 800406c:	2b00      	cmp	r3, #0
 800406e:	d007      	beq.n	8004080 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f06f 0201 	mvn.w	r2, #1
 8004078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f7fd fbe6 	bl	800184c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00c      	beq.n	80040a4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004090:	2b00      	cmp	r3, #0
 8004092:	d007      	beq.n	80040a4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800409c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 f8c3 	bl	800422a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00c      	beq.n	80040c8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d007      	beq.n	80040c8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80040c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 f831 	bl	800412a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	f003 0320 	and.w	r3, r3, #32
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00c      	beq.n	80040ec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f003 0320 	and.w	r3, r3, #32
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d007      	beq.n	80040ec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f06f 0220 	mvn.w	r2, #32
 80040e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 f896 	bl	8004218 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80040ec:	bf00      	nop
 80040ee:	3710      	adds	r7, #16
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80040fc:	bf00      	nop
 80040fe:	370c      	adds	r7, #12
 8004100:	46bd      	mov	sp, r7
 8004102:	bc80      	pop	{r7}
 8004104:	4770      	bx	lr

08004106 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004106:	b480      	push	{r7}
 8004108:	b083      	sub	sp, #12
 800410a:	af00      	add	r7, sp, #0
 800410c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800410e:	bf00      	nop
 8004110:	370c      	adds	r7, #12
 8004112:	46bd      	mov	sp, r7
 8004114:	bc80      	pop	{r7}
 8004116:	4770      	bx	lr

08004118 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004120:	bf00      	nop
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	bc80      	pop	{r7}
 8004128:	4770      	bx	lr

0800412a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800412a:	b480      	push	{r7}
 800412c:	b083      	sub	sp, #12
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004132:	bf00      	nop
 8004134:	370c      	adds	r7, #12
 8004136:	46bd      	mov	sp, r7
 8004138:	bc80      	pop	{r7}
 800413a:	4770      	bx	lr

0800413c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800413c:	b480      	push	{r7}
 800413e:	b085      	sub	sp, #20
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a2f      	ldr	r2, [pc, #188]	@ (800420c <TIM_Base_SetConfig+0xd0>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d00b      	beq.n	800416c <TIM_Base_SetConfig+0x30>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800415a:	d007      	beq.n	800416c <TIM_Base_SetConfig+0x30>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a2c      	ldr	r2, [pc, #176]	@ (8004210 <TIM_Base_SetConfig+0xd4>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d003      	beq.n	800416c <TIM_Base_SetConfig+0x30>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	4a2b      	ldr	r2, [pc, #172]	@ (8004214 <TIM_Base_SetConfig+0xd8>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d108      	bne.n	800417e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004172:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	4313      	orrs	r3, r2
 800417c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a22      	ldr	r2, [pc, #136]	@ (800420c <TIM_Base_SetConfig+0xd0>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d00b      	beq.n	800419e <TIM_Base_SetConfig+0x62>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800418c:	d007      	beq.n	800419e <TIM_Base_SetConfig+0x62>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a1f      	ldr	r2, [pc, #124]	@ (8004210 <TIM_Base_SetConfig+0xd4>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d003      	beq.n	800419e <TIM_Base_SetConfig+0x62>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a1e      	ldr	r2, [pc, #120]	@ (8004214 <TIM_Base_SetConfig+0xd8>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d108      	bne.n	80041b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	68fa      	ldr	r2, [r7, #12]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	689a      	ldr	r2, [r3, #8]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a0d      	ldr	r2, [pc, #52]	@ (800420c <TIM_Base_SetConfig+0xd0>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d103      	bne.n	80041e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	691a      	ldr	r2, [r3, #16]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d005      	beq.n	8004202 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	f023 0201 	bic.w	r2, r3, #1
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	611a      	str	r2, [r3, #16]
  }
}
 8004202:	bf00      	nop
 8004204:	3714      	adds	r7, #20
 8004206:	46bd      	mov	sp, r7
 8004208:	bc80      	pop	{r7}
 800420a:	4770      	bx	lr
 800420c:	40012c00 	.word	0x40012c00
 8004210:	40000400 	.word	0x40000400
 8004214:	40000800 	.word	0x40000800

08004218 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004220:	bf00      	nop
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	bc80      	pop	{r7}
 8004228:	4770      	bx	lr

0800422a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800422a:	b480      	push	{r7}
 800422c:	b083      	sub	sp, #12
 800422e:	af00      	add	r7, sp, #0
 8004230:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004232:	bf00      	nop
 8004234:	370c      	adds	r7, #12
 8004236:	46bd      	mov	sp, r7
 8004238:	bc80      	pop	{r7}
 800423a:	4770      	bx	lr

0800423c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d101      	bne.n	800424e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e042      	b.n	80042d4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b00      	cmp	r3, #0
 8004258:	d106      	bne.n	8004268 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f7fd fcc6 	bl	8001bf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2224      	movs	r2, #36	@ 0x24
 800426c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	68da      	ldr	r2, [r3, #12]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800427e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f000 f971 	bl	8004568 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	691a      	ldr	r2, [r3, #16]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004294:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	695a      	ldr	r2, [r3, #20]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80042a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68da      	ldr	r2, [r3, #12]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80042b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2220      	movs	r2, #32
 80042c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2220      	movs	r2, #32
 80042c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3708      	adds	r7, #8
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b08a      	sub	sp, #40	@ 0x28
 80042e0:	af02      	add	r7, sp, #8
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	603b      	str	r3, [r7, #0]
 80042e8:	4613      	mov	r3, r2
 80042ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80042ec:	2300      	movs	r3, #0
 80042ee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	2b20      	cmp	r3, #32
 80042fa:	d175      	bne.n	80043e8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d002      	beq.n	8004308 <HAL_UART_Transmit+0x2c>
 8004302:	88fb      	ldrh	r3, [r7, #6]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d101      	bne.n	800430c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e06e      	b.n	80043ea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2200      	movs	r2, #0
 8004310:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2221      	movs	r2, #33	@ 0x21
 8004316:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800431a:	f7fd fd05 	bl	8001d28 <HAL_GetTick>
 800431e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	88fa      	ldrh	r2, [r7, #6]
 8004324:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	88fa      	ldrh	r2, [r7, #6]
 800432a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004334:	d108      	bne.n	8004348 <HAL_UART_Transmit+0x6c>
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d104      	bne.n	8004348 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800433e:	2300      	movs	r3, #0
 8004340:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	61bb      	str	r3, [r7, #24]
 8004346:	e003      	b.n	8004350 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800434c:	2300      	movs	r3, #0
 800434e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004350:	e02e      	b.n	80043b0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	9300      	str	r3, [sp, #0]
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	2200      	movs	r2, #0
 800435a:	2180      	movs	r1, #128	@ 0x80
 800435c:	68f8      	ldr	r0, [r7, #12]
 800435e:	f000 f848 	bl	80043f2 <UART_WaitOnFlagUntilTimeout>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d005      	beq.n	8004374 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2220      	movs	r2, #32
 800436c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e03a      	b.n	80043ea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d10b      	bne.n	8004392 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	881b      	ldrh	r3, [r3, #0]
 800437e:	461a      	mov	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004388:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800438a:	69bb      	ldr	r3, [r7, #24]
 800438c:	3302      	adds	r3, #2
 800438e:	61bb      	str	r3, [r7, #24]
 8004390:	e007      	b.n	80043a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	781a      	ldrb	r2, [r3, #0]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	3301      	adds	r3, #1
 80043a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	3b01      	subs	r3, #1
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1cb      	bne.n	8004352 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	9300      	str	r3, [sp, #0]
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	2200      	movs	r2, #0
 80043c2:	2140      	movs	r1, #64	@ 0x40
 80043c4:	68f8      	ldr	r0, [r7, #12]
 80043c6:	f000 f814 	bl	80043f2 <UART_WaitOnFlagUntilTimeout>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d005      	beq.n	80043dc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2220      	movs	r2, #32
 80043d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e006      	b.n	80043ea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2220      	movs	r2, #32
 80043e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80043e4:	2300      	movs	r3, #0
 80043e6:	e000      	b.n	80043ea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80043e8:	2302      	movs	r3, #2
  }
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3720      	adds	r7, #32
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}

080043f2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80043f2:	b580      	push	{r7, lr}
 80043f4:	b086      	sub	sp, #24
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	60f8      	str	r0, [r7, #12]
 80043fa:	60b9      	str	r1, [r7, #8]
 80043fc:	603b      	str	r3, [r7, #0]
 80043fe:	4613      	mov	r3, r2
 8004400:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004402:	e03b      	b.n	800447c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004404:	6a3b      	ldr	r3, [r7, #32]
 8004406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800440a:	d037      	beq.n	800447c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800440c:	f7fd fc8c 	bl	8001d28 <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	6a3a      	ldr	r2, [r7, #32]
 8004418:	429a      	cmp	r2, r3
 800441a:	d302      	bcc.n	8004422 <UART_WaitOnFlagUntilTimeout+0x30>
 800441c:	6a3b      	ldr	r3, [r7, #32]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e03a      	b.n	800449c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	f003 0304 	and.w	r3, r3, #4
 8004430:	2b00      	cmp	r3, #0
 8004432:	d023      	beq.n	800447c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	2b80      	cmp	r3, #128	@ 0x80
 8004438:	d020      	beq.n	800447c <UART_WaitOnFlagUntilTimeout+0x8a>
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	2b40      	cmp	r3, #64	@ 0x40
 800443e:	d01d      	beq.n	800447c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0308 	and.w	r3, r3, #8
 800444a:	2b08      	cmp	r3, #8
 800444c:	d116      	bne.n	800447c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800444e:	2300      	movs	r3, #0
 8004450:	617b      	str	r3, [r7, #20]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	617b      	str	r3, [r7, #20]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	617b      	str	r3, [r7, #20]
 8004462:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004464:	68f8      	ldr	r0, [r7, #12]
 8004466:	f000 f81d 	bl	80044a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2208      	movs	r2, #8
 800446e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e00f      	b.n	800449c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	4013      	ands	r3, r2
 8004486:	68ba      	ldr	r2, [r7, #8]
 8004488:	429a      	cmp	r2, r3
 800448a:	bf0c      	ite	eq
 800448c:	2301      	moveq	r3, #1
 800448e:	2300      	movne	r3, #0
 8004490:	b2db      	uxtb	r3, r3
 8004492:	461a      	mov	r2, r3
 8004494:	79fb      	ldrb	r3, [r7, #7]
 8004496:	429a      	cmp	r2, r3
 8004498:	d0b4      	beq.n	8004404 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800449a:	2300      	movs	r3, #0
}
 800449c:	4618      	mov	r0, r3
 800449e:	3718      	adds	r7, #24
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b095      	sub	sp, #84	@ 0x54
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	330c      	adds	r3, #12
 80044b2:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044b6:	e853 3f00 	ldrex	r3, [r3]
 80044ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	330c      	adds	r3, #12
 80044ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044cc:	643a      	str	r2, [r7, #64]	@ 0x40
 80044ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044d4:	e841 2300 	strex	r3, r2, [r1]
 80044d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1e5      	bne.n	80044ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	3314      	adds	r3, #20
 80044e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e8:	6a3b      	ldr	r3, [r7, #32]
 80044ea:	e853 3f00 	ldrex	r3, [r3]
 80044ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	f023 0301 	bic.w	r3, r3, #1
 80044f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	3314      	adds	r3, #20
 80044fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004500:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004502:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004504:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004506:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004508:	e841 2300 	strex	r3, r2, [r1]
 800450c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800450e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1e5      	bne.n	80044e0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004518:	2b01      	cmp	r3, #1
 800451a:	d119      	bne.n	8004550 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	330c      	adds	r3, #12
 8004522:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	e853 3f00 	ldrex	r3, [r3]
 800452a:	60bb      	str	r3, [r7, #8]
   return(result);
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	f023 0310 	bic.w	r3, r3, #16
 8004532:	647b      	str	r3, [r7, #68]	@ 0x44
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	330c      	adds	r3, #12
 800453a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800453c:	61ba      	str	r2, [r7, #24]
 800453e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004540:	6979      	ldr	r1, [r7, #20]
 8004542:	69ba      	ldr	r2, [r7, #24]
 8004544:	e841 2300 	strex	r3, r2, [r1]
 8004548:	613b      	str	r3, [r7, #16]
   return(result);
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1e5      	bne.n	800451c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2220      	movs	r2, #32
 8004554:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800455e:	bf00      	nop
 8004560:	3754      	adds	r7, #84	@ 0x54
 8004562:	46bd      	mov	sp, r7
 8004564:	bc80      	pop	{r7}
 8004566:	4770      	bx	lr

08004568 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	68da      	ldr	r2, [r3, #12]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	430a      	orrs	r2, r1
 8004584:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	689a      	ldr	r2, [r3, #8]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	691b      	ldr	r3, [r3, #16]
 800458e:	431a      	orrs	r2, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	695b      	ldr	r3, [r3, #20]
 8004594:	4313      	orrs	r3, r2
 8004596:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80045a2:	f023 030c 	bic.w	r3, r3, #12
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	6812      	ldr	r2, [r2, #0]
 80045aa:	68b9      	ldr	r1, [r7, #8]
 80045ac:	430b      	orrs	r3, r1
 80045ae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	699a      	ldr	r2, [r3, #24]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	430a      	orrs	r2, r1
 80045c4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a2c      	ldr	r2, [pc, #176]	@ (800467c <UART_SetConfig+0x114>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d103      	bne.n	80045d8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80045d0:	f7ff fb94 	bl	8003cfc <HAL_RCC_GetPCLK2Freq>
 80045d4:	60f8      	str	r0, [r7, #12]
 80045d6:	e002      	b.n	80045de <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80045d8:	f7ff fb7c 	bl	8003cd4 <HAL_RCC_GetPCLK1Freq>
 80045dc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045de:	68fa      	ldr	r2, [r7, #12]
 80045e0:	4613      	mov	r3, r2
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	4413      	add	r3, r2
 80045e6:	009a      	lsls	r2, r3, #2
 80045e8:	441a      	add	r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f4:	4a22      	ldr	r2, [pc, #136]	@ (8004680 <UART_SetConfig+0x118>)
 80045f6:	fba2 2303 	umull	r2, r3, r2, r3
 80045fa:	095b      	lsrs	r3, r3, #5
 80045fc:	0119      	lsls	r1, r3, #4
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	4613      	mov	r3, r2
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	4413      	add	r3, r2
 8004606:	009a      	lsls	r2, r3, #2
 8004608:	441a      	add	r2, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	fbb2 f2f3 	udiv	r2, r2, r3
 8004614:	4b1a      	ldr	r3, [pc, #104]	@ (8004680 <UART_SetConfig+0x118>)
 8004616:	fba3 0302 	umull	r0, r3, r3, r2
 800461a:	095b      	lsrs	r3, r3, #5
 800461c:	2064      	movs	r0, #100	@ 0x64
 800461e:	fb00 f303 	mul.w	r3, r0, r3
 8004622:	1ad3      	subs	r3, r2, r3
 8004624:	011b      	lsls	r3, r3, #4
 8004626:	3332      	adds	r3, #50	@ 0x32
 8004628:	4a15      	ldr	r2, [pc, #84]	@ (8004680 <UART_SetConfig+0x118>)
 800462a:	fba2 2303 	umull	r2, r3, r2, r3
 800462e:	095b      	lsrs	r3, r3, #5
 8004630:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004634:	4419      	add	r1, r3
 8004636:	68fa      	ldr	r2, [r7, #12]
 8004638:	4613      	mov	r3, r2
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	4413      	add	r3, r2
 800463e:	009a      	lsls	r2, r3, #2
 8004640:	441a      	add	r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	fbb2 f2f3 	udiv	r2, r2, r3
 800464c:	4b0c      	ldr	r3, [pc, #48]	@ (8004680 <UART_SetConfig+0x118>)
 800464e:	fba3 0302 	umull	r0, r3, r3, r2
 8004652:	095b      	lsrs	r3, r3, #5
 8004654:	2064      	movs	r0, #100	@ 0x64
 8004656:	fb00 f303 	mul.w	r3, r0, r3
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	011b      	lsls	r3, r3, #4
 800465e:	3332      	adds	r3, #50	@ 0x32
 8004660:	4a07      	ldr	r2, [pc, #28]	@ (8004680 <UART_SetConfig+0x118>)
 8004662:	fba2 2303 	umull	r2, r3, r2, r3
 8004666:	095b      	lsrs	r3, r3, #5
 8004668:	f003 020f 	and.w	r2, r3, #15
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	440a      	add	r2, r1
 8004672:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004674:	bf00      	nop
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}
 800467c:	40013800 	.word	0x40013800
 8004680:	51eb851f 	.word	0x51eb851f

08004684 <sht3x_init>:
 * \brief           Initialize SHT3x sensor
 * \param[in]       handle: SHT3x handle
 * \return          \ref SHT3X_OK on success, member of \ref sht3x_result_t otherwise
 */
sht3x_result_t
sht3x_init(sht3x_t* handle) {
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
    if (handle == NULL || handle->i2c_write == NULL || handle->i2c_read == NULL || handle->delay == NULL) {
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00b      	beq.n	80046aa <sht3x_init+0x26>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d007      	beq.n	80046aa <sht3x_init+0x26>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d003      	beq.n	80046aa <sht3x_init+0x26>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <sht3x_init+0x2a>
        return SHT3X_ERR_PARAM;
 80046aa:	2302      	movs	r3, #2
 80046ac:	e017      	b.n	80046de <sht3x_init+0x5a>
    }

    /* Set default values */
    handle->repeatability = SHT3X_REPEATABILITY_HIGH;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	745a      	strb	r2, [r3, #17]
    handle->mode = SHT3X_MODE_SINGLE_SHOT;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	749a      	strb	r2, [r3, #18]
    handle->frequency = SHT3X_FREQUENCY_1_MPS;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2201      	movs	r2, #1
 80046be:	74da      	strb	r2, [r3, #19]
    handle->is_initialized = 0;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	751a      	strb	r2, [r3, #20]

    /* Perform soft reset */
    if (sht3x_reset(handle) != SHT3X_OK) {
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f80d 	bl	80046e6 <sht3x_reset>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <sht3x_init+0x52>
        return SHT3X_ERR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e003      	b.n	80046de <sht3x_init+0x5a>
    }

    handle->is_initialized = 1;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2201      	movs	r2, #1
 80046da:	751a      	strb	r2, [r3, #20]
    return SHT3X_OK;
 80046dc:	2300      	movs	r3, #0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3708      	adds	r7, #8
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}

080046e6 <sht3x_reset>:
 * \brief           Reset SHT3x sensor
 * \param[in]       handle: SHT3x handle
 * \return          \ref SHT3X_OK on success, member of \ref sht3x_result_t otherwise
 */
sht3x_result_t
sht3x_reset(sht3x_t* handle) {
 80046e6:	b580      	push	{r7, lr}
 80046e8:	b084      	sub	sp, #16
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
    sht3x_result_t result;

    if (handle == NULL) {
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d101      	bne.n	80046f8 <sht3x_reset+0x12>
        return SHT3X_ERR_PARAM;
 80046f4:	2302      	movs	r3, #2
 80046f6:	e011      	b.n	800471c <sht3x_reset+0x36>
    }

    result = prv_write_command(handle, SHT3X_CMD_SOFT_RESET);
 80046f8:	f243 01a2 	movw	r1, #12450	@ 0x30a2
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f000 f90a 	bl	8004916 <prv_write_command>
 8004702:	4603      	mov	r3, r0
 8004704:	73fb      	strb	r3, [r7, #15]
    if (result != SHT3X_OK) {
 8004706:	7bfb      	ldrb	r3, [r7, #15]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d001      	beq.n	8004710 <sht3x_reset+0x2a>
        return result;
 800470c:	7bfb      	ldrb	r3, [r7, #15]
 800470e:	e005      	b.n	800471c <sht3x_reset+0x36>
    }

    /* Wait for reset completion */
    handle->delay(handle, SHT3X_RESET_DELAY_MS);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	2101      	movs	r1, #1
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	4798      	blx	r3
    return SHT3X_OK;
 800471a:	2300      	movs	r3, #0
}
 800471c:	4618      	mov	r0, r3
 800471e:	3710      	adds	r7, #16
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <sht3x_set_repeatability>:
 * \param[in]       handle: SHT3x handle
 * \param[in]       repeatability: Measurement repeatability
 * \return          \ref SHT3X_OK on success, member of \ref sht3x_result_t otherwise
 */
sht3x_result_t
sht3x_set_repeatability(sht3x_t* handle, sht3x_repeatability_t repeatability) {
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	460b      	mov	r3, r1
 800472e:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL) {
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d101      	bne.n	800473a <sht3x_set_repeatability+0x16>
        return SHT3X_ERR_PARAM;
 8004736:	2302      	movs	r3, #2
 8004738:	e003      	b.n	8004742 <sht3x_set_repeatability+0x1e>
    }

    handle->repeatability = repeatability;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	78fa      	ldrb	r2, [r7, #3]
 800473e:	745a      	strb	r2, [r3, #17]
    return SHT3X_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	bc80      	pop	{r7}
 800474a:	4770      	bx	lr

0800474c <sht3x_start_single_shot>:
 * \brief           Start single shot measurement
 * \param[in]       handle: SHT3x handle
 * \return          \ref SHT3X_OK on success, member of \ref sht3x_result_t otherwise
 */
sht3x_result_t
sht3x_start_single_shot(sht3x_t* handle) {
 800474c:	b590      	push	{r4, r7, lr}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
    uint16_t cmd;
    sht3x_result_t result;

    if (handle == NULL || !handle->is_initialized) {
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d003      	beq.n	8004762 <sht3x_start_single_shot+0x16>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	7d1b      	ldrb	r3, [r3, #20]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d101      	bne.n	8004766 <sht3x_start_single_shot+0x1a>
        return SHT3X_ERR_PARAM;
 8004762:	2302      	movs	r3, #2
 8004764:	e022      	b.n	80047ac <sht3x_start_single_shot+0x60>
    }

    cmd = prv_get_single_shot_command(handle->repeatability, 0);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	7c5b      	ldrb	r3, [r3, #17]
 800476a:	2100      	movs	r1, #0
 800476c:	4618      	mov	r0, r3
 800476e:	f000 f9bf 	bl	8004af0 <prv_get_single_shot_command>
 8004772:	4603      	mov	r3, r0
 8004774:	81fb      	strh	r3, [r7, #14]
    result = prv_write_command(handle, cmd);
 8004776:	89fb      	ldrh	r3, [r7, #14]
 8004778:	4619      	mov	r1, r3
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f8cb 	bl	8004916 <prv_write_command>
 8004780:	4603      	mov	r3, r0
 8004782:	737b      	strb	r3, [r7, #13]
    if (result != SHT3X_OK) {
 8004784:	7b7b      	ldrb	r3, [r7, #13]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d001      	beq.n	800478e <sht3x_start_single_shot+0x42>
        return result;
 800478a:	7b7b      	ldrb	r3, [r7, #13]
 800478c:	e00e      	b.n	80047ac <sht3x_start_single_shot+0x60>
    }

    handle->mode = SHT3X_MODE_SINGLE_SHOT;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	749a      	strb	r2, [r3, #18]

    /* Wait for measurement completion */
    handle->delay(handle, prv_get_measurement_delay(handle->repeatability));
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	689c      	ldr	r4, [r3, #8]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	7c5b      	ldrb	r3, [r3, #17]
 800479c:	4618      	mov	r0, r3
 800479e:	f000 f9e2 	bl	8004b66 <prv_get_measurement_delay>
 80047a2:	4603      	mov	r3, r0
 80047a4:	4619      	mov	r1, r3
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	47a0      	blx	r4
    return SHT3X_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3714      	adds	r7, #20
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd90      	pop	{r4, r7, pc}

080047b4 <sht3x_read_data>:
 * \param[in]       handle: SHT3x handle
 * \param[out]      data: Pointer to data structure
 * \return          \ref SHT3X_OK on success, member of \ref sht3x_result_t otherwise
 */
sht3x_result_t
sht3x_read_data(sht3x_t* handle, sht3x_data_t* data) {
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b084      	sub	sp, #16
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
    uint8_t raw_data[6];
    sht3x_result_t result;

    if (handle == NULL || data == NULL || !handle->is_initialized) {
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d006      	beq.n	80047d2 <sht3x_read_data+0x1e>
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d003      	beq.n	80047d2 <sht3x_read_data+0x1e>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	7d1b      	ldrb	r3, [r3, #20]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <sht3x_read_data+0x22>
        return SHT3X_ERR_PARAM;
 80047d2:	2302      	movs	r3, #2
 80047d4:	e03d      	b.n	8004852 <sht3x_read_data+0x9e>
    }

    if (handle->mode == SHT3X_MODE_PERIODIC) {
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	7c9b      	ldrb	r3, [r3, #18]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d10b      	bne.n	80047f6 <sht3x_read_data+0x42>
        /* Send fetch data command for periodic mode */
        result = prv_write_command(handle, SHT3X_CMD_FETCH_DATA);
 80047de:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f000 f897 	bl	8004916 <prv_write_command>
 80047e8:	4603      	mov	r3, r0
 80047ea:	73fb      	strb	r3, [r7, #15]
        if (result != SHT3X_OK) {
 80047ec:	7bfb      	ldrb	r3, [r7, #15]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d001      	beq.n	80047f6 <sht3x_read_data+0x42>
            return result;
 80047f2:	7bfb      	ldrb	r3, [r7, #15]
 80047f4:	e02d      	b.n	8004852 <sht3x_read_data+0x9e>
        }
    }

    /* Read 6 bytes of data (temp + humidity + CRCs) */
    result = prv_read_data_raw(handle, raw_data, sizeof(raw_data));
 80047f6:	f107 0308 	add.w	r3, r7, #8
 80047fa:	2206      	movs	r2, #6
 80047fc:	4619      	mov	r1, r3
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 f8a5 	bl	800494e <prv_read_data_raw>
 8004804:	4603      	mov	r3, r0
 8004806:	73fb      	strb	r3, [r7, #15]
    if (result != SHT3X_OK) {
 8004808:	7bfb      	ldrb	r3, [r7, #15]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d001      	beq.n	8004812 <sht3x_read_data+0x5e>
        return result;
 800480e:	7bfb      	ldrb	r3, [r7, #15]
 8004810:	e01f      	b.n	8004852 <sht3x_read_data+0x9e>
    }

    /* Verify CRC for temperature data */
    if (!prv_verify_crc(&raw_data[0], 2, raw_data[2])) {
 8004812:	7aba      	ldrb	r2, [r7, #10]
 8004814:	f107 0308 	add.w	r3, r7, #8
 8004818:	2102      	movs	r1, #2
 800481a:	4618      	mov	r0, r3
 800481c:	f000 f8e1 	bl	80049e2 <prv_verify_crc>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d101      	bne.n	800482a <sht3x_read_data+0x76>
        return SHT3X_ERR_CRC;
 8004826:	2304      	movs	r3, #4
 8004828:	e013      	b.n	8004852 <sht3x_read_data+0x9e>
    }

    /* Verify CRC for humidity data */
    if (!prv_verify_crc(&raw_data[3], 2, raw_data[5])) {
 800482a:	7b7a      	ldrb	r2, [r7, #13]
 800482c:	f107 0308 	add.w	r3, r7, #8
 8004830:	3303      	adds	r3, #3
 8004832:	2102      	movs	r1, #2
 8004834:	4618      	mov	r0, r3
 8004836:	f000 f8d4 	bl	80049e2 <prv_verify_crc>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d101      	bne.n	8004844 <sht3x_read_data+0x90>
        return SHT3X_ERR_CRC;
 8004840:	2304      	movs	r3, #4
 8004842:	e006      	b.n	8004852 <sht3x_read_data+0x9e>
    }

    /* Convert raw data to physical values */
    return prv_convert_raw_data(raw_data, data);
 8004844:	f107 0308 	add.w	r3, r7, #8
 8004848:	6839      	ldr	r1, [r7, #0]
 800484a:	4618      	mov	r0, r3
 800484c:	f000 f8e0 	bl	8004a10 <prv_convert_raw_data>
 8004850:	4603      	mov	r3, r0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3710      	adds	r7, #16
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}

0800485a <sht3x_read_status>:
 * \param[in]       handle: SHT3x handle
 * \param[out]      status: Pointer to status value
 * \return          \ref SHT3X_OK on success, member of \ref sht3x_result_t otherwise
 */
sht3x_result_t
sht3x_read_status(sht3x_t* handle, uint16_t* status) {
 800485a:	b580      	push	{r7, lr}
 800485c:	b084      	sub	sp, #16
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
 8004862:	6039      	str	r1, [r7, #0]
    uint8_t data[3];
    sht3x_result_t result;

    if (handle == NULL || status == NULL || !handle->is_initialized) {
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d006      	beq.n	8004878 <sht3x_read_status+0x1e>
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d003      	beq.n	8004878 <sht3x_read_status+0x1e>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	7d1b      	ldrb	r3, [r3, #20]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d101      	bne.n	800487c <sht3x_read_status+0x22>
        return SHT3X_ERR_PARAM;
 8004878:	2302      	movs	r3, #2
 800487a:	e031      	b.n	80048e0 <sht3x_read_status+0x86>
    }

    result = prv_write_command(handle, SHT3X_CMD_READ_STATUS);
 800487c:	f24f 312d 	movw	r1, #62253	@ 0xf32d
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 f848 	bl	8004916 <prv_write_command>
 8004886:	4603      	mov	r3, r0
 8004888:	73fb      	strb	r3, [r7, #15]
    if (result != SHT3X_OK) {
 800488a:	7bfb      	ldrb	r3, [r7, #15]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d001      	beq.n	8004894 <sht3x_read_status+0x3a>
        return result;
 8004890:	7bfb      	ldrb	r3, [r7, #15]
 8004892:	e025      	b.n	80048e0 <sht3x_read_status+0x86>
    }

    result = prv_read_data_raw(handle, data, sizeof(data));
 8004894:	f107 030c 	add.w	r3, r7, #12
 8004898:	2203      	movs	r2, #3
 800489a:	4619      	mov	r1, r3
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f000 f856 	bl	800494e <prv_read_data_raw>
 80048a2:	4603      	mov	r3, r0
 80048a4:	73fb      	strb	r3, [r7, #15]
    if (result != SHT3X_OK) {
 80048a6:	7bfb      	ldrb	r3, [r7, #15]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d001      	beq.n	80048b0 <sht3x_read_status+0x56>
        return result;
 80048ac:	7bfb      	ldrb	r3, [r7, #15]
 80048ae:	e017      	b.n	80048e0 <sht3x_read_status+0x86>
    }

    /* Verify CRC */
    if (!prv_verify_crc(&data[0], 2, data[2])) {
 80048b0:	7bba      	ldrb	r2, [r7, #14]
 80048b2:	f107 030c 	add.w	r3, r7, #12
 80048b6:	2102      	movs	r1, #2
 80048b8:	4618      	mov	r0, r3
 80048ba:	f000 f892 	bl	80049e2 <prv_verify_crc>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d101      	bne.n	80048c8 <sht3x_read_status+0x6e>
        return SHT3X_ERR_CRC;
 80048c4:	2304      	movs	r3, #4
 80048c6:	e00b      	b.n	80048e0 <sht3x_read_status+0x86>
    }

    *status = ((uint16_t)data[0] << 8) | data[1];
 80048c8:	7b3b      	ldrb	r3, [r7, #12]
 80048ca:	b21b      	sxth	r3, r3
 80048cc:	021b      	lsls	r3, r3, #8
 80048ce:	b21a      	sxth	r2, r3
 80048d0:	7b7b      	ldrb	r3, [r7, #13]
 80048d2:	b21b      	sxth	r3, r3
 80048d4:	4313      	orrs	r3, r2
 80048d6:	b21b      	sxth	r3, r3
 80048d8:	b29a      	uxth	r2, r3
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	801a      	strh	r2, [r3, #0]
    return SHT3X_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3710      	adds	r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <sht3x_clear_status>:
 * \brief           Clear status register
 * \param[in]       handle: SHT3x handle
 * \return          \ref SHT3X_OK on success, member of \ref sht3x_result_t otherwise
 */
sht3x_result_t
sht3x_clear_status(sht3x_t* handle) {
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
    if (handle == NULL || !handle->is_initialized) {
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d003      	beq.n	80048fe <sht3x_clear_status+0x16>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	7d1b      	ldrb	r3, [r3, #20]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d101      	bne.n	8004902 <sht3x_clear_status+0x1a>
        return SHT3X_ERR_PARAM;
 80048fe:	2302      	movs	r3, #2
 8004900:	e005      	b.n	800490e <sht3x_clear_status+0x26>
    }

    return prv_write_command(handle, SHT3X_CMD_CLEAR_STATUS);
 8004902:	f243 0141 	movw	r1, #12353	@ 0x3041
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f000 f805 	bl	8004916 <prv_write_command>
 800490c:	4603      	mov	r3, r0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3708      	adds	r7, #8
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <prv_write_command>:
 * \param[in]       handle: SHT3x handle
 * \param[in]       cmd: Command to write
 * \return          \ref SHT3X_OK on success, member of \ref sht3x_result_t otherwise
 */
static sht3x_result_t
prv_write_command(sht3x_t* handle, uint16_t cmd) {
 8004916:	b590      	push	{r4, r7, lr}
 8004918:	b085      	sub	sp, #20
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
 800491e:	460b      	mov	r3, r1
 8004920:	807b      	strh	r3, [r7, #2]
    uint8_t data[2];

    data[0] = (uint8_t)(cmd >> 8);
 8004922:	887b      	ldrh	r3, [r7, #2]
 8004924:	0a1b      	lsrs	r3, r3, #8
 8004926:	b29b      	uxth	r3, r3
 8004928:	b2db      	uxtb	r3, r3
 800492a:	733b      	strb	r3, [r7, #12]
    data[1] = (uint8_t)(cmd & 0xFF);
 800492c:	887b      	ldrh	r3, [r7, #2]
 800492e:	b2db      	uxtb	r3, r3
 8004930:	737b      	strb	r3, [r7, #13]

    return handle->i2c_write(handle, handle->addr, data, sizeof(data));
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681c      	ldr	r4, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	7c19      	ldrb	r1, [r3, #16]
 800493a:	f107 020c 	add.w	r2, r7, #12
 800493e:	2302      	movs	r3, #2
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	47a0      	blx	r4
 8004944:	4603      	mov	r3, r0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3714      	adds	r7, #20
 800494a:	46bd      	mov	sp, r7
 800494c:	bd90      	pop	{r4, r7, pc}

0800494e <prv_read_data_raw>:
 * \param[out]      data: Buffer to store read data
 * \param[in]       len: Length of data to read
 * \return          \ref SHT3X_OK on success, member of \ref sht3x_result_t otherwise
 */
static sht3x_result_t
prv_read_data_raw(sht3x_t* handle, uint8_t* data, size_t len) {
 800494e:	b590      	push	{r4, r7, lr}
 8004950:	b085      	sub	sp, #20
 8004952:	af00      	add	r7, sp, #0
 8004954:	60f8      	str	r0, [r7, #12]
 8004956:	60b9      	str	r1, [r7, #8]
 8004958:	607a      	str	r2, [r7, #4]
    return handle->i2c_read(handle, handle->addr, data, len);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	685c      	ldr	r4, [r3, #4]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	7c19      	ldrb	r1, [r3, #16]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	68ba      	ldr	r2, [r7, #8]
 8004966:	68f8      	ldr	r0, [r7, #12]
 8004968:	47a0      	blx	r4
 800496a:	4603      	mov	r3, r0
}
 800496c:	4618      	mov	r0, r3
 800496e:	3714      	adds	r7, #20
 8004970:	46bd      	mov	sp, r7
 8004972:	bd90      	pop	{r4, r7, pc}

08004974 <prv_calculate_crc>:
 * \param[in]       data: Data to calculate CRC for
 * \param[in]       len: Length of data
 * \return          CRC8 checksum
 */
static uint8_t
prv_calculate_crc(const uint8_t* data, size_t len) {
 8004974:	b480      	push	{r7}
 8004976:	b087      	sub	sp, #28
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
    uint8_t crc = SHT3X_CRC_INIT;
 800497e:	23ff      	movs	r3, #255	@ 0xff
 8004980:	75fb      	strb	r3, [r7, #23]
    size_t i, j;

    for (i = 0; i < len; ++i) {
 8004982:	2300      	movs	r3, #0
 8004984:	613b      	str	r3, [r7, #16]
 8004986:	e022      	b.n	80049ce <prv_calculate_crc+0x5a>
        crc ^= data[i];
 8004988:	687a      	ldr	r2, [r7, #4]
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	4413      	add	r3, r2
 800498e:	781a      	ldrb	r2, [r3, #0]
 8004990:	7dfb      	ldrb	r3, [r7, #23]
 8004992:	4053      	eors	r3, r2
 8004994:	75fb      	strb	r3, [r7, #23]
        for (j = 0; j < 8; ++j) {
 8004996:	2300      	movs	r3, #0
 8004998:	60fb      	str	r3, [r7, #12]
 800499a:	e012      	b.n	80049c2 <prv_calculate_crc+0x4e>
            if (crc & 0x80) {
 800499c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	da08      	bge.n	80049b6 <prv_calculate_crc+0x42>
                crc = (crc << 1) ^ SHT3X_CRC_POLYNOMIAL;
 80049a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80049a8:	005b      	lsls	r3, r3, #1
 80049aa:	b25b      	sxtb	r3, r3
 80049ac:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 80049b0:	b25b      	sxtb	r3, r3
 80049b2:	75fb      	strb	r3, [r7, #23]
 80049b4:	e002      	b.n	80049bc <prv_calculate_crc+0x48>
            } else {
                crc <<= 1;
 80049b6:	7dfb      	ldrb	r3, [r7, #23]
 80049b8:	005b      	lsls	r3, r3, #1
 80049ba:	75fb      	strb	r3, [r7, #23]
        for (j = 0; j < 8; ++j) {
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	3301      	adds	r3, #1
 80049c0:	60fb      	str	r3, [r7, #12]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2b07      	cmp	r3, #7
 80049c6:	d9e9      	bls.n	800499c <prv_calculate_crc+0x28>
    for (i = 0; i < len; ++i) {
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	3301      	adds	r3, #1
 80049cc:	613b      	str	r3, [r7, #16]
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d3d8      	bcc.n	8004988 <prv_calculate_crc+0x14>
            }
        }
    }
    return crc;
 80049d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80049d8:	4618      	mov	r0, r3
 80049da:	371c      	adds	r7, #28
 80049dc:	46bd      	mov	sp, r7
 80049de:	bc80      	pop	{r7}
 80049e0:	4770      	bx	lr

080049e2 <prv_verify_crc>:
 * \param[in]       len: Length of data
 * \param[in]       crc: Expected CRC value
 * \return          `1` if CRC is valid, `0` otherwise
 */
static uint8_t
prv_verify_crc(const uint8_t* data, size_t len, uint8_t crc) {
 80049e2:	b580      	push	{r7, lr}
 80049e4:	b084      	sub	sp, #16
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	60f8      	str	r0, [r7, #12]
 80049ea:	60b9      	str	r1, [r7, #8]
 80049ec:	4613      	mov	r3, r2
 80049ee:	71fb      	strb	r3, [r7, #7]
    return prv_calculate_crc(data, len) == crc;
 80049f0:	68b9      	ldr	r1, [r7, #8]
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f7ff ffbe 	bl	8004974 <prv_calculate_crc>
 80049f8:	4603      	mov	r3, r0
 80049fa:	461a      	mov	r2, r3
 80049fc:	79fb      	ldrb	r3, [r7, #7]
 80049fe:	4293      	cmp	r3, r2
 8004a00:	bf0c      	ite	eq
 8004a02:	2301      	moveq	r3, #1
 8004a04:	2300      	movne	r3, #0
 8004a06:	b2db      	uxtb	r3, r3
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3710      	adds	r7, #16
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <prv_convert_raw_data>:
 * \param[in]       raw_data: Raw sensor data
 * \param[out]      data: Converted data structure
 * \return          \ref SHT3X_OK on success, member of \ref sht3x_result_t otherwise
 */
static sht3x_result_t
prv_convert_raw_data(const uint8_t* raw_data, sht3x_data_t* data) {
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
    uint16_t temp_raw, hum_raw;

    /* Extract temperature and humidity raw values */
    temp_raw = ((uint16_t)raw_data[0] << 8) | raw_data[1];
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	781b      	ldrb	r3, [r3, #0]
 8004a1e:	b21b      	sxth	r3, r3
 8004a20:	021b      	lsls	r3, r3, #8
 8004a22:	b21a      	sxth	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	3301      	adds	r3, #1
 8004a28:	781b      	ldrb	r3, [r3, #0]
 8004a2a:	b21b      	sxth	r3, r3
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	b21b      	sxth	r3, r3
 8004a30:	81fb      	strh	r3, [r7, #14]
    hum_raw = ((uint16_t)raw_data[3] << 8) | raw_data[4];
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	3303      	adds	r3, #3
 8004a36:	781b      	ldrb	r3, [r3, #0]
 8004a38:	b21b      	sxth	r3, r3
 8004a3a:	021b      	lsls	r3, r3, #8
 8004a3c:	b21a      	sxth	r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	3304      	adds	r3, #4
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	b21b      	sxth	r3, r3
 8004a46:	4313      	orrs	r3, r2
 8004a48:	b21b      	sxth	r3, r3
 8004a4a:	81bb      	strh	r3, [r7, #12]

    /* Convert to physical values according to datasheet formulas */
    data->temperature = -45.0f + 175.0f * ((float)temp_raw / 65535.0f);
 8004a4c:	89fb      	ldrh	r3, [r7, #14]
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f7fc f8d0 	bl	8000bf4 <__aeabi_ui2f>
 8004a54:	4603      	mov	r3, r0
 8004a56:	4922      	ldr	r1, [pc, #136]	@ (8004ae0 <prv_convert_raw_data+0xd0>)
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f7fc f9d7 	bl	8000e0c <__aeabi_fdiv>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	4920      	ldr	r1, [pc, #128]	@ (8004ae4 <prv_convert_raw_data+0xd4>)
 8004a62:	4618      	mov	r0, r3
 8004a64:	f7fc f91e 	bl	8000ca4 <__aeabi_fmul>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	491f      	ldr	r1, [pc, #124]	@ (8004ae8 <prv_convert_raw_data+0xd8>)
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f7fc f80f 	bl	8000a90 <__aeabi_fsub>
 8004a72:	4603      	mov	r3, r0
 8004a74:	461a      	mov	r2, r3
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	601a      	str	r2, [r3, #0]
    data->humidity = 100.0f * ((float)hum_raw / 65535.0f);
 8004a7a:	89bb      	ldrh	r3, [r7, #12]
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f7fc f8b9 	bl	8000bf4 <__aeabi_ui2f>
 8004a82:	4603      	mov	r3, r0
 8004a84:	4916      	ldr	r1, [pc, #88]	@ (8004ae0 <prv_convert_raw_data+0xd0>)
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7fc f9c0 	bl	8000e0c <__aeabi_fdiv>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	4917      	ldr	r1, [pc, #92]	@ (8004aec <prv_convert_raw_data+0xdc>)
 8004a90:	4618      	mov	r0, r3
 8004a92:	f7fc f907 	bl	8000ca4 <__aeabi_fmul>
 8004a96:	4603      	mov	r3, r0
 8004a98:	461a      	mov	r2, r3
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	605a      	str	r2, [r3, #4]

    /* Clamp humidity to valid range */
    if (data->humidity > 100.0f) {
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	4912      	ldr	r1, [pc, #72]	@ (8004aec <prv_convert_raw_data+0xdc>)
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7fc fab9 	bl	800101c <__aeabi_fcmpgt>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d003      	beq.n	8004ab8 <prv_convert_raw_data+0xa8>
        data->humidity = 100.0f;
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	4a0e      	ldr	r2, [pc, #56]	@ (8004aec <prv_convert_raw_data+0xdc>)
 8004ab4:	605a      	str	r2, [r3, #4]
 8004ab6:	e00d      	b.n	8004ad4 <prv_convert_raw_data+0xc4>
    } else if (data->humidity < 0.0f) {
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	f04f 0100 	mov.w	r1, #0
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f7fc fa8d 	bl	8000fe0 <__aeabi_fcmplt>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d003      	beq.n	8004ad4 <prv_convert_raw_data+0xc4>
        data->humidity = 0.0f;
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	f04f 0200 	mov.w	r2, #0
 8004ad2:	605a      	str	r2, [r3, #4]
    }

    return SHT3X_OK;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3710      	adds	r7, #16
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	477fff00 	.word	0x477fff00
 8004ae4:	432f0000 	.word	0x432f0000
 8004ae8:	42340000 	.word	0x42340000
 8004aec:	42c80000 	.word	0x42c80000

08004af0 <prv_get_single_shot_command>:
 * \param[in]       repeatability: Measurement repeatability
 * \param[in]       clock_stretching: Clock stretching enabled flag
 * \return          Command value
 */
static uint16_t
prv_get_single_shot_command(sht3x_repeatability_t repeatability, uint8_t clock_stretching) {
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	4603      	mov	r3, r0
 8004af8:	460a      	mov	r2, r1
 8004afa:	71fb      	strb	r3, [r7, #7]
 8004afc:	4613      	mov	r3, r2
 8004afe:	71bb      	strb	r3, [r7, #6]
    if (clock_stretching) {
 8004b00:	79bb      	ldrb	r3, [r7, #6]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d015      	beq.n	8004b32 <prv_get_single_shot_command+0x42>
        switch (repeatability) {
 8004b06:	79fb      	ldrb	r3, [r7, #7]
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d00c      	beq.n	8004b26 <prv_get_single_shot_command+0x36>
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	dc0d      	bgt.n	8004b2c <prv_get_single_shot_command+0x3c>
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d002      	beq.n	8004b1a <prv_get_single_shot_command+0x2a>
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d003      	beq.n	8004b20 <prv_get_single_shot_command+0x30>
 8004b18:	e008      	b.n	8004b2c <prv_get_single_shot_command+0x3c>
            case SHT3X_REPEATABILITY_HIGH:
                return SHT3X_CMD_SINGLE_SHOT_HIGH_REP_CS_EN;
 8004b1a:	f642 4306 	movw	r3, #11270	@ 0x2c06
 8004b1e:	e01d      	b.n	8004b5c <prv_get_single_shot_command+0x6c>
            case SHT3X_REPEATABILITY_MEDIUM:
                return SHT3X_CMD_SINGLE_SHOT_MED_REP_CS_EN;
 8004b20:	f642 430d 	movw	r3, #11277	@ 0x2c0d
 8004b24:	e01a      	b.n	8004b5c <prv_get_single_shot_command+0x6c>
            case SHT3X_REPEATABILITY_LOW:
                return SHT3X_CMD_SINGLE_SHOT_LOW_REP_CS_EN;
 8004b26:	f642 4310 	movw	r3, #11280	@ 0x2c10
 8004b2a:	e017      	b.n	8004b5c <prv_get_single_shot_command+0x6c>
            default:
                return SHT3X_CMD_SINGLE_SHOT_HIGH_REP_CS_EN;
 8004b2c:	f642 4306 	movw	r3, #11270	@ 0x2c06
 8004b30:	e014      	b.n	8004b5c <prv_get_single_shot_command+0x6c>
        }
    } else {
        switch (repeatability) {
 8004b32:	79fb      	ldrb	r3, [r7, #7]
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d00c      	beq.n	8004b52 <prv_get_single_shot_command+0x62>
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	dc0d      	bgt.n	8004b58 <prv_get_single_shot_command+0x68>
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d002      	beq.n	8004b46 <prv_get_single_shot_command+0x56>
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d003      	beq.n	8004b4c <prv_get_single_shot_command+0x5c>
 8004b44:	e008      	b.n	8004b58 <prv_get_single_shot_command+0x68>
            case SHT3X_REPEATABILITY_HIGH:
                return SHT3X_CMD_SINGLE_SHOT_HIGH_REP_CS_DIS;
 8004b46:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8004b4a:	e007      	b.n	8004b5c <prv_get_single_shot_command+0x6c>
            case SHT3X_REPEATABILITY_MEDIUM:
                return SHT3X_CMD_SINGLE_SHOT_MED_REP_CS_DIS;
 8004b4c:	f242 430b 	movw	r3, #9227	@ 0x240b
 8004b50:	e004      	b.n	8004b5c <prv_get_single_shot_command+0x6c>
            case SHT3X_REPEATABILITY_LOW:
                return SHT3X_CMD_SINGLE_SHOT_LOW_REP_CS_DIS;
 8004b52:	f242 4316 	movw	r3, #9238	@ 0x2416
 8004b56:	e001      	b.n	8004b5c <prv_get_single_shot_command+0x6c>
            default:
                return SHT3X_CMD_SINGLE_SHOT_HIGH_REP_CS_DIS;
 8004b58:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
        }
    }
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bc80      	pop	{r7}
 8004b64:	4770      	bx	lr

08004b66 <prv_get_measurement_delay>:
 * \brief           Get measurement delay based on repeatability
 * \param[in]       repeatability: Measurement repeatability
 * \return          Delay in milliseconds
 */
static uint32_t
prv_get_measurement_delay(sht3x_repeatability_t repeatability) {
 8004b66:	b480      	push	{r7}
 8004b68:	b083      	sub	sp, #12
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	71fb      	strb	r3, [r7, #7]
    switch (repeatability) {
 8004b70:	79fb      	ldrb	r3, [r7, #7]
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d00a      	beq.n	8004b8c <prv_get_measurement_delay+0x26>
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	dc0a      	bgt.n	8004b90 <prv_get_measurement_delay+0x2a>
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d002      	beq.n	8004b84 <prv_get_measurement_delay+0x1e>
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d002      	beq.n	8004b88 <prv_get_measurement_delay+0x22>
 8004b82:	e005      	b.n	8004b90 <prv_get_measurement_delay+0x2a>
        case SHT3X_REPEATABILITY_HIGH:
            return SHT3X_MEASUREMENT_DELAY_HIGH_MS;
 8004b84:	230f      	movs	r3, #15
 8004b86:	e004      	b.n	8004b92 <prv_get_measurement_delay+0x2c>
        case SHT3X_REPEATABILITY_MEDIUM:
            return SHT3X_MEASUREMENT_DELAY_MED_MS;
 8004b88:	2306      	movs	r3, #6
 8004b8a:	e002      	b.n	8004b92 <prv_get_measurement_delay+0x2c>
        case SHT3X_REPEATABILITY_LOW:
            return SHT3X_MEASUREMENT_DELAY_LOW_MS;
 8004b8c:	2304      	movs	r3, #4
 8004b8e:	e000      	b.n	8004b92 <prv_get_measurement_delay+0x2c>
        default:
            return SHT3X_MEASUREMENT_DELAY_HIGH_MS;
 8004b90:	230f      	movs	r3, #15
    }
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr

08004b9c <__cvt>:
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ba2:	461d      	mov	r5, r3
 8004ba4:	bfbb      	ittet	lt
 8004ba6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004baa:	461d      	movlt	r5, r3
 8004bac:	2300      	movge	r3, #0
 8004bae:	232d      	movlt	r3, #45	@ 0x2d
 8004bb0:	b088      	sub	sp, #32
 8004bb2:	4614      	mov	r4, r2
 8004bb4:	bfb8      	it	lt
 8004bb6:	4614      	movlt	r4, r2
 8004bb8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004bba:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004bbc:	7013      	strb	r3, [r2, #0]
 8004bbe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004bc0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004bc4:	f023 0820 	bic.w	r8, r3, #32
 8004bc8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004bcc:	d005      	beq.n	8004bda <__cvt+0x3e>
 8004bce:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004bd2:	d100      	bne.n	8004bd6 <__cvt+0x3a>
 8004bd4:	3601      	adds	r6, #1
 8004bd6:	2302      	movs	r3, #2
 8004bd8:	e000      	b.n	8004bdc <__cvt+0x40>
 8004bda:	2303      	movs	r3, #3
 8004bdc:	aa07      	add	r2, sp, #28
 8004bde:	9204      	str	r2, [sp, #16]
 8004be0:	aa06      	add	r2, sp, #24
 8004be2:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004be6:	e9cd 3600 	strd	r3, r6, [sp]
 8004bea:	4622      	mov	r2, r4
 8004bec:	462b      	mov	r3, r5
 8004bee:	f000 ff57 	bl	8005aa0 <_dtoa_r>
 8004bf2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004bf6:	4607      	mov	r7, r0
 8004bf8:	d119      	bne.n	8004c2e <__cvt+0x92>
 8004bfa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004bfc:	07db      	lsls	r3, r3, #31
 8004bfe:	d50e      	bpl.n	8004c1e <__cvt+0x82>
 8004c00:	eb00 0906 	add.w	r9, r0, r6
 8004c04:	2200      	movs	r2, #0
 8004c06:	2300      	movs	r3, #0
 8004c08:	4620      	mov	r0, r4
 8004c0a:	4629      	mov	r1, r5
 8004c0c:	f7fb fecc 	bl	80009a8 <__aeabi_dcmpeq>
 8004c10:	b108      	cbz	r0, 8004c16 <__cvt+0x7a>
 8004c12:	f8cd 901c 	str.w	r9, [sp, #28]
 8004c16:	2230      	movs	r2, #48	@ 0x30
 8004c18:	9b07      	ldr	r3, [sp, #28]
 8004c1a:	454b      	cmp	r3, r9
 8004c1c:	d31e      	bcc.n	8004c5c <__cvt+0xc0>
 8004c1e:	4638      	mov	r0, r7
 8004c20:	9b07      	ldr	r3, [sp, #28]
 8004c22:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004c24:	1bdb      	subs	r3, r3, r7
 8004c26:	6013      	str	r3, [r2, #0]
 8004c28:	b008      	add	sp, #32
 8004c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c2e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004c32:	eb00 0906 	add.w	r9, r0, r6
 8004c36:	d1e5      	bne.n	8004c04 <__cvt+0x68>
 8004c38:	7803      	ldrb	r3, [r0, #0]
 8004c3a:	2b30      	cmp	r3, #48	@ 0x30
 8004c3c:	d10a      	bne.n	8004c54 <__cvt+0xb8>
 8004c3e:	2200      	movs	r2, #0
 8004c40:	2300      	movs	r3, #0
 8004c42:	4620      	mov	r0, r4
 8004c44:	4629      	mov	r1, r5
 8004c46:	f7fb feaf 	bl	80009a8 <__aeabi_dcmpeq>
 8004c4a:	b918      	cbnz	r0, 8004c54 <__cvt+0xb8>
 8004c4c:	f1c6 0601 	rsb	r6, r6, #1
 8004c50:	f8ca 6000 	str.w	r6, [sl]
 8004c54:	f8da 3000 	ldr.w	r3, [sl]
 8004c58:	4499      	add	r9, r3
 8004c5a:	e7d3      	b.n	8004c04 <__cvt+0x68>
 8004c5c:	1c59      	adds	r1, r3, #1
 8004c5e:	9107      	str	r1, [sp, #28]
 8004c60:	701a      	strb	r2, [r3, #0]
 8004c62:	e7d9      	b.n	8004c18 <__cvt+0x7c>

08004c64 <__exponent>:
 8004c64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c66:	2900      	cmp	r1, #0
 8004c68:	bfb6      	itet	lt
 8004c6a:	232d      	movlt	r3, #45	@ 0x2d
 8004c6c:	232b      	movge	r3, #43	@ 0x2b
 8004c6e:	4249      	neglt	r1, r1
 8004c70:	2909      	cmp	r1, #9
 8004c72:	7002      	strb	r2, [r0, #0]
 8004c74:	7043      	strb	r3, [r0, #1]
 8004c76:	dd29      	ble.n	8004ccc <__exponent+0x68>
 8004c78:	f10d 0307 	add.w	r3, sp, #7
 8004c7c:	461d      	mov	r5, r3
 8004c7e:	270a      	movs	r7, #10
 8004c80:	fbb1 f6f7 	udiv	r6, r1, r7
 8004c84:	461a      	mov	r2, r3
 8004c86:	fb07 1416 	mls	r4, r7, r6, r1
 8004c8a:	3430      	adds	r4, #48	@ 0x30
 8004c8c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004c90:	460c      	mov	r4, r1
 8004c92:	2c63      	cmp	r4, #99	@ 0x63
 8004c94:	4631      	mov	r1, r6
 8004c96:	f103 33ff 	add.w	r3, r3, #4294967295
 8004c9a:	dcf1      	bgt.n	8004c80 <__exponent+0x1c>
 8004c9c:	3130      	adds	r1, #48	@ 0x30
 8004c9e:	1e94      	subs	r4, r2, #2
 8004ca0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004ca4:	4623      	mov	r3, r4
 8004ca6:	1c41      	adds	r1, r0, #1
 8004ca8:	42ab      	cmp	r3, r5
 8004caa:	d30a      	bcc.n	8004cc2 <__exponent+0x5e>
 8004cac:	f10d 0309 	add.w	r3, sp, #9
 8004cb0:	1a9b      	subs	r3, r3, r2
 8004cb2:	42ac      	cmp	r4, r5
 8004cb4:	bf88      	it	hi
 8004cb6:	2300      	movhi	r3, #0
 8004cb8:	3302      	adds	r3, #2
 8004cba:	4403      	add	r3, r0
 8004cbc:	1a18      	subs	r0, r3, r0
 8004cbe:	b003      	add	sp, #12
 8004cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cc2:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004cc6:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004cca:	e7ed      	b.n	8004ca8 <__exponent+0x44>
 8004ccc:	2330      	movs	r3, #48	@ 0x30
 8004cce:	3130      	adds	r1, #48	@ 0x30
 8004cd0:	7083      	strb	r3, [r0, #2]
 8004cd2:	70c1      	strb	r1, [r0, #3]
 8004cd4:	1d03      	adds	r3, r0, #4
 8004cd6:	e7f1      	b.n	8004cbc <__exponent+0x58>

08004cd8 <_printf_float>:
 8004cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cdc:	b091      	sub	sp, #68	@ 0x44
 8004cde:	460c      	mov	r4, r1
 8004ce0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004ce4:	4616      	mov	r6, r2
 8004ce6:	461f      	mov	r7, r3
 8004ce8:	4605      	mov	r5, r0
 8004cea:	f000 fdcb 	bl	8005884 <_localeconv_r>
 8004cee:	6803      	ldr	r3, [r0, #0]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	9308      	str	r3, [sp, #32]
 8004cf4:	f7fb fa2c 	bl	8000150 <strlen>
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	930e      	str	r3, [sp, #56]	@ 0x38
 8004cfc:	f8d8 3000 	ldr.w	r3, [r8]
 8004d00:	9009      	str	r0, [sp, #36]	@ 0x24
 8004d02:	3307      	adds	r3, #7
 8004d04:	f023 0307 	bic.w	r3, r3, #7
 8004d08:	f103 0208 	add.w	r2, r3, #8
 8004d0c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004d10:	f8d4 b000 	ldr.w	fp, [r4]
 8004d14:	f8c8 2000 	str.w	r2, [r8]
 8004d18:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004d1c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004d20:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d22:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004d26:	f04f 32ff 	mov.w	r2, #4294967295
 8004d2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004d2e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004d32:	4b9c      	ldr	r3, [pc, #624]	@ (8004fa4 <_printf_float+0x2cc>)
 8004d34:	f7fb fe6a 	bl	8000a0c <__aeabi_dcmpun>
 8004d38:	bb70      	cbnz	r0, 8004d98 <_printf_float+0xc0>
 8004d3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004d3e:	f04f 32ff 	mov.w	r2, #4294967295
 8004d42:	4b98      	ldr	r3, [pc, #608]	@ (8004fa4 <_printf_float+0x2cc>)
 8004d44:	f7fb fe44 	bl	80009d0 <__aeabi_dcmple>
 8004d48:	bb30      	cbnz	r0, 8004d98 <_printf_float+0xc0>
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	4640      	mov	r0, r8
 8004d50:	4649      	mov	r1, r9
 8004d52:	f7fb fe33 	bl	80009bc <__aeabi_dcmplt>
 8004d56:	b110      	cbz	r0, 8004d5e <_printf_float+0x86>
 8004d58:	232d      	movs	r3, #45	@ 0x2d
 8004d5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d5e:	4a92      	ldr	r2, [pc, #584]	@ (8004fa8 <_printf_float+0x2d0>)
 8004d60:	4b92      	ldr	r3, [pc, #584]	@ (8004fac <_printf_float+0x2d4>)
 8004d62:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004d66:	bf8c      	ite	hi
 8004d68:	4690      	movhi	r8, r2
 8004d6a:	4698      	movls	r8, r3
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	f04f 0900 	mov.w	r9, #0
 8004d72:	6123      	str	r3, [r4, #16]
 8004d74:	f02b 0304 	bic.w	r3, fp, #4
 8004d78:	6023      	str	r3, [r4, #0]
 8004d7a:	4633      	mov	r3, r6
 8004d7c:	4621      	mov	r1, r4
 8004d7e:	4628      	mov	r0, r5
 8004d80:	9700      	str	r7, [sp, #0]
 8004d82:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004d84:	f000 f9d4 	bl	8005130 <_printf_common>
 8004d88:	3001      	adds	r0, #1
 8004d8a:	f040 8090 	bne.w	8004eae <_printf_float+0x1d6>
 8004d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8004d92:	b011      	add	sp, #68	@ 0x44
 8004d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d98:	4642      	mov	r2, r8
 8004d9a:	464b      	mov	r3, r9
 8004d9c:	4640      	mov	r0, r8
 8004d9e:	4649      	mov	r1, r9
 8004da0:	f7fb fe34 	bl	8000a0c <__aeabi_dcmpun>
 8004da4:	b148      	cbz	r0, 8004dba <_printf_float+0xe2>
 8004da6:	464b      	mov	r3, r9
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	bfb8      	it	lt
 8004dac:	232d      	movlt	r3, #45	@ 0x2d
 8004dae:	4a80      	ldr	r2, [pc, #512]	@ (8004fb0 <_printf_float+0x2d8>)
 8004db0:	bfb8      	it	lt
 8004db2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004db6:	4b7f      	ldr	r3, [pc, #508]	@ (8004fb4 <_printf_float+0x2dc>)
 8004db8:	e7d3      	b.n	8004d62 <_printf_float+0x8a>
 8004dba:	6863      	ldr	r3, [r4, #4]
 8004dbc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004dc0:	1c5a      	adds	r2, r3, #1
 8004dc2:	d13f      	bne.n	8004e44 <_printf_float+0x16c>
 8004dc4:	2306      	movs	r3, #6
 8004dc6:	6063      	str	r3, [r4, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004dce:	6023      	str	r3, [r4, #0]
 8004dd0:	9206      	str	r2, [sp, #24]
 8004dd2:	aa0e      	add	r2, sp, #56	@ 0x38
 8004dd4:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004dd8:	aa0d      	add	r2, sp, #52	@ 0x34
 8004dda:	9203      	str	r2, [sp, #12]
 8004ddc:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004de0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004de4:	6863      	ldr	r3, [r4, #4]
 8004de6:	4642      	mov	r2, r8
 8004de8:	9300      	str	r3, [sp, #0]
 8004dea:	4628      	mov	r0, r5
 8004dec:	464b      	mov	r3, r9
 8004dee:	910a      	str	r1, [sp, #40]	@ 0x28
 8004df0:	f7ff fed4 	bl	8004b9c <__cvt>
 8004df4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004df6:	4680      	mov	r8, r0
 8004df8:	2947      	cmp	r1, #71	@ 0x47
 8004dfa:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004dfc:	d128      	bne.n	8004e50 <_printf_float+0x178>
 8004dfe:	1cc8      	adds	r0, r1, #3
 8004e00:	db02      	blt.n	8004e08 <_printf_float+0x130>
 8004e02:	6863      	ldr	r3, [r4, #4]
 8004e04:	4299      	cmp	r1, r3
 8004e06:	dd40      	ble.n	8004e8a <_printf_float+0x1b2>
 8004e08:	f1aa 0a02 	sub.w	sl, sl, #2
 8004e0c:	fa5f fa8a 	uxtb.w	sl, sl
 8004e10:	4652      	mov	r2, sl
 8004e12:	3901      	subs	r1, #1
 8004e14:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004e18:	910d      	str	r1, [sp, #52]	@ 0x34
 8004e1a:	f7ff ff23 	bl	8004c64 <__exponent>
 8004e1e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004e20:	4681      	mov	r9, r0
 8004e22:	1813      	adds	r3, r2, r0
 8004e24:	2a01      	cmp	r2, #1
 8004e26:	6123      	str	r3, [r4, #16]
 8004e28:	dc02      	bgt.n	8004e30 <_printf_float+0x158>
 8004e2a:	6822      	ldr	r2, [r4, #0]
 8004e2c:	07d2      	lsls	r2, r2, #31
 8004e2e:	d501      	bpl.n	8004e34 <_printf_float+0x15c>
 8004e30:	3301      	adds	r3, #1
 8004e32:	6123      	str	r3, [r4, #16]
 8004e34:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d09e      	beq.n	8004d7a <_printf_float+0xa2>
 8004e3c:	232d      	movs	r3, #45	@ 0x2d
 8004e3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e42:	e79a      	b.n	8004d7a <_printf_float+0xa2>
 8004e44:	2947      	cmp	r1, #71	@ 0x47
 8004e46:	d1bf      	bne.n	8004dc8 <_printf_float+0xf0>
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d1bd      	bne.n	8004dc8 <_printf_float+0xf0>
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e7ba      	b.n	8004dc6 <_printf_float+0xee>
 8004e50:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004e54:	d9dc      	bls.n	8004e10 <_printf_float+0x138>
 8004e56:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004e5a:	d118      	bne.n	8004e8e <_printf_float+0x1b6>
 8004e5c:	2900      	cmp	r1, #0
 8004e5e:	6863      	ldr	r3, [r4, #4]
 8004e60:	dd0b      	ble.n	8004e7a <_printf_float+0x1a2>
 8004e62:	6121      	str	r1, [r4, #16]
 8004e64:	b913      	cbnz	r3, 8004e6c <_printf_float+0x194>
 8004e66:	6822      	ldr	r2, [r4, #0]
 8004e68:	07d0      	lsls	r0, r2, #31
 8004e6a:	d502      	bpl.n	8004e72 <_printf_float+0x19a>
 8004e6c:	3301      	adds	r3, #1
 8004e6e:	440b      	add	r3, r1
 8004e70:	6123      	str	r3, [r4, #16]
 8004e72:	f04f 0900 	mov.w	r9, #0
 8004e76:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004e78:	e7dc      	b.n	8004e34 <_printf_float+0x15c>
 8004e7a:	b913      	cbnz	r3, 8004e82 <_printf_float+0x1aa>
 8004e7c:	6822      	ldr	r2, [r4, #0]
 8004e7e:	07d2      	lsls	r2, r2, #31
 8004e80:	d501      	bpl.n	8004e86 <_printf_float+0x1ae>
 8004e82:	3302      	adds	r3, #2
 8004e84:	e7f4      	b.n	8004e70 <_printf_float+0x198>
 8004e86:	2301      	movs	r3, #1
 8004e88:	e7f2      	b.n	8004e70 <_printf_float+0x198>
 8004e8a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004e8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004e90:	4299      	cmp	r1, r3
 8004e92:	db05      	blt.n	8004ea0 <_printf_float+0x1c8>
 8004e94:	6823      	ldr	r3, [r4, #0]
 8004e96:	6121      	str	r1, [r4, #16]
 8004e98:	07d8      	lsls	r0, r3, #31
 8004e9a:	d5ea      	bpl.n	8004e72 <_printf_float+0x19a>
 8004e9c:	1c4b      	adds	r3, r1, #1
 8004e9e:	e7e7      	b.n	8004e70 <_printf_float+0x198>
 8004ea0:	2900      	cmp	r1, #0
 8004ea2:	bfcc      	ite	gt
 8004ea4:	2201      	movgt	r2, #1
 8004ea6:	f1c1 0202 	rsble	r2, r1, #2
 8004eaa:	4413      	add	r3, r2
 8004eac:	e7e0      	b.n	8004e70 <_printf_float+0x198>
 8004eae:	6823      	ldr	r3, [r4, #0]
 8004eb0:	055a      	lsls	r2, r3, #21
 8004eb2:	d407      	bmi.n	8004ec4 <_printf_float+0x1ec>
 8004eb4:	6923      	ldr	r3, [r4, #16]
 8004eb6:	4642      	mov	r2, r8
 8004eb8:	4631      	mov	r1, r6
 8004eba:	4628      	mov	r0, r5
 8004ebc:	47b8      	blx	r7
 8004ebe:	3001      	adds	r0, #1
 8004ec0:	d12b      	bne.n	8004f1a <_printf_float+0x242>
 8004ec2:	e764      	b.n	8004d8e <_printf_float+0xb6>
 8004ec4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004ec8:	f240 80dc 	bls.w	8005084 <_printf_float+0x3ac>
 8004ecc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	f7fb fd68 	bl	80009a8 <__aeabi_dcmpeq>
 8004ed8:	2800      	cmp	r0, #0
 8004eda:	d033      	beq.n	8004f44 <_printf_float+0x26c>
 8004edc:	2301      	movs	r3, #1
 8004ede:	4631      	mov	r1, r6
 8004ee0:	4628      	mov	r0, r5
 8004ee2:	4a35      	ldr	r2, [pc, #212]	@ (8004fb8 <_printf_float+0x2e0>)
 8004ee4:	47b8      	blx	r7
 8004ee6:	3001      	adds	r0, #1
 8004ee8:	f43f af51 	beq.w	8004d8e <_printf_float+0xb6>
 8004eec:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004ef0:	4543      	cmp	r3, r8
 8004ef2:	db02      	blt.n	8004efa <_printf_float+0x222>
 8004ef4:	6823      	ldr	r3, [r4, #0]
 8004ef6:	07d8      	lsls	r0, r3, #31
 8004ef8:	d50f      	bpl.n	8004f1a <_printf_float+0x242>
 8004efa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004efe:	4631      	mov	r1, r6
 8004f00:	4628      	mov	r0, r5
 8004f02:	47b8      	blx	r7
 8004f04:	3001      	adds	r0, #1
 8004f06:	f43f af42 	beq.w	8004d8e <_printf_float+0xb6>
 8004f0a:	f04f 0900 	mov.w	r9, #0
 8004f0e:	f108 38ff 	add.w	r8, r8, #4294967295
 8004f12:	f104 0a1a 	add.w	sl, r4, #26
 8004f16:	45c8      	cmp	r8, r9
 8004f18:	dc09      	bgt.n	8004f2e <_printf_float+0x256>
 8004f1a:	6823      	ldr	r3, [r4, #0]
 8004f1c:	079b      	lsls	r3, r3, #30
 8004f1e:	f100 8102 	bmi.w	8005126 <_printf_float+0x44e>
 8004f22:	68e0      	ldr	r0, [r4, #12]
 8004f24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f26:	4298      	cmp	r0, r3
 8004f28:	bfb8      	it	lt
 8004f2a:	4618      	movlt	r0, r3
 8004f2c:	e731      	b.n	8004d92 <_printf_float+0xba>
 8004f2e:	2301      	movs	r3, #1
 8004f30:	4652      	mov	r2, sl
 8004f32:	4631      	mov	r1, r6
 8004f34:	4628      	mov	r0, r5
 8004f36:	47b8      	blx	r7
 8004f38:	3001      	adds	r0, #1
 8004f3a:	f43f af28 	beq.w	8004d8e <_printf_float+0xb6>
 8004f3e:	f109 0901 	add.w	r9, r9, #1
 8004f42:	e7e8      	b.n	8004f16 <_printf_float+0x23e>
 8004f44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	dc38      	bgt.n	8004fbc <_printf_float+0x2e4>
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	4631      	mov	r1, r6
 8004f4e:	4628      	mov	r0, r5
 8004f50:	4a19      	ldr	r2, [pc, #100]	@ (8004fb8 <_printf_float+0x2e0>)
 8004f52:	47b8      	blx	r7
 8004f54:	3001      	adds	r0, #1
 8004f56:	f43f af1a 	beq.w	8004d8e <_printf_float+0xb6>
 8004f5a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004f5e:	ea59 0303 	orrs.w	r3, r9, r3
 8004f62:	d102      	bne.n	8004f6a <_printf_float+0x292>
 8004f64:	6823      	ldr	r3, [r4, #0]
 8004f66:	07d9      	lsls	r1, r3, #31
 8004f68:	d5d7      	bpl.n	8004f1a <_printf_float+0x242>
 8004f6a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004f6e:	4631      	mov	r1, r6
 8004f70:	4628      	mov	r0, r5
 8004f72:	47b8      	blx	r7
 8004f74:	3001      	adds	r0, #1
 8004f76:	f43f af0a 	beq.w	8004d8e <_printf_float+0xb6>
 8004f7a:	f04f 0a00 	mov.w	sl, #0
 8004f7e:	f104 0b1a 	add.w	fp, r4, #26
 8004f82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f84:	425b      	negs	r3, r3
 8004f86:	4553      	cmp	r3, sl
 8004f88:	dc01      	bgt.n	8004f8e <_printf_float+0x2b6>
 8004f8a:	464b      	mov	r3, r9
 8004f8c:	e793      	b.n	8004eb6 <_printf_float+0x1de>
 8004f8e:	2301      	movs	r3, #1
 8004f90:	465a      	mov	r2, fp
 8004f92:	4631      	mov	r1, r6
 8004f94:	4628      	mov	r0, r5
 8004f96:	47b8      	blx	r7
 8004f98:	3001      	adds	r0, #1
 8004f9a:	f43f aef8 	beq.w	8004d8e <_printf_float+0xb6>
 8004f9e:	f10a 0a01 	add.w	sl, sl, #1
 8004fa2:	e7ee      	b.n	8004f82 <_printf_float+0x2aa>
 8004fa4:	7fefffff 	.word	0x7fefffff
 8004fa8:	08007b52 	.word	0x08007b52
 8004fac:	08007b4e 	.word	0x08007b4e
 8004fb0:	08007b5a 	.word	0x08007b5a
 8004fb4:	08007b56 	.word	0x08007b56
 8004fb8:	08007b5e 	.word	0x08007b5e
 8004fbc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004fbe:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004fc2:	4553      	cmp	r3, sl
 8004fc4:	bfa8      	it	ge
 8004fc6:	4653      	movge	r3, sl
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	4699      	mov	r9, r3
 8004fcc:	dc36      	bgt.n	800503c <_printf_float+0x364>
 8004fce:	f04f 0b00 	mov.w	fp, #0
 8004fd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004fd6:	f104 021a 	add.w	r2, r4, #26
 8004fda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004fdc:	930a      	str	r3, [sp, #40]	@ 0x28
 8004fde:	eba3 0309 	sub.w	r3, r3, r9
 8004fe2:	455b      	cmp	r3, fp
 8004fe4:	dc31      	bgt.n	800504a <_printf_float+0x372>
 8004fe6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004fe8:	459a      	cmp	sl, r3
 8004fea:	dc3a      	bgt.n	8005062 <_printf_float+0x38a>
 8004fec:	6823      	ldr	r3, [r4, #0]
 8004fee:	07da      	lsls	r2, r3, #31
 8004ff0:	d437      	bmi.n	8005062 <_printf_float+0x38a>
 8004ff2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ff4:	ebaa 0903 	sub.w	r9, sl, r3
 8004ff8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ffa:	ebaa 0303 	sub.w	r3, sl, r3
 8004ffe:	4599      	cmp	r9, r3
 8005000:	bfa8      	it	ge
 8005002:	4699      	movge	r9, r3
 8005004:	f1b9 0f00 	cmp.w	r9, #0
 8005008:	dc33      	bgt.n	8005072 <_printf_float+0x39a>
 800500a:	f04f 0800 	mov.w	r8, #0
 800500e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005012:	f104 0b1a 	add.w	fp, r4, #26
 8005016:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005018:	ebaa 0303 	sub.w	r3, sl, r3
 800501c:	eba3 0309 	sub.w	r3, r3, r9
 8005020:	4543      	cmp	r3, r8
 8005022:	f77f af7a 	ble.w	8004f1a <_printf_float+0x242>
 8005026:	2301      	movs	r3, #1
 8005028:	465a      	mov	r2, fp
 800502a:	4631      	mov	r1, r6
 800502c:	4628      	mov	r0, r5
 800502e:	47b8      	blx	r7
 8005030:	3001      	adds	r0, #1
 8005032:	f43f aeac 	beq.w	8004d8e <_printf_float+0xb6>
 8005036:	f108 0801 	add.w	r8, r8, #1
 800503a:	e7ec      	b.n	8005016 <_printf_float+0x33e>
 800503c:	4642      	mov	r2, r8
 800503e:	4631      	mov	r1, r6
 8005040:	4628      	mov	r0, r5
 8005042:	47b8      	blx	r7
 8005044:	3001      	adds	r0, #1
 8005046:	d1c2      	bne.n	8004fce <_printf_float+0x2f6>
 8005048:	e6a1      	b.n	8004d8e <_printf_float+0xb6>
 800504a:	2301      	movs	r3, #1
 800504c:	4631      	mov	r1, r6
 800504e:	4628      	mov	r0, r5
 8005050:	920a      	str	r2, [sp, #40]	@ 0x28
 8005052:	47b8      	blx	r7
 8005054:	3001      	adds	r0, #1
 8005056:	f43f ae9a 	beq.w	8004d8e <_printf_float+0xb6>
 800505a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800505c:	f10b 0b01 	add.w	fp, fp, #1
 8005060:	e7bb      	b.n	8004fda <_printf_float+0x302>
 8005062:	4631      	mov	r1, r6
 8005064:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005068:	4628      	mov	r0, r5
 800506a:	47b8      	blx	r7
 800506c:	3001      	adds	r0, #1
 800506e:	d1c0      	bne.n	8004ff2 <_printf_float+0x31a>
 8005070:	e68d      	b.n	8004d8e <_printf_float+0xb6>
 8005072:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005074:	464b      	mov	r3, r9
 8005076:	4631      	mov	r1, r6
 8005078:	4628      	mov	r0, r5
 800507a:	4442      	add	r2, r8
 800507c:	47b8      	blx	r7
 800507e:	3001      	adds	r0, #1
 8005080:	d1c3      	bne.n	800500a <_printf_float+0x332>
 8005082:	e684      	b.n	8004d8e <_printf_float+0xb6>
 8005084:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005088:	f1ba 0f01 	cmp.w	sl, #1
 800508c:	dc01      	bgt.n	8005092 <_printf_float+0x3ba>
 800508e:	07db      	lsls	r3, r3, #31
 8005090:	d536      	bpl.n	8005100 <_printf_float+0x428>
 8005092:	2301      	movs	r3, #1
 8005094:	4642      	mov	r2, r8
 8005096:	4631      	mov	r1, r6
 8005098:	4628      	mov	r0, r5
 800509a:	47b8      	blx	r7
 800509c:	3001      	adds	r0, #1
 800509e:	f43f ae76 	beq.w	8004d8e <_printf_float+0xb6>
 80050a2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80050a6:	4631      	mov	r1, r6
 80050a8:	4628      	mov	r0, r5
 80050aa:	47b8      	blx	r7
 80050ac:	3001      	adds	r0, #1
 80050ae:	f43f ae6e 	beq.w	8004d8e <_printf_float+0xb6>
 80050b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80050b6:	2200      	movs	r2, #0
 80050b8:	2300      	movs	r3, #0
 80050ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80050be:	f7fb fc73 	bl	80009a8 <__aeabi_dcmpeq>
 80050c2:	b9c0      	cbnz	r0, 80050f6 <_printf_float+0x41e>
 80050c4:	4653      	mov	r3, sl
 80050c6:	f108 0201 	add.w	r2, r8, #1
 80050ca:	4631      	mov	r1, r6
 80050cc:	4628      	mov	r0, r5
 80050ce:	47b8      	blx	r7
 80050d0:	3001      	adds	r0, #1
 80050d2:	d10c      	bne.n	80050ee <_printf_float+0x416>
 80050d4:	e65b      	b.n	8004d8e <_printf_float+0xb6>
 80050d6:	2301      	movs	r3, #1
 80050d8:	465a      	mov	r2, fp
 80050da:	4631      	mov	r1, r6
 80050dc:	4628      	mov	r0, r5
 80050de:	47b8      	blx	r7
 80050e0:	3001      	adds	r0, #1
 80050e2:	f43f ae54 	beq.w	8004d8e <_printf_float+0xb6>
 80050e6:	f108 0801 	add.w	r8, r8, #1
 80050ea:	45d0      	cmp	r8, sl
 80050ec:	dbf3      	blt.n	80050d6 <_printf_float+0x3fe>
 80050ee:	464b      	mov	r3, r9
 80050f0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80050f4:	e6e0      	b.n	8004eb8 <_printf_float+0x1e0>
 80050f6:	f04f 0800 	mov.w	r8, #0
 80050fa:	f104 0b1a 	add.w	fp, r4, #26
 80050fe:	e7f4      	b.n	80050ea <_printf_float+0x412>
 8005100:	2301      	movs	r3, #1
 8005102:	4642      	mov	r2, r8
 8005104:	e7e1      	b.n	80050ca <_printf_float+0x3f2>
 8005106:	2301      	movs	r3, #1
 8005108:	464a      	mov	r2, r9
 800510a:	4631      	mov	r1, r6
 800510c:	4628      	mov	r0, r5
 800510e:	47b8      	blx	r7
 8005110:	3001      	adds	r0, #1
 8005112:	f43f ae3c 	beq.w	8004d8e <_printf_float+0xb6>
 8005116:	f108 0801 	add.w	r8, r8, #1
 800511a:	68e3      	ldr	r3, [r4, #12]
 800511c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800511e:	1a5b      	subs	r3, r3, r1
 8005120:	4543      	cmp	r3, r8
 8005122:	dcf0      	bgt.n	8005106 <_printf_float+0x42e>
 8005124:	e6fd      	b.n	8004f22 <_printf_float+0x24a>
 8005126:	f04f 0800 	mov.w	r8, #0
 800512a:	f104 0919 	add.w	r9, r4, #25
 800512e:	e7f4      	b.n	800511a <_printf_float+0x442>

08005130 <_printf_common>:
 8005130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005134:	4616      	mov	r6, r2
 8005136:	4698      	mov	r8, r3
 8005138:	688a      	ldr	r2, [r1, #8]
 800513a:	690b      	ldr	r3, [r1, #16]
 800513c:	4607      	mov	r7, r0
 800513e:	4293      	cmp	r3, r2
 8005140:	bfb8      	it	lt
 8005142:	4613      	movlt	r3, r2
 8005144:	6033      	str	r3, [r6, #0]
 8005146:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800514a:	460c      	mov	r4, r1
 800514c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005150:	b10a      	cbz	r2, 8005156 <_printf_common+0x26>
 8005152:	3301      	adds	r3, #1
 8005154:	6033      	str	r3, [r6, #0]
 8005156:	6823      	ldr	r3, [r4, #0]
 8005158:	0699      	lsls	r1, r3, #26
 800515a:	bf42      	ittt	mi
 800515c:	6833      	ldrmi	r3, [r6, #0]
 800515e:	3302      	addmi	r3, #2
 8005160:	6033      	strmi	r3, [r6, #0]
 8005162:	6825      	ldr	r5, [r4, #0]
 8005164:	f015 0506 	ands.w	r5, r5, #6
 8005168:	d106      	bne.n	8005178 <_printf_common+0x48>
 800516a:	f104 0a19 	add.w	sl, r4, #25
 800516e:	68e3      	ldr	r3, [r4, #12]
 8005170:	6832      	ldr	r2, [r6, #0]
 8005172:	1a9b      	subs	r3, r3, r2
 8005174:	42ab      	cmp	r3, r5
 8005176:	dc2b      	bgt.n	80051d0 <_printf_common+0xa0>
 8005178:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800517c:	6822      	ldr	r2, [r4, #0]
 800517e:	3b00      	subs	r3, #0
 8005180:	bf18      	it	ne
 8005182:	2301      	movne	r3, #1
 8005184:	0692      	lsls	r2, r2, #26
 8005186:	d430      	bmi.n	80051ea <_printf_common+0xba>
 8005188:	4641      	mov	r1, r8
 800518a:	4638      	mov	r0, r7
 800518c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005190:	47c8      	blx	r9
 8005192:	3001      	adds	r0, #1
 8005194:	d023      	beq.n	80051de <_printf_common+0xae>
 8005196:	6823      	ldr	r3, [r4, #0]
 8005198:	6922      	ldr	r2, [r4, #16]
 800519a:	f003 0306 	and.w	r3, r3, #6
 800519e:	2b04      	cmp	r3, #4
 80051a0:	bf14      	ite	ne
 80051a2:	2500      	movne	r5, #0
 80051a4:	6833      	ldreq	r3, [r6, #0]
 80051a6:	f04f 0600 	mov.w	r6, #0
 80051aa:	bf08      	it	eq
 80051ac:	68e5      	ldreq	r5, [r4, #12]
 80051ae:	f104 041a 	add.w	r4, r4, #26
 80051b2:	bf08      	it	eq
 80051b4:	1aed      	subeq	r5, r5, r3
 80051b6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80051ba:	bf08      	it	eq
 80051bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051c0:	4293      	cmp	r3, r2
 80051c2:	bfc4      	itt	gt
 80051c4:	1a9b      	subgt	r3, r3, r2
 80051c6:	18ed      	addgt	r5, r5, r3
 80051c8:	42b5      	cmp	r5, r6
 80051ca:	d11a      	bne.n	8005202 <_printf_common+0xd2>
 80051cc:	2000      	movs	r0, #0
 80051ce:	e008      	b.n	80051e2 <_printf_common+0xb2>
 80051d0:	2301      	movs	r3, #1
 80051d2:	4652      	mov	r2, sl
 80051d4:	4641      	mov	r1, r8
 80051d6:	4638      	mov	r0, r7
 80051d8:	47c8      	blx	r9
 80051da:	3001      	adds	r0, #1
 80051dc:	d103      	bne.n	80051e6 <_printf_common+0xb6>
 80051de:	f04f 30ff 	mov.w	r0, #4294967295
 80051e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051e6:	3501      	adds	r5, #1
 80051e8:	e7c1      	b.n	800516e <_printf_common+0x3e>
 80051ea:	2030      	movs	r0, #48	@ 0x30
 80051ec:	18e1      	adds	r1, r4, r3
 80051ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80051f2:	1c5a      	adds	r2, r3, #1
 80051f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80051f8:	4422      	add	r2, r4
 80051fa:	3302      	adds	r3, #2
 80051fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005200:	e7c2      	b.n	8005188 <_printf_common+0x58>
 8005202:	2301      	movs	r3, #1
 8005204:	4622      	mov	r2, r4
 8005206:	4641      	mov	r1, r8
 8005208:	4638      	mov	r0, r7
 800520a:	47c8      	blx	r9
 800520c:	3001      	adds	r0, #1
 800520e:	d0e6      	beq.n	80051de <_printf_common+0xae>
 8005210:	3601      	adds	r6, #1
 8005212:	e7d9      	b.n	80051c8 <_printf_common+0x98>

08005214 <_printf_i>:
 8005214:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005218:	7e0f      	ldrb	r7, [r1, #24]
 800521a:	4691      	mov	r9, r2
 800521c:	2f78      	cmp	r7, #120	@ 0x78
 800521e:	4680      	mov	r8, r0
 8005220:	460c      	mov	r4, r1
 8005222:	469a      	mov	sl, r3
 8005224:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005226:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800522a:	d807      	bhi.n	800523c <_printf_i+0x28>
 800522c:	2f62      	cmp	r7, #98	@ 0x62
 800522e:	d80a      	bhi.n	8005246 <_printf_i+0x32>
 8005230:	2f00      	cmp	r7, #0
 8005232:	f000 80d1 	beq.w	80053d8 <_printf_i+0x1c4>
 8005236:	2f58      	cmp	r7, #88	@ 0x58
 8005238:	f000 80b8 	beq.w	80053ac <_printf_i+0x198>
 800523c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005240:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005244:	e03a      	b.n	80052bc <_printf_i+0xa8>
 8005246:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800524a:	2b15      	cmp	r3, #21
 800524c:	d8f6      	bhi.n	800523c <_printf_i+0x28>
 800524e:	a101      	add	r1, pc, #4	@ (adr r1, 8005254 <_printf_i+0x40>)
 8005250:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005254:	080052ad 	.word	0x080052ad
 8005258:	080052c1 	.word	0x080052c1
 800525c:	0800523d 	.word	0x0800523d
 8005260:	0800523d 	.word	0x0800523d
 8005264:	0800523d 	.word	0x0800523d
 8005268:	0800523d 	.word	0x0800523d
 800526c:	080052c1 	.word	0x080052c1
 8005270:	0800523d 	.word	0x0800523d
 8005274:	0800523d 	.word	0x0800523d
 8005278:	0800523d 	.word	0x0800523d
 800527c:	0800523d 	.word	0x0800523d
 8005280:	080053bf 	.word	0x080053bf
 8005284:	080052eb 	.word	0x080052eb
 8005288:	08005379 	.word	0x08005379
 800528c:	0800523d 	.word	0x0800523d
 8005290:	0800523d 	.word	0x0800523d
 8005294:	080053e1 	.word	0x080053e1
 8005298:	0800523d 	.word	0x0800523d
 800529c:	080052eb 	.word	0x080052eb
 80052a0:	0800523d 	.word	0x0800523d
 80052a4:	0800523d 	.word	0x0800523d
 80052a8:	08005381 	.word	0x08005381
 80052ac:	6833      	ldr	r3, [r6, #0]
 80052ae:	1d1a      	adds	r2, r3, #4
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	6032      	str	r2, [r6, #0]
 80052b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80052bc:	2301      	movs	r3, #1
 80052be:	e09c      	b.n	80053fa <_printf_i+0x1e6>
 80052c0:	6833      	ldr	r3, [r6, #0]
 80052c2:	6820      	ldr	r0, [r4, #0]
 80052c4:	1d19      	adds	r1, r3, #4
 80052c6:	6031      	str	r1, [r6, #0]
 80052c8:	0606      	lsls	r6, r0, #24
 80052ca:	d501      	bpl.n	80052d0 <_printf_i+0xbc>
 80052cc:	681d      	ldr	r5, [r3, #0]
 80052ce:	e003      	b.n	80052d8 <_printf_i+0xc4>
 80052d0:	0645      	lsls	r5, r0, #25
 80052d2:	d5fb      	bpl.n	80052cc <_printf_i+0xb8>
 80052d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80052d8:	2d00      	cmp	r5, #0
 80052da:	da03      	bge.n	80052e4 <_printf_i+0xd0>
 80052dc:	232d      	movs	r3, #45	@ 0x2d
 80052de:	426d      	negs	r5, r5
 80052e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052e4:	230a      	movs	r3, #10
 80052e6:	4858      	ldr	r0, [pc, #352]	@ (8005448 <_printf_i+0x234>)
 80052e8:	e011      	b.n	800530e <_printf_i+0xfa>
 80052ea:	6821      	ldr	r1, [r4, #0]
 80052ec:	6833      	ldr	r3, [r6, #0]
 80052ee:	0608      	lsls	r0, r1, #24
 80052f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80052f4:	d402      	bmi.n	80052fc <_printf_i+0xe8>
 80052f6:	0649      	lsls	r1, r1, #25
 80052f8:	bf48      	it	mi
 80052fa:	b2ad      	uxthmi	r5, r5
 80052fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80052fe:	6033      	str	r3, [r6, #0]
 8005300:	bf14      	ite	ne
 8005302:	230a      	movne	r3, #10
 8005304:	2308      	moveq	r3, #8
 8005306:	4850      	ldr	r0, [pc, #320]	@ (8005448 <_printf_i+0x234>)
 8005308:	2100      	movs	r1, #0
 800530a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800530e:	6866      	ldr	r6, [r4, #4]
 8005310:	2e00      	cmp	r6, #0
 8005312:	60a6      	str	r6, [r4, #8]
 8005314:	db05      	blt.n	8005322 <_printf_i+0x10e>
 8005316:	6821      	ldr	r1, [r4, #0]
 8005318:	432e      	orrs	r6, r5
 800531a:	f021 0104 	bic.w	r1, r1, #4
 800531e:	6021      	str	r1, [r4, #0]
 8005320:	d04b      	beq.n	80053ba <_printf_i+0x1a6>
 8005322:	4616      	mov	r6, r2
 8005324:	fbb5 f1f3 	udiv	r1, r5, r3
 8005328:	fb03 5711 	mls	r7, r3, r1, r5
 800532c:	5dc7      	ldrb	r7, [r0, r7]
 800532e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005332:	462f      	mov	r7, r5
 8005334:	42bb      	cmp	r3, r7
 8005336:	460d      	mov	r5, r1
 8005338:	d9f4      	bls.n	8005324 <_printf_i+0x110>
 800533a:	2b08      	cmp	r3, #8
 800533c:	d10b      	bne.n	8005356 <_printf_i+0x142>
 800533e:	6823      	ldr	r3, [r4, #0]
 8005340:	07df      	lsls	r7, r3, #31
 8005342:	d508      	bpl.n	8005356 <_printf_i+0x142>
 8005344:	6923      	ldr	r3, [r4, #16]
 8005346:	6861      	ldr	r1, [r4, #4]
 8005348:	4299      	cmp	r1, r3
 800534a:	bfde      	ittt	le
 800534c:	2330      	movle	r3, #48	@ 0x30
 800534e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005352:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005356:	1b92      	subs	r2, r2, r6
 8005358:	6122      	str	r2, [r4, #16]
 800535a:	464b      	mov	r3, r9
 800535c:	4621      	mov	r1, r4
 800535e:	4640      	mov	r0, r8
 8005360:	f8cd a000 	str.w	sl, [sp]
 8005364:	aa03      	add	r2, sp, #12
 8005366:	f7ff fee3 	bl	8005130 <_printf_common>
 800536a:	3001      	adds	r0, #1
 800536c:	d14a      	bne.n	8005404 <_printf_i+0x1f0>
 800536e:	f04f 30ff 	mov.w	r0, #4294967295
 8005372:	b004      	add	sp, #16
 8005374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005378:	6823      	ldr	r3, [r4, #0]
 800537a:	f043 0320 	orr.w	r3, r3, #32
 800537e:	6023      	str	r3, [r4, #0]
 8005380:	2778      	movs	r7, #120	@ 0x78
 8005382:	4832      	ldr	r0, [pc, #200]	@ (800544c <_printf_i+0x238>)
 8005384:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005388:	6823      	ldr	r3, [r4, #0]
 800538a:	6831      	ldr	r1, [r6, #0]
 800538c:	061f      	lsls	r7, r3, #24
 800538e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005392:	d402      	bmi.n	800539a <_printf_i+0x186>
 8005394:	065f      	lsls	r7, r3, #25
 8005396:	bf48      	it	mi
 8005398:	b2ad      	uxthmi	r5, r5
 800539a:	6031      	str	r1, [r6, #0]
 800539c:	07d9      	lsls	r1, r3, #31
 800539e:	bf44      	itt	mi
 80053a0:	f043 0320 	orrmi.w	r3, r3, #32
 80053a4:	6023      	strmi	r3, [r4, #0]
 80053a6:	b11d      	cbz	r5, 80053b0 <_printf_i+0x19c>
 80053a8:	2310      	movs	r3, #16
 80053aa:	e7ad      	b.n	8005308 <_printf_i+0xf4>
 80053ac:	4826      	ldr	r0, [pc, #152]	@ (8005448 <_printf_i+0x234>)
 80053ae:	e7e9      	b.n	8005384 <_printf_i+0x170>
 80053b0:	6823      	ldr	r3, [r4, #0]
 80053b2:	f023 0320 	bic.w	r3, r3, #32
 80053b6:	6023      	str	r3, [r4, #0]
 80053b8:	e7f6      	b.n	80053a8 <_printf_i+0x194>
 80053ba:	4616      	mov	r6, r2
 80053bc:	e7bd      	b.n	800533a <_printf_i+0x126>
 80053be:	6833      	ldr	r3, [r6, #0]
 80053c0:	6825      	ldr	r5, [r4, #0]
 80053c2:	1d18      	adds	r0, r3, #4
 80053c4:	6961      	ldr	r1, [r4, #20]
 80053c6:	6030      	str	r0, [r6, #0]
 80053c8:	062e      	lsls	r6, r5, #24
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	d501      	bpl.n	80053d2 <_printf_i+0x1be>
 80053ce:	6019      	str	r1, [r3, #0]
 80053d0:	e002      	b.n	80053d8 <_printf_i+0x1c4>
 80053d2:	0668      	lsls	r0, r5, #25
 80053d4:	d5fb      	bpl.n	80053ce <_printf_i+0x1ba>
 80053d6:	8019      	strh	r1, [r3, #0]
 80053d8:	2300      	movs	r3, #0
 80053da:	4616      	mov	r6, r2
 80053dc:	6123      	str	r3, [r4, #16]
 80053de:	e7bc      	b.n	800535a <_printf_i+0x146>
 80053e0:	6833      	ldr	r3, [r6, #0]
 80053e2:	2100      	movs	r1, #0
 80053e4:	1d1a      	adds	r2, r3, #4
 80053e6:	6032      	str	r2, [r6, #0]
 80053e8:	681e      	ldr	r6, [r3, #0]
 80053ea:	6862      	ldr	r2, [r4, #4]
 80053ec:	4630      	mov	r0, r6
 80053ee:	f000 fac0 	bl	8005972 <memchr>
 80053f2:	b108      	cbz	r0, 80053f8 <_printf_i+0x1e4>
 80053f4:	1b80      	subs	r0, r0, r6
 80053f6:	6060      	str	r0, [r4, #4]
 80053f8:	6863      	ldr	r3, [r4, #4]
 80053fa:	6123      	str	r3, [r4, #16]
 80053fc:	2300      	movs	r3, #0
 80053fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005402:	e7aa      	b.n	800535a <_printf_i+0x146>
 8005404:	4632      	mov	r2, r6
 8005406:	4649      	mov	r1, r9
 8005408:	4640      	mov	r0, r8
 800540a:	6923      	ldr	r3, [r4, #16]
 800540c:	47d0      	blx	sl
 800540e:	3001      	adds	r0, #1
 8005410:	d0ad      	beq.n	800536e <_printf_i+0x15a>
 8005412:	6823      	ldr	r3, [r4, #0]
 8005414:	079b      	lsls	r3, r3, #30
 8005416:	d413      	bmi.n	8005440 <_printf_i+0x22c>
 8005418:	68e0      	ldr	r0, [r4, #12]
 800541a:	9b03      	ldr	r3, [sp, #12]
 800541c:	4298      	cmp	r0, r3
 800541e:	bfb8      	it	lt
 8005420:	4618      	movlt	r0, r3
 8005422:	e7a6      	b.n	8005372 <_printf_i+0x15e>
 8005424:	2301      	movs	r3, #1
 8005426:	4632      	mov	r2, r6
 8005428:	4649      	mov	r1, r9
 800542a:	4640      	mov	r0, r8
 800542c:	47d0      	blx	sl
 800542e:	3001      	adds	r0, #1
 8005430:	d09d      	beq.n	800536e <_printf_i+0x15a>
 8005432:	3501      	adds	r5, #1
 8005434:	68e3      	ldr	r3, [r4, #12]
 8005436:	9903      	ldr	r1, [sp, #12]
 8005438:	1a5b      	subs	r3, r3, r1
 800543a:	42ab      	cmp	r3, r5
 800543c:	dcf2      	bgt.n	8005424 <_printf_i+0x210>
 800543e:	e7eb      	b.n	8005418 <_printf_i+0x204>
 8005440:	2500      	movs	r5, #0
 8005442:	f104 0619 	add.w	r6, r4, #25
 8005446:	e7f5      	b.n	8005434 <_printf_i+0x220>
 8005448:	08007b60 	.word	0x08007b60
 800544c:	08007b71 	.word	0x08007b71

08005450 <std>:
 8005450:	2300      	movs	r3, #0
 8005452:	b510      	push	{r4, lr}
 8005454:	4604      	mov	r4, r0
 8005456:	e9c0 3300 	strd	r3, r3, [r0]
 800545a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800545e:	6083      	str	r3, [r0, #8]
 8005460:	8181      	strh	r1, [r0, #12]
 8005462:	6643      	str	r3, [r0, #100]	@ 0x64
 8005464:	81c2      	strh	r2, [r0, #14]
 8005466:	6183      	str	r3, [r0, #24]
 8005468:	4619      	mov	r1, r3
 800546a:	2208      	movs	r2, #8
 800546c:	305c      	adds	r0, #92	@ 0x5c
 800546e:	f000 fa01 	bl	8005874 <memset>
 8005472:	4b0d      	ldr	r3, [pc, #52]	@ (80054a8 <std+0x58>)
 8005474:	6224      	str	r4, [r4, #32]
 8005476:	6263      	str	r3, [r4, #36]	@ 0x24
 8005478:	4b0c      	ldr	r3, [pc, #48]	@ (80054ac <std+0x5c>)
 800547a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800547c:	4b0c      	ldr	r3, [pc, #48]	@ (80054b0 <std+0x60>)
 800547e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005480:	4b0c      	ldr	r3, [pc, #48]	@ (80054b4 <std+0x64>)
 8005482:	6323      	str	r3, [r4, #48]	@ 0x30
 8005484:	4b0c      	ldr	r3, [pc, #48]	@ (80054b8 <std+0x68>)
 8005486:	429c      	cmp	r4, r3
 8005488:	d006      	beq.n	8005498 <std+0x48>
 800548a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800548e:	4294      	cmp	r4, r2
 8005490:	d002      	beq.n	8005498 <std+0x48>
 8005492:	33d0      	adds	r3, #208	@ 0xd0
 8005494:	429c      	cmp	r4, r3
 8005496:	d105      	bne.n	80054a4 <std+0x54>
 8005498:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800549c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054a0:	f000 ba64 	b.w	800596c <__retarget_lock_init_recursive>
 80054a4:	bd10      	pop	{r4, pc}
 80054a6:	bf00      	nop
 80054a8:	080056c5 	.word	0x080056c5
 80054ac:	080056e7 	.word	0x080056e7
 80054b0:	0800571f 	.word	0x0800571f
 80054b4:	08005743 	.word	0x08005743
 80054b8:	20000308 	.word	0x20000308

080054bc <stdio_exit_handler>:
 80054bc:	4a02      	ldr	r2, [pc, #8]	@ (80054c8 <stdio_exit_handler+0xc>)
 80054be:	4903      	ldr	r1, [pc, #12]	@ (80054cc <stdio_exit_handler+0x10>)
 80054c0:	4803      	ldr	r0, [pc, #12]	@ (80054d0 <stdio_exit_handler+0x14>)
 80054c2:	f000 b869 	b.w	8005598 <_fwalk_sglue>
 80054c6:	bf00      	nop
 80054c8:	2000000c 	.word	0x2000000c
 80054cc:	080072b9 	.word	0x080072b9
 80054d0:	2000001c 	.word	0x2000001c

080054d4 <cleanup_stdio>:
 80054d4:	6841      	ldr	r1, [r0, #4]
 80054d6:	4b0c      	ldr	r3, [pc, #48]	@ (8005508 <cleanup_stdio+0x34>)
 80054d8:	b510      	push	{r4, lr}
 80054da:	4299      	cmp	r1, r3
 80054dc:	4604      	mov	r4, r0
 80054de:	d001      	beq.n	80054e4 <cleanup_stdio+0x10>
 80054e0:	f001 feea 	bl	80072b8 <_fflush_r>
 80054e4:	68a1      	ldr	r1, [r4, #8]
 80054e6:	4b09      	ldr	r3, [pc, #36]	@ (800550c <cleanup_stdio+0x38>)
 80054e8:	4299      	cmp	r1, r3
 80054ea:	d002      	beq.n	80054f2 <cleanup_stdio+0x1e>
 80054ec:	4620      	mov	r0, r4
 80054ee:	f001 fee3 	bl	80072b8 <_fflush_r>
 80054f2:	68e1      	ldr	r1, [r4, #12]
 80054f4:	4b06      	ldr	r3, [pc, #24]	@ (8005510 <cleanup_stdio+0x3c>)
 80054f6:	4299      	cmp	r1, r3
 80054f8:	d004      	beq.n	8005504 <cleanup_stdio+0x30>
 80054fa:	4620      	mov	r0, r4
 80054fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005500:	f001 beda 	b.w	80072b8 <_fflush_r>
 8005504:	bd10      	pop	{r4, pc}
 8005506:	bf00      	nop
 8005508:	20000308 	.word	0x20000308
 800550c:	20000370 	.word	0x20000370
 8005510:	200003d8 	.word	0x200003d8

08005514 <global_stdio_init.part.0>:
 8005514:	b510      	push	{r4, lr}
 8005516:	4b0b      	ldr	r3, [pc, #44]	@ (8005544 <global_stdio_init.part.0+0x30>)
 8005518:	4c0b      	ldr	r4, [pc, #44]	@ (8005548 <global_stdio_init.part.0+0x34>)
 800551a:	4a0c      	ldr	r2, [pc, #48]	@ (800554c <global_stdio_init.part.0+0x38>)
 800551c:	4620      	mov	r0, r4
 800551e:	601a      	str	r2, [r3, #0]
 8005520:	2104      	movs	r1, #4
 8005522:	2200      	movs	r2, #0
 8005524:	f7ff ff94 	bl	8005450 <std>
 8005528:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800552c:	2201      	movs	r2, #1
 800552e:	2109      	movs	r1, #9
 8005530:	f7ff ff8e 	bl	8005450 <std>
 8005534:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005538:	2202      	movs	r2, #2
 800553a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800553e:	2112      	movs	r1, #18
 8005540:	f7ff bf86 	b.w	8005450 <std>
 8005544:	20000440 	.word	0x20000440
 8005548:	20000308 	.word	0x20000308
 800554c:	080054bd 	.word	0x080054bd

08005550 <__sfp_lock_acquire>:
 8005550:	4801      	ldr	r0, [pc, #4]	@ (8005558 <__sfp_lock_acquire+0x8>)
 8005552:	f000 ba0c 	b.w	800596e <__retarget_lock_acquire_recursive>
 8005556:	bf00      	nop
 8005558:	20000449 	.word	0x20000449

0800555c <__sfp_lock_release>:
 800555c:	4801      	ldr	r0, [pc, #4]	@ (8005564 <__sfp_lock_release+0x8>)
 800555e:	f000 ba07 	b.w	8005970 <__retarget_lock_release_recursive>
 8005562:	bf00      	nop
 8005564:	20000449 	.word	0x20000449

08005568 <__sinit>:
 8005568:	b510      	push	{r4, lr}
 800556a:	4604      	mov	r4, r0
 800556c:	f7ff fff0 	bl	8005550 <__sfp_lock_acquire>
 8005570:	6a23      	ldr	r3, [r4, #32]
 8005572:	b11b      	cbz	r3, 800557c <__sinit+0x14>
 8005574:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005578:	f7ff bff0 	b.w	800555c <__sfp_lock_release>
 800557c:	4b04      	ldr	r3, [pc, #16]	@ (8005590 <__sinit+0x28>)
 800557e:	6223      	str	r3, [r4, #32]
 8005580:	4b04      	ldr	r3, [pc, #16]	@ (8005594 <__sinit+0x2c>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d1f5      	bne.n	8005574 <__sinit+0xc>
 8005588:	f7ff ffc4 	bl	8005514 <global_stdio_init.part.0>
 800558c:	e7f2      	b.n	8005574 <__sinit+0xc>
 800558e:	bf00      	nop
 8005590:	080054d5 	.word	0x080054d5
 8005594:	20000440 	.word	0x20000440

08005598 <_fwalk_sglue>:
 8005598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800559c:	4607      	mov	r7, r0
 800559e:	4688      	mov	r8, r1
 80055a0:	4614      	mov	r4, r2
 80055a2:	2600      	movs	r6, #0
 80055a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80055a8:	f1b9 0901 	subs.w	r9, r9, #1
 80055ac:	d505      	bpl.n	80055ba <_fwalk_sglue+0x22>
 80055ae:	6824      	ldr	r4, [r4, #0]
 80055b0:	2c00      	cmp	r4, #0
 80055b2:	d1f7      	bne.n	80055a4 <_fwalk_sglue+0xc>
 80055b4:	4630      	mov	r0, r6
 80055b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055ba:	89ab      	ldrh	r3, [r5, #12]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d907      	bls.n	80055d0 <_fwalk_sglue+0x38>
 80055c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80055c4:	3301      	adds	r3, #1
 80055c6:	d003      	beq.n	80055d0 <_fwalk_sglue+0x38>
 80055c8:	4629      	mov	r1, r5
 80055ca:	4638      	mov	r0, r7
 80055cc:	47c0      	blx	r8
 80055ce:	4306      	orrs	r6, r0
 80055d0:	3568      	adds	r5, #104	@ 0x68
 80055d2:	e7e9      	b.n	80055a8 <_fwalk_sglue+0x10>

080055d4 <iprintf>:
 80055d4:	b40f      	push	{r0, r1, r2, r3}
 80055d6:	b507      	push	{r0, r1, r2, lr}
 80055d8:	4906      	ldr	r1, [pc, #24]	@ (80055f4 <iprintf+0x20>)
 80055da:	ab04      	add	r3, sp, #16
 80055dc:	6808      	ldr	r0, [r1, #0]
 80055de:	f853 2b04 	ldr.w	r2, [r3], #4
 80055e2:	6881      	ldr	r1, [r0, #8]
 80055e4:	9301      	str	r3, [sp, #4]
 80055e6:	f001 fccf 	bl	8006f88 <_vfiprintf_r>
 80055ea:	b003      	add	sp, #12
 80055ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80055f0:	b004      	add	sp, #16
 80055f2:	4770      	bx	lr
 80055f4:	20000018 	.word	0x20000018

080055f8 <putchar>:
 80055f8:	4b02      	ldr	r3, [pc, #8]	@ (8005604 <putchar+0xc>)
 80055fa:	4601      	mov	r1, r0
 80055fc:	6818      	ldr	r0, [r3, #0]
 80055fe:	6882      	ldr	r2, [r0, #8]
 8005600:	f001 bee3 	b.w	80073ca <_putc_r>
 8005604:	20000018 	.word	0x20000018

08005608 <_puts_r>:
 8005608:	6a03      	ldr	r3, [r0, #32]
 800560a:	b570      	push	{r4, r5, r6, lr}
 800560c:	4605      	mov	r5, r0
 800560e:	460e      	mov	r6, r1
 8005610:	6884      	ldr	r4, [r0, #8]
 8005612:	b90b      	cbnz	r3, 8005618 <_puts_r+0x10>
 8005614:	f7ff ffa8 	bl	8005568 <__sinit>
 8005618:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800561a:	07db      	lsls	r3, r3, #31
 800561c:	d405      	bmi.n	800562a <_puts_r+0x22>
 800561e:	89a3      	ldrh	r3, [r4, #12]
 8005620:	0598      	lsls	r0, r3, #22
 8005622:	d402      	bmi.n	800562a <_puts_r+0x22>
 8005624:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005626:	f000 f9a2 	bl	800596e <__retarget_lock_acquire_recursive>
 800562a:	89a3      	ldrh	r3, [r4, #12]
 800562c:	0719      	lsls	r1, r3, #28
 800562e:	d502      	bpl.n	8005636 <_puts_r+0x2e>
 8005630:	6923      	ldr	r3, [r4, #16]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d135      	bne.n	80056a2 <_puts_r+0x9a>
 8005636:	4621      	mov	r1, r4
 8005638:	4628      	mov	r0, r5
 800563a:	f000 f8c5 	bl	80057c8 <__swsetup_r>
 800563e:	b380      	cbz	r0, 80056a2 <_puts_r+0x9a>
 8005640:	f04f 35ff 	mov.w	r5, #4294967295
 8005644:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005646:	07da      	lsls	r2, r3, #31
 8005648:	d405      	bmi.n	8005656 <_puts_r+0x4e>
 800564a:	89a3      	ldrh	r3, [r4, #12]
 800564c:	059b      	lsls	r3, r3, #22
 800564e:	d402      	bmi.n	8005656 <_puts_r+0x4e>
 8005650:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005652:	f000 f98d 	bl	8005970 <__retarget_lock_release_recursive>
 8005656:	4628      	mov	r0, r5
 8005658:	bd70      	pop	{r4, r5, r6, pc}
 800565a:	2b00      	cmp	r3, #0
 800565c:	da04      	bge.n	8005668 <_puts_r+0x60>
 800565e:	69a2      	ldr	r2, [r4, #24]
 8005660:	429a      	cmp	r2, r3
 8005662:	dc17      	bgt.n	8005694 <_puts_r+0x8c>
 8005664:	290a      	cmp	r1, #10
 8005666:	d015      	beq.n	8005694 <_puts_r+0x8c>
 8005668:	6823      	ldr	r3, [r4, #0]
 800566a:	1c5a      	adds	r2, r3, #1
 800566c:	6022      	str	r2, [r4, #0]
 800566e:	7019      	strb	r1, [r3, #0]
 8005670:	68a3      	ldr	r3, [r4, #8]
 8005672:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005676:	3b01      	subs	r3, #1
 8005678:	60a3      	str	r3, [r4, #8]
 800567a:	2900      	cmp	r1, #0
 800567c:	d1ed      	bne.n	800565a <_puts_r+0x52>
 800567e:	2b00      	cmp	r3, #0
 8005680:	da11      	bge.n	80056a6 <_puts_r+0x9e>
 8005682:	4622      	mov	r2, r4
 8005684:	210a      	movs	r1, #10
 8005686:	4628      	mov	r0, r5
 8005688:	f000 f85f 	bl	800574a <__swbuf_r>
 800568c:	3001      	adds	r0, #1
 800568e:	d0d7      	beq.n	8005640 <_puts_r+0x38>
 8005690:	250a      	movs	r5, #10
 8005692:	e7d7      	b.n	8005644 <_puts_r+0x3c>
 8005694:	4622      	mov	r2, r4
 8005696:	4628      	mov	r0, r5
 8005698:	f000 f857 	bl	800574a <__swbuf_r>
 800569c:	3001      	adds	r0, #1
 800569e:	d1e7      	bne.n	8005670 <_puts_r+0x68>
 80056a0:	e7ce      	b.n	8005640 <_puts_r+0x38>
 80056a2:	3e01      	subs	r6, #1
 80056a4:	e7e4      	b.n	8005670 <_puts_r+0x68>
 80056a6:	6823      	ldr	r3, [r4, #0]
 80056a8:	1c5a      	adds	r2, r3, #1
 80056aa:	6022      	str	r2, [r4, #0]
 80056ac:	220a      	movs	r2, #10
 80056ae:	701a      	strb	r2, [r3, #0]
 80056b0:	e7ee      	b.n	8005690 <_puts_r+0x88>
	...

080056b4 <puts>:
 80056b4:	4b02      	ldr	r3, [pc, #8]	@ (80056c0 <puts+0xc>)
 80056b6:	4601      	mov	r1, r0
 80056b8:	6818      	ldr	r0, [r3, #0]
 80056ba:	f7ff bfa5 	b.w	8005608 <_puts_r>
 80056be:	bf00      	nop
 80056c0:	20000018 	.word	0x20000018

080056c4 <__sread>:
 80056c4:	b510      	push	{r4, lr}
 80056c6:	460c      	mov	r4, r1
 80056c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056cc:	f000 f900 	bl	80058d0 <_read_r>
 80056d0:	2800      	cmp	r0, #0
 80056d2:	bfab      	itete	ge
 80056d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80056d6:	89a3      	ldrhlt	r3, [r4, #12]
 80056d8:	181b      	addge	r3, r3, r0
 80056da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80056de:	bfac      	ite	ge
 80056e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80056e2:	81a3      	strhlt	r3, [r4, #12]
 80056e4:	bd10      	pop	{r4, pc}

080056e6 <__swrite>:
 80056e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056ea:	461f      	mov	r7, r3
 80056ec:	898b      	ldrh	r3, [r1, #12]
 80056ee:	4605      	mov	r5, r0
 80056f0:	05db      	lsls	r3, r3, #23
 80056f2:	460c      	mov	r4, r1
 80056f4:	4616      	mov	r6, r2
 80056f6:	d505      	bpl.n	8005704 <__swrite+0x1e>
 80056f8:	2302      	movs	r3, #2
 80056fa:	2200      	movs	r2, #0
 80056fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005700:	f000 f8d4 	bl	80058ac <_lseek_r>
 8005704:	89a3      	ldrh	r3, [r4, #12]
 8005706:	4632      	mov	r2, r6
 8005708:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800570c:	81a3      	strh	r3, [r4, #12]
 800570e:	4628      	mov	r0, r5
 8005710:	463b      	mov	r3, r7
 8005712:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005716:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800571a:	f000 b8eb 	b.w	80058f4 <_write_r>

0800571e <__sseek>:
 800571e:	b510      	push	{r4, lr}
 8005720:	460c      	mov	r4, r1
 8005722:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005726:	f000 f8c1 	bl	80058ac <_lseek_r>
 800572a:	1c43      	adds	r3, r0, #1
 800572c:	89a3      	ldrh	r3, [r4, #12]
 800572e:	bf15      	itete	ne
 8005730:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005732:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005736:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800573a:	81a3      	strheq	r3, [r4, #12]
 800573c:	bf18      	it	ne
 800573e:	81a3      	strhne	r3, [r4, #12]
 8005740:	bd10      	pop	{r4, pc}

08005742 <__sclose>:
 8005742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005746:	f000 b8a1 	b.w	800588c <_close_r>

0800574a <__swbuf_r>:
 800574a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800574c:	460e      	mov	r6, r1
 800574e:	4614      	mov	r4, r2
 8005750:	4605      	mov	r5, r0
 8005752:	b118      	cbz	r0, 800575c <__swbuf_r+0x12>
 8005754:	6a03      	ldr	r3, [r0, #32]
 8005756:	b90b      	cbnz	r3, 800575c <__swbuf_r+0x12>
 8005758:	f7ff ff06 	bl	8005568 <__sinit>
 800575c:	69a3      	ldr	r3, [r4, #24]
 800575e:	60a3      	str	r3, [r4, #8]
 8005760:	89a3      	ldrh	r3, [r4, #12]
 8005762:	071a      	lsls	r2, r3, #28
 8005764:	d501      	bpl.n	800576a <__swbuf_r+0x20>
 8005766:	6923      	ldr	r3, [r4, #16]
 8005768:	b943      	cbnz	r3, 800577c <__swbuf_r+0x32>
 800576a:	4621      	mov	r1, r4
 800576c:	4628      	mov	r0, r5
 800576e:	f000 f82b 	bl	80057c8 <__swsetup_r>
 8005772:	b118      	cbz	r0, 800577c <__swbuf_r+0x32>
 8005774:	f04f 37ff 	mov.w	r7, #4294967295
 8005778:	4638      	mov	r0, r7
 800577a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800577c:	6823      	ldr	r3, [r4, #0]
 800577e:	6922      	ldr	r2, [r4, #16]
 8005780:	b2f6      	uxtb	r6, r6
 8005782:	1a98      	subs	r0, r3, r2
 8005784:	6963      	ldr	r3, [r4, #20]
 8005786:	4637      	mov	r7, r6
 8005788:	4283      	cmp	r3, r0
 800578a:	dc05      	bgt.n	8005798 <__swbuf_r+0x4e>
 800578c:	4621      	mov	r1, r4
 800578e:	4628      	mov	r0, r5
 8005790:	f001 fd92 	bl	80072b8 <_fflush_r>
 8005794:	2800      	cmp	r0, #0
 8005796:	d1ed      	bne.n	8005774 <__swbuf_r+0x2a>
 8005798:	68a3      	ldr	r3, [r4, #8]
 800579a:	3b01      	subs	r3, #1
 800579c:	60a3      	str	r3, [r4, #8]
 800579e:	6823      	ldr	r3, [r4, #0]
 80057a0:	1c5a      	adds	r2, r3, #1
 80057a2:	6022      	str	r2, [r4, #0]
 80057a4:	701e      	strb	r6, [r3, #0]
 80057a6:	6962      	ldr	r2, [r4, #20]
 80057a8:	1c43      	adds	r3, r0, #1
 80057aa:	429a      	cmp	r2, r3
 80057ac:	d004      	beq.n	80057b8 <__swbuf_r+0x6e>
 80057ae:	89a3      	ldrh	r3, [r4, #12]
 80057b0:	07db      	lsls	r3, r3, #31
 80057b2:	d5e1      	bpl.n	8005778 <__swbuf_r+0x2e>
 80057b4:	2e0a      	cmp	r6, #10
 80057b6:	d1df      	bne.n	8005778 <__swbuf_r+0x2e>
 80057b8:	4621      	mov	r1, r4
 80057ba:	4628      	mov	r0, r5
 80057bc:	f001 fd7c 	bl	80072b8 <_fflush_r>
 80057c0:	2800      	cmp	r0, #0
 80057c2:	d0d9      	beq.n	8005778 <__swbuf_r+0x2e>
 80057c4:	e7d6      	b.n	8005774 <__swbuf_r+0x2a>
	...

080057c8 <__swsetup_r>:
 80057c8:	b538      	push	{r3, r4, r5, lr}
 80057ca:	4b29      	ldr	r3, [pc, #164]	@ (8005870 <__swsetup_r+0xa8>)
 80057cc:	4605      	mov	r5, r0
 80057ce:	6818      	ldr	r0, [r3, #0]
 80057d0:	460c      	mov	r4, r1
 80057d2:	b118      	cbz	r0, 80057dc <__swsetup_r+0x14>
 80057d4:	6a03      	ldr	r3, [r0, #32]
 80057d6:	b90b      	cbnz	r3, 80057dc <__swsetup_r+0x14>
 80057d8:	f7ff fec6 	bl	8005568 <__sinit>
 80057dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057e0:	0719      	lsls	r1, r3, #28
 80057e2:	d422      	bmi.n	800582a <__swsetup_r+0x62>
 80057e4:	06da      	lsls	r2, r3, #27
 80057e6:	d407      	bmi.n	80057f8 <__swsetup_r+0x30>
 80057e8:	2209      	movs	r2, #9
 80057ea:	602a      	str	r2, [r5, #0]
 80057ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057f0:	f04f 30ff 	mov.w	r0, #4294967295
 80057f4:	81a3      	strh	r3, [r4, #12]
 80057f6:	e033      	b.n	8005860 <__swsetup_r+0x98>
 80057f8:	0758      	lsls	r0, r3, #29
 80057fa:	d512      	bpl.n	8005822 <__swsetup_r+0x5a>
 80057fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80057fe:	b141      	cbz	r1, 8005812 <__swsetup_r+0x4a>
 8005800:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005804:	4299      	cmp	r1, r3
 8005806:	d002      	beq.n	800580e <__swsetup_r+0x46>
 8005808:	4628      	mov	r0, r5
 800580a:	f000 ff1d 	bl	8006648 <_free_r>
 800580e:	2300      	movs	r3, #0
 8005810:	6363      	str	r3, [r4, #52]	@ 0x34
 8005812:	89a3      	ldrh	r3, [r4, #12]
 8005814:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005818:	81a3      	strh	r3, [r4, #12]
 800581a:	2300      	movs	r3, #0
 800581c:	6063      	str	r3, [r4, #4]
 800581e:	6923      	ldr	r3, [r4, #16]
 8005820:	6023      	str	r3, [r4, #0]
 8005822:	89a3      	ldrh	r3, [r4, #12]
 8005824:	f043 0308 	orr.w	r3, r3, #8
 8005828:	81a3      	strh	r3, [r4, #12]
 800582a:	6923      	ldr	r3, [r4, #16]
 800582c:	b94b      	cbnz	r3, 8005842 <__swsetup_r+0x7a>
 800582e:	89a3      	ldrh	r3, [r4, #12]
 8005830:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005834:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005838:	d003      	beq.n	8005842 <__swsetup_r+0x7a>
 800583a:	4621      	mov	r1, r4
 800583c:	4628      	mov	r0, r5
 800583e:	f001 fd88 	bl	8007352 <__smakebuf_r>
 8005842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005846:	f013 0201 	ands.w	r2, r3, #1
 800584a:	d00a      	beq.n	8005862 <__swsetup_r+0x9a>
 800584c:	2200      	movs	r2, #0
 800584e:	60a2      	str	r2, [r4, #8]
 8005850:	6962      	ldr	r2, [r4, #20]
 8005852:	4252      	negs	r2, r2
 8005854:	61a2      	str	r2, [r4, #24]
 8005856:	6922      	ldr	r2, [r4, #16]
 8005858:	b942      	cbnz	r2, 800586c <__swsetup_r+0xa4>
 800585a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800585e:	d1c5      	bne.n	80057ec <__swsetup_r+0x24>
 8005860:	bd38      	pop	{r3, r4, r5, pc}
 8005862:	0799      	lsls	r1, r3, #30
 8005864:	bf58      	it	pl
 8005866:	6962      	ldrpl	r2, [r4, #20]
 8005868:	60a2      	str	r2, [r4, #8]
 800586a:	e7f4      	b.n	8005856 <__swsetup_r+0x8e>
 800586c:	2000      	movs	r0, #0
 800586e:	e7f7      	b.n	8005860 <__swsetup_r+0x98>
 8005870:	20000018 	.word	0x20000018

08005874 <memset>:
 8005874:	4603      	mov	r3, r0
 8005876:	4402      	add	r2, r0
 8005878:	4293      	cmp	r3, r2
 800587a:	d100      	bne.n	800587e <memset+0xa>
 800587c:	4770      	bx	lr
 800587e:	f803 1b01 	strb.w	r1, [r3], #1
 8005882:	e7f9      	b.n	8005878 <memset+0x4>

08005884 <_localeconv_r>:
 8005884:	4800      	ldr	r0, [pc, #0]	@ (8005888 <_localeconv_r+0x4>)
 8005886:	4770      	bx	lr
 8005888:	20000158 	.word	0x20000158

0800588c <_close_r>:
 800588c:	b538      	push	{r3, r4, r5, lr}
 800588e:	2300      	movs	r3, #0
 8005890:	4d05      	ldr	r5, [pc, #20]	@ (80058a8 <_close_r+0x1c>)
 8005892:	4604      	mov	r4, r0
 8005894:	4608      	mov	r0, r1
 8005896:	602b      	str	r3, [r5, #0]
 8005898:	f7fc f915 	bl	8001ac6 <_close>
 800589c:	1c43      	adds	r3, r0, #1
 800589e:	d102      	bne.n	80058a6 <_close_r+0x1a>
 80058a0:	682b      	ldr	r3, [r5, #0]
 80058a2:	b103      	cbz	r3, 80058a6 <_close_r+0x1a>
 80058a4:	6023      	str	r3, [r4, #0]
 80058a6:	bd38      	pop	{r3, r4, r5, pc}
 80058a8:	20000444 	.word	0x20000444

080058ac <_lseek_r>:
 80058ac:	b538      	push	{r3, r4, r5, lr}
 80058ae:	4604      	mov	r4, r0
 80058b0:	4608      	mov	r0, r1
 80058b2:	4611      	mov	r1, r2
 80058b4:	2200      	movs	r2, #0
 80058b6:	4d05      	ldr	r5, [pc, #20]	@ (80058cc <_lseek_r+0x20>)
 80058b8:	602a      	str	r2, [r5, #0]
 80058ba:	461a      	mov	r2, r3
 80058bc:	f7fc f927 	bl	8001b0e <_lseek>
 80058c0:	1c43      	adds	r3, r0, #1
 80058c2:	d102      	bne.n	80058ca <_lseek_r+0x1e>
 80058c4:	682b      	ldr	r3, [r5, #0]
 80058c6:	b103      	cbz	r3, 80058ca <_lseek_r+0x1e>
 80058c8:	6023      	str	r3, [r4, #0]
 80058ca:	bd38      	pop	{r3, r4, r5, pc}
 80058cc:	20000444 	.word	0x20000444

080058d0 <_read_r>:
 80058d0:	b538      	push	{r3, r4, r5, lr}
 80058d2:	4604      	mov	r4, r0
 80058d4:	4608      	mov	r0, r1
 80058d6:	4611      	mov	r1, r2
 80058d8:	2200      	movs	r2, #0
 80058da:	4d05      	ldr	r5, [pc, #20]	@ (80058f0 <_read_r+0x20>)
 80058dc:	602a      	str	r2, [r5, #0]
 80058de:	461a      	mov	r2, r3
 80058e0:	f7fc f8d4 	bl	8001a8c <_read>
 80058e4:	1c43      	adds	r3, r0, #1
 80058e6:	d102      	bne.n	80058ee <_read_r+0x1e>
 80058e8:	682b      	ldr	r3, [r5, #0]
 80058ea:	b103      	cbz	r3, 80058ee <_read_r+0x1e>
 80058ec:	6023      	str	r3, [r4, #0]
 80058ee:	bd38      	pop	{r3, r4, r5, pc}
 80058f0:	20000444 	.word	0x20000444

080058f4 <_write_r>:
 80058f4:	b538      	push	{r3, r4, r5, lr}
 80058f6:	4604      	mov	r4, r0
 80058f8:	4608      	mov	r0, r1
 80058fa:	4611      	mov	r1, r2
 80058fc:	2200      	movs	r2, #0
 80058fe:	4d05      	ldr	r5, [pc, #20]	@ (8005914 <_write_r+0x20>)
 8005900:	602a      	str	r2, [r5, #0]
 8005902:	461a      	mov	r2, r3
 8005904:	f7fb fc62 	bl	80011cc <_write>
 8005908:	1c43      	adds	r3, r0, #1
 800590a:	d102      	bne.n	8005912 <_write_r+0x1e>
 800590c:	682b      	ldr	r3, [r5, #0]
 800590e:	b103      	cbz	r3, 8005912 <_write_r+0x1e>
 8005910:	6023      	str	r3, [r4, #0]
 8005912:	bd38      	pop	{r3, r4, r5, pc}
 8005914:	20000444 	.word	0x20000444

08005918 <__errno>:
 8005918:	4b01      	ldr	r3, [pc, #4]	@ (8005920 <__errno+0x8>)
 800591a:	6818      	ldr	r0, [r3, #0]
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	20000018 	.word	0x20000018

08005924 <__libc_init_array>:
 8005924:	b570      	push	{r4, r5, r6, lr}
 8005926:	2600      	movs	r6, #0
 8005928:	4d0c      	ldr	r5, [pc, #48]	@ (800595c <__libc_init_array+0x38>)
 800592a:	4c0d      	ldr	r4, [pc, #52]	@ (8005960 <__libc_init_array+0x3c>)
 800592c:	1b64      	subs	r4, r4, r5
 800592e:	10a4      	asrs	r4, r4, #2
 8005930:	42a6      	cmp	r6, r4
 8005932:	d109      	bne.n	8005948 <__libc_init_array+0x24>
 8005934:	f001 fe6e 	bl	8007614 <_init>
 8005938:	2600      	movs	r6, #0
 800593a:	4d0a      	ldr	r5, [pc, #40]	@ (8005964 <__libc_init_array+0x40>)
 800593c:	4c0a      	ldr	r4, [pc, #40]	@ (8005968 <__libc_init_array+0x44>)
 800593e:	1b64      	subs	r4, r4, r5
 8005940:	10a4      	asrs	r4, r4, #2
 8005942:	42a6      	cmp	r6, r4
 8005944:	d105      	bne.n	8005952 <__libc_init_array+0x2e>
 8005946:	bd70      	pop	{r4, r5, r6, pc}
 8005948:	f855 3b04 	ldr.w	r3, [r5], #4
 800594c:	4798      	blx	r3
 800594e:	3601      	adds	r6, #1
 8005950:	e7ee      	b.n	8005930 <__libc_init_array+0xc>
 8005952:	f855 3b04 	ldr.w	r3, [r5], #4
 8005956:	4798      	blx	r3
 8005958:	3601      	adds	r6, #1
 800595a:	e7f2      	b.n	8005942 <__libc_init_array+0x1e>
 800595c:	08007ecc 	.word	0x08007ecc
 8005960:	08007ecc 	.word	0x08007ecc
 8005964:	08007ecc 	.word	0x08007ecc
 8005968:	08007ed0 	.word	0x08007ed0

0800596c <__retarget_lock_init_recursive>:
 800596c:	4770      	bx	lr

0800596e <__retarget_lock_acquire_recursive>:
 800596e:	4770      	bx	lr

08005970 <__retarget_lock_release_recursive>:
 8005970:	4770      	bx	lr

08005972 <memchr>:
 8005972:	4603      	mov	r3, r0
 8005974:	b510      	push	{r4, lr}
 8005976:	b2c9      	uxtb	r1, r1
 8005978:	4402      	add	r2, r0
 800597a:	4293      	cmp	r3, r2
 800597c:	4618      	mov	r0, r3
 800597e:	d101      	bne.n	8005984 <memchr+0x12>
 8005980:	2000      	movs	r0, #0
 8005982:	e003      	b.n	800598c <memchr+0x1a>
 8005984:	7804      	ldrb	r4, [r0, #0]
 8005986:	3301      	adds	r3, #1
 8005988:	428c      	cmp	r4, r1
 800598a:	d1f6      	bne.n	800597a <memchr+0x8>
 800598c:	bd10      	pop	{r4, pc}

0800598e <quorem>:
 800598e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005992:	6903      	ldr	r3, [r0, #16]
 8005994:	690c      	ldr	r4, [r1, #16]
 8005996:	4607      	mov	r7, r0
 8005998:	42a3      	cmp	r3, r4
 800599a:	db7e      	blt.n	8005a9a <quorem+0x10c>
 800599c:	3c01      	subs	r4, #1
 800599e:	00a3      	lsls	r3, r4, #2
 80059a0:	f100 0514 	add.w	r5, r0, #20
 80059a4:	f101 0814 	add.w	r8, r1, #20
 80059a8:	9300      	str	r3, [sp, #0]
 80059aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80059ae:	9301      	str	r3, [sp, #4]
 80059b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80059b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059b8:	3301      	adds	r3, #1
 80059ba:	429a      	cmp	r2, r3
 80059bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80059c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80059c4:	d32e      	bcc.n	8005a24 <quorem+0x96>
 80059c6:	f04f 0a00 	mov.w	sl, #0
 80059ca:	46c4      	mov	ip, r8
 80059cc:	46ae      	mov	lr, r5
 80059ce:	46d3      	mov	fp, sl
 80059d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80059d4:	b298      	uxth	r0, r3
 80059d6:	fb06 a000 	mla	r0, r6, r0, sl
 80059da:	0c1b      	lsrs	r3, r3, #16
 80059dc:	0c02      	lsrs	r2, r0, #16
 80059de:	fb06 2303 	mla	r3, r6, r3, r2
 80059e2:	f8de 2000 	ldr.w	r2, [lr]
 80059e6:	b280      	uxth	r0, r0
 80059e8:	b292      	uxth	r2, r2
 80059ea:	1a12      	subs	r2, r2, r0
 80059ec:	445a      	add	r2, fp
 80059ee:	f8de 0000 	ldr.w	r0, [lr]
 80059f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80059fc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005a00:	b292      	uxth	r2, r2
 8005a02:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005a06:	45e1      	cmp	r9, ip
 8005a08:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005a0c:	f84e 2b04 	str.w	r2, [lr], #4
 8005a10:	d2de      	bcs.n	80059d0 <quorem+0x42>
 8005a12:	9b00      	ldr	r3, [sp, #0]
 8005a14:	58eb      	ldr	r3, [r5, r3]
 8005a16:	b92b      	cbnz	r3, 8005a24 <quorem+0x96>
 8005a18:	9b01      	ldr	r3, [sp, #4]
 8005a1a:	3b04      	subs	r3, #4
 8005a1c:	429d      	cmp	r5, r3
 8005a1e:	461a      	mov	r2, r3
 8005a20:	d32f      	bcc.n	8005a82 <quorem+0xf4>
 8005a22:	613c      	str	r4, [r7, #16]
 8005a24:	4638      	mov	r0, r7
 8005a26:	f001 f97f 	bl	8006d28 <__mcmp>
 8005a2a:	2800      	cmp	r0, #0
 8005a2c:	db25      	blt.n	8005a7a <quorem+0xec>
 8005a2e:	4629      	mov	r1, r5
 8005a30:	2000      	movs	r0, #0
 8005a32:	f858 2b04 	ldr.w	r2, [r8], #4
 8005a36:	f8d1 c000 	ldr.w	ip, [r1]
 8005a3a:	fa1f fe82 	uxth.w	lr, r2
 8005a3e:	fa1f f38c 	uxth.w	r3, ip
 8005a42:	eba3 030e 	sub.w	r3, r3, lr
 8005a46:	4403      	add	r3, r0
 8005a48:	0c12      	lsrs	r2, r2, #16
 8005a4a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005a4e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a58:	45c1      	cmp	r9, r8
 8005a5a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005a5e:	f841 3b04 	str.w	r3, [r1], #4
 8005a62:	d2e6      	bcs.n	8005a32 <quorem+0xa4>
 8005a64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a68:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a6c:	b922      	cbnz	r2, 8005a78 <quorem+0xea>
 8005a6e:	3b04      	subs	r3, #4
 8005a70:	429d      	cmp	r5, r3
 8005a72:	461a      	mov	r2, r3
 8005a74:	d30b      	bcc.n	8005a8e <quorem+0x100>
 8005a76:	613c      	str	r4, [r7, #16]
 8005a78:	3601      	adds	r6, #1
 8005a7a:	4630      	mov	r0, r6
 8005a7c:	b003      	add	sp, #12
 8005a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a82:	6812      	ldr	r2, [r2, #0]
 8005a84:	3b04      	subs	r3, #4
 8005a86:	2a00      	cmp	r2, #0
 8005a88:	d1cb      	bne.n	8005a22 <quorem+0x94>
 8005a8a:	3c01      	subs	r4, #1
 8005a8c:	e7c6      	b.n	8005a1c <quorem+0x8e>
 8005a8e:	6812      	ldr	r2, [r2, #0]
 8005a90:	3b04      	subs	r3, #4
 8005a92:	2a00      	cmp	r2, #0
 8005a94:	d1ef      	bne.n	8005a76 <quorem+0xe8>
 8005a96:	3c01      	subs	r4, #1
 8005a98:	e7ea      	b.n	8005a70 <quorem+0xe2>
 8005a9a:	2000      	movs	r0, #0
 8005a9c:	e7ee      	b.n	8005a7c <quorem+0xee>
	...

08005aa0 <_dtoa_r>:
 8005aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aa4:	4614      	mov	r4, r2
 8005aa6:	461d      	mov	r5, r3
 8005aa8:	69c7      	ldr	r7, [r0, #28]
 8005aaa:	b097      	sub	sp, #92	@ 0x5c
 8005aac:	4681      	mov	r9, r0
 8005aae:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005ab2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005ab4:	b97f      	cbnz	r7, 8005ad6 <_dtoa_r+0x36>
 8005ab6:	2010      	movs	r0, #16
 8005ab8:	f000 fe0e 	bl	80066d8 <malloc>
 8005abc:	4602      	mov	r2, r0
 8005abe:	f8c9 001c 	str.w	r0, [r9, #28]
 8005ac2:	b920      	cbnz	r0, 8005ace <_dtoa_r+0x2e>
 8005ac4:	21ef      	movs	r1, #239	@ 0xef
 8005ac6:	4bac      	ldr	r3, [pc, #688]	@ (8005d78 <_dtoa_r+0x2d8>)
 8005ac8:	48ac      	ldr	r0, [pc, #688]	@ (8005d7c <_dtoa_r+0x2dc>)
 8005aca:	f001 fcf3 	bl	80074b4 <__assert_func>
 8005ace:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005ad2:	6007      	str	r7, [r0, #0]
 8005ad4:	60c7      	str	r7, [r0, #12]
 8005ad6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005ada:	6819      	ldr	r1, [r3, #0]
 8005adc:	b159      	cbz	r1, 8005af6 <_dtoa_r+0x56>
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	4093      	lsls	r3, r2
 8005ae4:	604a      	str	r2, [r1, #4]
 8005ae6:	608b      	str	r3, [r1, #8]
 8005ae8:	4648      	mov	r0, r9
 8005aea:	f000 feeb 	bl	80068c4 <_Bfree>
 8005aee:	2200      	movs	r2, #0
 8005af0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005af4:	601a      	str	r2, [r3, #0]
 8005af6:	1e2b      	subs	r3, r5, #0
 8005af8:	bfaf      	iteee	ge
 8005afa:	2300      	movge	r3, #0
 8005afc:	2201      	movlt	r2, #1
 8005afe:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005b02:	9307      	strlt	r3, [sp, #28]
 8005b04:	bfa8      	it	ge
 8005b06:	6033      	strge	r3, [r6, #0]
 8005b08:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005b0c:	4b9c      	ldr	r3, [pc, #624]	@ (8005d80 <_dtoa_r+0x2e0>)
 8005b0e:	bfb8      	it	lt
 8005b10:	6032      	strlt	r2, [r6, #0]
 8005b12:	ea33 0308 	bics.w	r3, r3, r8
 8005b16:	d112      	bne.n	8005b3e <_dtoa_r+0x9e>
 8005b18:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005b1c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005b1e:	6013      	str	r3, [r2, #0]
 8005b20:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005b24:	4323      	orrs	r3, r4
 8005b26:	f000 855e 	beq.w	80065e6 <_dtoa_r+0xb46>
 8005b2a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005b2c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005d84 <_dtoa_r+0x2e4>
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	f000 8560 	beq.w	80065f6 <_dtoa_r+0xb56>
 8005b36:	f10a 0303 	add.w	r3, sl, #3
 8005b3a:	f000 bd5a 	b.w	80065f2 <_dtoa_r+0xb52>
 8005b3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b42:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005b46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	f7fa ff2b 	bl	80009a8 <__aeabi_dcmpeq>
 8005b52:	4607      	mov	r7, r0
 8005b54:	b158      	cbz	r0, 8005b6e <_dtoa_r+0xce>
 8005b56:	2301      	movs	r3, #1
 8005b58:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005b5a:	6013      	str	r3, [r2, #0]
 8005b5c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005b5e:	b113      	cbz	r3, 8005b66 <_dtoa_r+0xc6>
 8005b60:	4b89      	ldr	r3, [pc, #548]	@ (8005d88 <_dtoa_r+0x2e8>)
 8005b62:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005b64:	6013      	str	r3, [r2, #0]
 8005b66:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005d8c <_dtoa_r+0x2ec>
 8005b6a:	f000 bd44 	b.w	80065f6 <_dtoa_r+0xb56>
 8005b6e:	ab14      	add	r3, sp, #80	@ 0x50
 8005b70:	9301      	str	r3, [sp, #4]
 8005b72:	ab15      	add	r3, sp, #84	@ 0x54
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	4648      	mov	r0, r9
 8005b78:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005b7c:	f001 f984 	bl	8006e88 <__d2b>
 8005b80:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005b84:	9003      	str	r0, [sp, #12]
 8005b86:	2e00      	cmp	r6, #0
 8005b88:	d078      	beq.n	8005c7c <_dtoa_r+0x1dc>
 8005b8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b90:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005b94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b98:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005b9c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005ba0:	9712      	str	r7, [sp, #72]	@ 0x48
 8005ba2:	4619      	mov	r1, r3
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	4b7a      	ldr	r3, [pc, #488]	@ (8005d90 <_dtoa_r+0x2f0>)
 8005ba8:	f7fa fade 	bl	8000168 <__aeabi_dsub>
 8005bac:	a36c      	add	r3, pc, #432	@ (adr r3, 8005d60 <_dtoa_r+0x2c0>)
 8005bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb2:	f7fa fc91 	bl	80004d8 <__aeabi_dmul>
 8005bb6:	a36c      	add	r3, pc, #432	@ (adr r3, 8005d68 <_dtoa_r+0x2c8>)
 8005bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bbc:	f7fa fad6 	bl	800016c <__adddf3>
 8005bc0:	4604      	mov	r4, r0
 8005bc2:	4630      	mov	r0, r6
 8005bc4:	460d      	mov	r5, r1
 8005bc6:	f7fa fc1d 	bl	8000404 <__aeabi_i2d>
 8005bca:	a369      	add	r3, pc, #420	@ (adr r3, 8005d70 <_dtoa_r+0x2d0>)
 8005bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd0:	f7fa fc82 	bl	80004d8 <__aeabi_dmul>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	4620      	mov	r0, r4
 8005bda:	4629      	mov	r1, r5
 8005bdc:	f7fa fac6 	bl	800016c <__adddf3>
 8005be0:	4604      	mov	r4, r0
 8005be2:	460d      	mov	r5, r1
 8005be4:	f7fa ff28 	bl	8000a38 <__aeabi_d2iz>
 8005be8:	2200      	movs	r2, #0
 8005bea:	4607      	mov	r7, r0
 8005bec:	2300      	movs	r3, #0
 8005bee:	4620      	mov	r0, r4
 8005bf0:	4629      	mov	r1, r5
 8005bf2:	f7fa fee3 	bl	80009bc <__aeabi_dcmplt>
 8005bf6:	b140      	cbz	r0, 8005c0a <_dtoa_r+0x16a>
 8005bf8:	4638      	mov	r0, r7
 8005bfa:	f7fa fc03 	bl	8000404 <__aeabi_i2d>
 8005bfe:	4622      	mov	r2, r4
 8005c00:	462b      	mov	r3, r5
 8005c02:	f7fa fed1 	bl	80009a8 <__aeabi_dcmpeq>
 8005c06:	b900      	cbnz	r0, 8005c0a <_dtoa_r+0x16a>
 8005c08:	3f01      	subs	r7, #1
 8005c0a:	2f16      	cmp	r7, #22
 8005c0c:	d854      	bhi.n	8005cb8 <_dtoa_r+0x218>
 8005c0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c12:	4b60      	ldr	r3, [pc, #384]	@ (8005d94 <_dtoa_r+0x2f4>)
 8005c14:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c1c:	f7fa fece 	bl	80009bc <__aeabi_dcmplt>
 8005c20:	2800      	cmp	r0, #0
 8005c22:	d04b      	beq.n	8005cbc <_dtoa_r+0x21c>
 8005c24:	2300      	movs	r3, #0
 8005c26:	3f01      	subs	r7, #1
 8005c28:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005c2a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005c2c:	1b9b      	subs	r3, r3, r6
 8005c2e:	1e5a      	subs	r2, r3, #1
 8005c30:	bf49      	itett	mi
 8005c32:	f1c3 0301 	rsbmi	r3, r3, #1
 8005c36:	2300      	movpl	r3, #0
 8005c38:	9304      	strmi	r3, [sp, #16]
 8005c3a:	2300      	movmi	r3, #0
 8005c3c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c3e:	bf54      	ite	pl
 8005c40:	9304      	strpl	r3, [sp, #16]
 8005c42:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005c44:	2f00      	cmp	r7, #0
 8005c46:	db3b      	blt.n	8005cc0 <_dtoa_r+0x220>
 8005c48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c4a:	970e      	str	r7, [sp, #56]	@ 0x38
 8005c4c:	443b      	add	r3, r7
 8005c4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c50:	2300      	movs	r3, #0
 8005c52:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c54:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c56:	2b09      	cmp	r3, #9
 8005c58:	d865      	bhi.n	8005d26 <_dtoa_r+0x286>
 8005c5a:	2b05      	cmp	r3, #5
 8005c5c:	bfc4      	itt	gt
 8005c5e:	3b04      	subgt	r3, #4
 8005c60:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005c62:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c64:	bfc8      	it	gt
 8005c66:	2400      	movgt	r4, #0
 8005c68:	f1a3 0302 	sub.w	r3, r3, #2
 8005c6c:	bfd8      	it	le
 8005c6e:	2401      	movle	r4, #1
 8005c70:	2b03      	cmp	r3, #3
 8005c72:	d864      	bhi.n	8005d3e <_dtoa_r+0x29e>
 8005c74:	e8df f003 	tbb	[pc, r3]
 8005c78:	2c385553 	.word	0x2c385553
 8005c7c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005c80:	441e      	add	r6, r3
 8005c82:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005c86:	2b20      	cmp	r3, #32
 8005c88:	bfc1      	itttt	gt
 8005c8a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005c8e:	fa08 f803 	lslgt.w	r8, r8, r3
 8005c92:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005c96:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005c9a:	bfd6      	itet	le
 8005c9c:	f1c3 0320 	rsble	r3, r3, #32
 8005ca0:	ea48 0003 	orrgt.w	r0, r8, r3
 8005ca4:	fa04 f003 	lslle.w	r0, r4, r3
 8005ca8:	f7fa fb9c 	bl	80003e4 <__aeabi_ui2d>
 8005cac:	2201      	movs	r2, #1
 8005cae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005cb2:	3e01      	subs	r6, #1
 8005cb4:	9212      	str	r2, [sp, #72]	@ 0x48
 8005cb6:	e774      	b.n	8005ba2 <_dtoa_r+0x102>
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e7b5      	b.n	8005c28 <_dtoa_r+0x188>
 8005cbc:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005cbe:	e7b4      	b.n	8005c2a <_dtoa_r+0x18a>
 8005cc0:	9b04      	ldr	r3, [sp, #16]
 8005cc2:	1bdb      	subs	r3, r3, r7
 8005cc4:	9304      	str	r3, [sp, #16]
 8005cc6:	427b      	negs	r3, r7
 8005cc8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cca:	2300      	movs	r3, #0
 8005ccc:	930e      	str	r3, [sp, #56]	@ 0x38
 8005cce:	e7c1      	b.n	8005c54 <_dtoa_r+0x1b4>
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005cd4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005cd6:	eb07 0b03 	add.w	fp, r7, r3
 8005cda:	f10b 0301 	add.w	r3, fp, #1
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	9308      	str	r3, [sp, #32]
 8005ce2:	bfb8      	it	lt
 8005ce4:	2301      	movlt	r3, #1
 8005ce6:	e006      	b.n	8005cf6 <_dtoa_r+0x256>
 8005ce8:	2301      	movs	r3, #1
 8005cea:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005cec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	dd28      	ble.n	8005d44 <_dtoa_r+0x2a4>
 8005cf2:	469b      	mov	fp, r3
 8005cf4:	9308      	str	r3, [sp, #32]
 8005cf6:	2100      	movs	r1, #0
 8005cf8:	2204      	movs	r2, #4
 8005cfa:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005cfe:	f102 0514 	add.w	r5, r2, #20
 8005d02:	429d      	cmp	r5, r3
 8005d04:	d926      	bls.n	8005d54 <_dtoa_r+0x2b4>
 8005d06:	6041      	str	r1, [r0, #4]
 8005d08:	4648      	mov	r0, r9
 8005d0a:	f000 fd9b 	bl	8006844 <_Balloc>
 8005d0e:	4682      	mov	sl, r0
 8005d10:	2800      	cmp	r0, #0
 8005d12:	d143      	bne.n	8005d9c <_dtoa_r+0x2fc>
 8005d14:	4602      	mov	r2, r0
 8005d16:	f240 11af 	movw	r1, #431	@ 0x1af
 8005d1a:	4b1f      	ldr	r3, [pc, #124]	@ (8005d98 <_dtoa_r+0x2f8>)
 8005d1c:	e6d4      	b.n	8005ac8 <_dtoa_r+0x28>
 8005d1e:	2300      	movs	r3, #0
 8005d20:	e7e3      	b.n	8005cea <_dtoa_r+0x24a>
 8005d22:	2300      	movs	r3, #0
 8005d24:	e7d5      	b.n	8005cd2 <_dtoa_r+0x232>
 8005d26:	2401      	movs	r4, #1
 8005d28:	2300      	movs	r3, #0
 8005d2a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005d2c:	9320      	str	r3, [sp, #128]	@ 0x80
 8005d2e:	f04f 3bff 	mov.w	fp, #4294967295
 8005d32:	2200      	movs	r2, #0
 8005d34:	2312      	movs	r3, #18
 8005d36:	f8cd b020 	str.w	fp, [sp, #32]
 8005d3a:	9221      	str	r2, [sp, #132]	@ 0x84
 8005d3c:	e7db      	b.n	8005cf6 <_dtoa_r+0x256>
 8005d3e:	2301      	movs	r3, #1
 8005d40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d42:	e7f4      	b.n	8005d2e <_dtoa_r+0x28e>
 8005d44:	f04f 0b01 	mov.w	fp, #1
 8005d48:	465b      	mov	r3, fp
 8005d4a:	f8cd b020 	str.w	fp, [sp, #32]
 8005d4e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005d52:	e7d0      	b.n	8005cf6 <_dtoa_r+0x256>
 8005d54:	3101      	adds	r1, #1
 8005d56:	0052      	lsls	r2, r2, #1
 8005d58:	e7d1      	b.n	8005cfe <_dtoa_r+0x25e>
 8005d5a:	bf00      	nop
 8005d5c:	f3af 8000 	nop.w
 8005d60:	636f4361 	.word	0x636f4361
 8005d64:	3fd287a7 	.word	0x3fd287a7
 8005d68:	8b60c8b3 	.word	0x8b60c8b3
 8005d6c:	3fc68a28 	.word	0x3fc68a28
 8005d70:	509f79fb 	.word	0x509f79fb
 8005d74:	3fd34413 	.word	0x3fd34413
 8005d78:	08007b8f 	.word	0x08007b8f
 8005d7c:	08007ba6 	.word	0x08007ba6
 8005d80:	7ff00000 	.word	0x7ff00000
 8005d84:	08007b8b 	.word	0x08007b8b
 8005d88:	08007b5f 	.word	0x08007b5f
 8005d8c:	08007b5e 	.word	0x08007b5e
 8005d90:	3ff80000 	.word	0x3ff80000
 8005d94:	08007cf8 	.word	0x08007cf8
 8005d98:	08007bfe 	.word	0x08007bfe
 8005d9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005da0:	6018      	str	r0, [r3, #0]
 8005da2:	9b08      	ldr	r3, [sp, #32]
 8005da4:	2b0e      	cmp	r3, #14
 8005da6:	f200 80a1 	bhi.w	8005eec <_dtoa_r+0x44c>
 8005daa:	2c00      	cmp	r4, #0
 8005dac:	f000 809e 	beq.w	8005eec <_dtoa_r+0x44c>
 8005db0:	2f00      	cmp	r7, #0
 8005db2:	dd33      	ble.n	8005e1c <_dtoa_r+0x37c>
 8005db4:	4b9c      	ldr	r3, [pc, #624]	@ (8006028 <_dtoa_r+0x588>)
 8005db6:	f007 020f 	and.w	r2, r7, #15
 8005dba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005dbe:	05f8      	lsls	r0, r7, #23
 8005dc0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005dc4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005dc8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005dcc:	d516      	bpl.n	8005dfc <_dtoa_r+0x35c>
 8005dce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005dd2:	4b96      	ldr	r3, [pc, #600]	@ (800602c <_dtoa_r+0x58c>)
 8005dd4:	2603      	movs	r6, #3
 8005dd6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005dda:	f7fa fca7 	bl	800072c <__aeabi_ddiv>
 8005dde:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005de2:	f004 040f 	and.w	r4, r4, #15
 8005de6:	4d91      	ldr	r5, [pc, #580]	@ (800602c <_dtoa_r+0x58c>)
 8005de8:	b954      	cbnz	r4, 8005e00 <_dtoa_r+0x360>
 8005dea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005dee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005df2:	f7fa fc9b 	bl	800072c <__aeabi_ddiv>
 8005df6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005dfa:	e028      	b.n	8005e4e <_dtoa_r+0x3ae>
 8005dfc:	2602      	movs	r6, #2
 8005dfe:	e7f2      	b.n	8005de6 <_dtoa_r+0x346>
 8005e00:	07e1      	lsls	r1, r4, #31
 8005e02:	d508      	bpl.n	8005e16 <_dtoa_r+0x376>
 8005e04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005e08:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005e0c:	f7fa fb64 	bl	80004d8 <__aeabi_dmul>
 8005e10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005e14:	3601      	adds	r6, #1
 8005e16:	1064      	asrs	r4, r4, #1
 8005e18:	3508      	adds	r5, #8
 8005e1a:	e7e5      	b.n	8005de8 <_dtoa_r+0x348>
 8005e1c:	f000 80af 	beq.w	8005f7e <_dtoa_r+0x4de>
 8005e20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e24:	427c      	negs	r4, r7
 8005e26:	4b80      	ldr	r3, [pc, #512]	@ (8006028 <_dtoa_r+0x588>)
 8005e28:	f004 020f 	and.w	r2, r4, #15
 8005e2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e34:	f7fa fb50 	bl	80004d8 <__aeabi_dmul>
 8005e38:	2602      	movs	r6, #2
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e40:	4d7a      	ldr	r5, [pc, #488]	@ (800602c <_dtoa_r+0x58c>)
 8005e42:	1124      	asrs	r4, r4, #4
 8005e44:	2c00      	cmp	r4, #0
 8005e46:	f040 808f 	bne.w	8005f68 <_dtoa_r+0x4c8>
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d1d3      	bne.n	8005df6 <_dtoa_r+0x356>
 8005e4e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005e52:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	f000 8094 	beq.w	8005f82 <_dtoa_r+0x4e2>
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	4620      	mov	r0, r4
 8005e5e:	4629      	mov	r1, r5
 8005e60:	4b73      	ldr	r3, [pc, #460]	@ (8006030 <_dtoa_r+0x590>)
 8005e62:	f7fa fdab 	bl	80009bc <__aeabi_dcmplt>
 8005e66:	2800      	cmp	r0, #0
 8005e68:	f000 808b 	beq.w	8005f82 <_dtoa_r+0x4e2>
 8005e6c:	9b08      	ldr	r3, [sp, #32]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	f000 8087 	beq.w	8005f82 <_dtoa_r+0x4e2>
 8005e74:	f1bb 0f00 	cmp.w	fp, #0
 8005e78:	dd34      	ble.n	8005ee4 <_dtoa_r+0x444>
 8005e7a:	4620      	mov	r0, r4
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	4629      	mov	r1, r5
 8005e80:	4b6c      	ldr	r3, [pc, #432]	@ (8006034 <_dtoa_r+0x594>)
 8005e82:	f7fa fb29 	bl	80004d8 <__aeabi_dmul>
 8005e86:	465c      	mov	r4, fp
 8005e88:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e8c:	f107 38ff 	add.w	r8, r7, #4294967295
 8005e90:	3601      	adds	r6, #1
 8005e92:	4630      	mov	r0, r6
 8005e94:	f7fa fab6 	bl	8000404 <__aeabi_i2d>
 8005e98:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005e9c:	f7fa fb1c 	bl	80004d8 <__aeabi_dmul>
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	4b65      	ldr	r3, [pc, #404]	@ (8006038 <_dtoa_r+0x598>)
 8005ea4:	f7fa f962 	bl	800016c <__adddf3>
 8005ea8:	4605      	mov	r5, r0
 8005eaa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005eae:	2c00      	cmp	r4, #0
 8005eb0:	d16a      	bne.n	8005f88 <_dtoa_r+0x4e8>
 8005eb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	4b60      	ldr	r3, [pc, #384]	@ (800603c <_dtoa_r+0x59c>)
 8005eba:	f7fa f955 	bl	8000168 <__aeabi_dsub>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005ec6:	462a      	mov	r2, r5
 8005ec8:	4633      	mov	r3, r6
 8005eca:	f7fa fd95 	bl	80009f8 <__aeabi_dcmpgt>
 8005ece:	2800      	cmp	r0, #0
 8005ed0:	f040 8298 	bne.w	8006404 <_dtoa_r+0x964>
 8005ed4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ed8:	462a      	mov	r2, r5
 8005eda:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005ede:	f7fa fd6d 	bl	80009bc <__aeabi_dcmplt>
 8005ee2:	bb38      	cbnz	r0, 8005f34 <_dtoa_r+0x494>
 8005ee4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005ee8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005eec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	f2c0 8157 	blt.w	80061a2 <_dtoa_r+0x702>
 8005ef4:	2f0e      	cmp	r7, #14
 8005ef6:	f300 8154 	bgt.w	80061a2 <_dtoa_r+0x702>
 8005efa:	4b4b      	ldr	r3, [pc, #300]	@ (8006028 <_dtoa_r+0x588>)
 8005efc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005f00:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f04:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005f08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	f280 80e5 	bge.w	80060da <_dtoa_r+0x63a>
 8005f10:	9b08      	ldr	r3, [sp, #32]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	f300 80e1 	bgt.w	80060da <_dtoa_r+0x63a>
 8005f18:	d10c      	bne.n	8005f34 <_dtoa_r+0x494>
 8005f1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	4b46      	ldr	r3, [pc, #280]	@ (800603c <_dtoa_r+0x59c>)
 8005f22:	f7fa fad9 	bl	80004d8 <__aeabi_dmul>
 8005f26:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f2a:	f7fa fd5b 	bl	80009e4 <__aeabi_dcmpge>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	f000 8266 	beq.w	8006400 <_dtoa_r+0x960>
 8005f34:	2400      	movs	r4, #0
 8005f36:	4625      	mov	r5, r4
 8005f38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f3a:	4656      	mov	r6, sl
 8005f3c:	ea6f 0803 	mvn.w	r8, r3
 8005f40:	2700      	movs	r7, #0
 8005f42:	4621      	mov	r1, r4
 8005f44:	4648      	mov	r0, r9
 8005f46:	f000 fcbd 	bl	80068c4 <_Bfree>
 8005f4a:	2d00      	cmp	r5, #0
 8005f4c:	f000 80bd 	beq.w	80060ca <_dtoa_r+0x62a>
 8005f50:	b12f      	cbz	r7, 8005f5e <_dtoa_r+0x4be>
 8005f52:	42af      	cmp	r7, r5
 8005f54:	d003      	beq.n	8005f5e <_dtoa_r+0x4be>
 8005f56:	4639      	mov	r1, r7
 8005f58:	4648      	mov	r0, r9
 8005f5a:	f000 fcb3 	bl	80068c4 <_Bfree>
 8005f5e:	4629      	mov	r1, r5
 8005f60:	4648      	mov	r0, r9
 8005f62:	f000 fcaf 	bl	80068c4 <_Bfree>
 8005f66:	e0b0      	b.n	80060ca <_dtoa_r+0x62a>
 8005f68:	07e2      	lsls	r2, r4, #31
 8005f6a:	d505      	bpl.n	8005f78 <_dtoa_r+0x4d8>
 8005f6c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005f70:	f7fa fab2 	bl	80004d8 <__aeabi_dmul>
 8005f74:	2301      	movs	r3, #1
 8005f76:	3601      	adds	r6, #1
 8005f78:	1064      	asrs	r4, r4, #1
 8005f7a:	3508      	adds	r5, #8
 8005f7c:	e762      	b.n	8005e44 <_dtoa_r+0x3a4>
 8005f7e:	2602      	movs	r6, #2
 8005f80:	e765      	b.n	8005e4e <_dtoa_r+0x3ae>
 8005f82:	46b8      	mov	r8, r7
 8005f84:	9c08      	ldr	r4, [sp, #32]
 8005f86:	e784      	b.n	8005e92 <_dtoa_r+0x3f2>
 8005f88:	4b27      	ldr	r3, [pc, #156]	@ (8006028 <_dtoa_r+0x588>)
 8005f8a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f8c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005f90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f94:	4454      	add	r4, sl
 8005f96:	2900      	cmp	r1, #0
 8005f98:	d054      	beq.n	8006044 <_dtoa_r+0x5a4>
 8005f9a:	2000      	movs	r0, #0
 8005f9c:	4928      	ldr	r1, [pc, #160]	@ (8006040 <_dtoa_r+0x5a0>)
 8005f9e:	f7fa fbc5 	bl	800072c <__aeabi_ddiv>
 8005fa2:	4633      	mov	r3, r6
 8005fa4:	462a      	mov	r2, r5
 8005fa6:	f7fa f8df 	bl	8000168 <__aeabi_dsub>
 8005faa:	4656      	mov	r6, sl
 8005fac:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005fb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fb4:	f7fa fd40 	bl	8000a38 <__aeabi_d2iz>
 8005fb8:	4605      	mov	r5, r0
 8005fba:	f7fa fa23 	bl	8000404 <__aeabi_i2d>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fc6:	f7fa f8cf 	bl	8000168 <__aeabi_dsub>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	460b      	mov	r3, r1
 8005fce:	3530      	adds	r5, #48	@ 0x30
 8005fd0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005fd4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005fd8:	f806 5b01 	strb.w	r5, [r6], #1
 8005fdc:	f7fa fcee 	bl	80009bc <__aeabi_dcmplt>
 8005fe0:	2800      	cmp	r0, #0
 8005fe2:	d172      	bne.n	80060ca <_dtoa_r+0x62a>
 8005fe4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fe8:	2000      	movs	r0, #0
 8005fea:	4911      	ldr	r1, [pc, #68]	@ (8006030 <_dtoa_r+0x590>)
 8005fec:	f7fa f8bc 	bl	8000168 <__aeabi_dsub>
 8005ff0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005ff4:	f7fa fce2 	bl	80009bc <__aeabi_dcmplt>
 8005ff8:	2800      	cmp	r0, #0
 8005ffa:	f040 80b4 	bne.w	8006166 <_dtoa_r+0x6c6>
 8005ffe:	42a6      	cmp	r6, r4
 8006000:	f43f af70 	beq.w	8005ee4 <_dtoa_r+0x444>
 8006004:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006008:	2200      	movs	r2, #0
 800600a:	4b0a      	ldr	r3, [pc, #40]	@ (8006034 <_dtoa_r+0x594>)
 800600c:	f7fa fa64 	bl	80004d8 <__aeabi_dmul>
 8006010:	2200      	movs	r2, #0
 8006012:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006016:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800601a:	4b06      	ldr	r3, [pc, #24]	@ (8006034 <_dtoa_r+0x594>)
 800601c:	f7fa fa5c 	bl	80004d8 <__aeabi_dmul>
 8006020:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006024:	e7c4      	b.n	8005fb0 <_dtoa_r+0x510>
 8006026:	bf00      	nop
 8006028:	08007cf8 	.word	0x08007cf8
 800602c:	08007cd0 	.word	0x08007cd0
 8006030:	3ff00000 	.word	0x3ff00000
 8006034:	40240000 	.word	0x40240000
 8006038:	401c0000 	.word	0x401c0000
 800603c:	40140000 	.word	0x40140000
 8006040:	3fe00000 	.word	0x3fe00000
 8006044:	4631      	mov	r1, r6
 8006046:	4628      	mov	r0, r5
 8006048:	f7fa fa46 	bl	80004d8 <__aeabi_dmul>
 800604c:	4656      	mov	r6, sl
 800604e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006052:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006054:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006058:	f7fa fcee 	bl	8000a38 <__aeabi_d2iz>
 800605c:	4605      	mov	r5, r0
 800605e:	f7fa f9d1 	bl	8000404 <__aeabi_i2d>
 8006062:	4602      	mov	r2, r0
 8006064:	460b      	mov	r3, r1
 8006066:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800606a:	f7fa f87d 	bl	8000168 <__aeabi_dsub>
 800606e:	4602      	mov	r2, r0
 8006070:	460b      	mov	r3, r1
 8006072:	3530      	adds	r5, #48	@ 0x30
 8006074:	f806 5b01 	strb.w	r5, [r6], #1
 8006078:	42a6      	cmp	r6, r4
 800607a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800607e:	f04f 0200 	mov.w	r2, #0
 8006082:	d124      	bne.n	80060ce <_dtoa_r+0x62e>
 8006084:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006088:	4bae      	ldr	r3, [pc, #696]	@ (8006344 <_dtoa_r+0x8a4>)
 800608a:	f7fa f86f 	bl	800016c <__adddf3>
 800608e:	4602      	mov	r2, r0
 8006090:	460b      	mov	r3, r1
 8006092:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006096:	f7fa fcaf 	bl	80009f8 <__aeabi_dcmpgt>
 800609a:	2800      	cmp	r0, #0
 800609c:	d163      	bne.n	8006166 <_dtoa_r+0x6c6>
 800609e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80060a2:	2000      	movs	r0, #0
 80060a4:	49a7      	ldr	r1, [pc, #668]	@ (8006344 <_dtoa_r+0x8a4>)
 80060a6:	f7fa f85f 	bl	8000168 <__aeabi_dsub>
 80060aa:	4602      	mov	r2, r0
 80060ac:	460b      	mov	r3, r1
 80060ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060b2:	f7fa fc83 	bl	80009bc <__aeabi_dcmplt>
 80060b6:	2800      	cmp	r0, #0
 80060b8:	f43f af14 	beq.w	8005ee4 <_dtoa_r+0x444>
 80060bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80060be:	1e73      	subs	r3, r6, #1
 80060c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80060c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80060c6:	2b30      	cmp	r3, #48	@ 0x30
 80060c8:	d0f8      	beq.n	80060bc <_dtoa_r+0x61c>
 80060ca:	4647      	mov	r7, r8
 80060cc:	e03b      	b.n	8006146 <_dtoa_r+0x6a6>
 80060ce:	4b9e      	ldr	r3, [pc, #632]	@ (8006348 <_dtoa_r+0x8a8>)
 80060d0:	f7fa fa02 	bl	80004d8 <__aeabi_dmul>
 80060d4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80060d8:	e7bc      	b.n	8006054 <_dtoa_r+0x5b4>
 80060da:	4656      	mov	r6, sl
 80060dc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80060e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060e4:	4620      	mov	r0, r4
 80060e6:	4629      	mov	r1, r5
 80060e8:	f7fa fb20 	bl	800072c <__aeabi_ddiv>
 80060ec:	f7fa fca4 	bl	8000a38 <__aeabi_d2iz>
 80060f0:	4680      	mov	r8, r0
 80060f2:	f7fa f987 	bl	8000404 <__aeabi_i2d>
 80060f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060fa:	f7fa f9ed 	bl	80004d8 <__aeabi_dmul>
 80060fe:	4602      	mov	r2, r0
 8006100:	460b      	mov	r3, r1
 8006102:	4620      	mov	r0, r4
 8006104:	4629      	mov	r1, r5
 8006106:	f7fa f82f 	bl	8000168 <__aeabi_dsub>
 800610a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800610e:	9d08      	ldr	r5, [sp, #32]
 8006110:	f806 4b01 	strb.w	r4, [r6], #1
 8006114:	eba6 040a 	sub.w	r4, r6, sl
 8006118:	42a5      	cmp	r5, r4
 800611a:	4602      	mov	r2, r0
 800611c:	460b      	mov	r3, r1
 800611e:	d133      	bne.n	8006188 <_dtoa_r+0x6e8>
 8006120:	f7fa f824 	bl	800016c <__adddf3>
 8006124:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006128:	4604      	mov	r4, r0
 800612a:	460d      	mov	r5, r1
 800612c:	f7fa fc64 	bl	80009f8 <__aeabi_dcmpgt>
 8006130:	b9c0      	cbnz	r0, 8006164 <_dtoa_r+0x6c4>
 8006132:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006136:	4620      	mov	r0, r4
 8006138:	4629      	mov	r1, r5
 800613a:	f7fa fc35 	bl	80009a8 <__aeabi_dcmpeq>
 800613e:	b110      	cbz	r0, 8006146 <_dtoa_r+0x6a6>
 8006140:	f018 0f01 	tst.w	r8, #1
 8006144:	d10e      	bne.n	8006164 <_dtoa_r+0x6c4>
 8006146:	4648      	mov	r0, r9
 8006148:	9903      	ldr	r1, [sp, #12]
 800614a:	f000 fbbb 	bl	80068c4 <_Bfree>
 800614e:	2300      	movs	r3, #0
 8006150:	7033      	strb	r3, [r6, #0]
 8006152:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006154:	3701      	adds	r7, #1
 8006156:	601f      	str	r7, [r3, #0]
 8006158:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800615a:	2b00      	cmp	r3, #0
 800615c:	f000 824b 	beq.w	80065f6 <_dtoa_r+0xb56>
 8006160:	601e      	str	r6, [r3, #0]
 8006162:	e248      	b.n	80065f6 <_dtoa_r+0xb56>
 8006164:	46b8      	mov	r8, r7
 8006166:	4633      	mov	r3, r6
 8006168:	461e      	mov	r6, r3
 800616a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800616e:	2a39      	cmp	r2, #57	@ 0x39
 8006170:	d106      	bne.n	8006180 <_dtoa_r+0x6e0>
 8006172:	459a      	cmp	sl, r3
 8006174:	d1f8      	bne.n	8006168 <_dtoa_r+0x6c8>
 8006176:	2230      	movs	r2, #48	@ 0x30
 8006178:	f108 0801 	add.w	r8, r8, #1
 800617c:	f88a 2000 	strb.w	r2, [sl]
 8006180:	781a      	ldrb	r2, [r3, #0]
 8006182:	3201      	adds	r2, #1
 8006184:	701a      	strb	r2, [r3, #0]
 8006186:	e7a0      	b.n	80060ca <_dtoa_r+0x62a>
 8006188:	2200      	movs	r2, #0
 800618a:	4b6f      	ldr	r3, [pc, #444]	@ (8006348 <_dtoa_r+0x8a8>)
 800618c:	f7fa f9a4 	bl	80004d8 <__aeabi_dmul>
 8006190:	2200      	movs	r2, #0
 8006192:	2300      	movs	r3, #0
 8006194:	4604      	mov	r4, r0
 8006196:	460d      	mov	r5, r1
 8006198:	f7fa fc06 	bl	80009a8 <__aeabi_dcmpeq>
 800619c:	2800      	cmp	r0, #0
 800619e:	d09f      	beq.n	80060e0 <_dtoa_r+0x640>
 80061a0:	e7d1      	b.n	8006146 <_dtoa_r+0x6a6>
 80061a2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80061a4:	2a00      	cmp	r2, #0
 80061a6:	f000 80ea 	beq.w	800637e <_dtoa_r+0x8de>
 80061aa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80061ac:	2a01      	cmp	r2, #1
 80061ae:	f300 80cd 	bgt.w	800634c <_dtoa_r+0x8ac>
 80061b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80061b4:	2a00      	cmp	r2, #0
 80061b6:	f000 80c1 	beq.w	800633c <_dtoa_r+0x89c>
 80061ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80061be:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80061c0:	9e04      	ldr	r6, [sp, #16]
 80061c2:	9a04      	ldr	r2, [sp, #16]
 80061c4:	2101      	movs	r1, #1
 80061c6:	441a      	add	r2, r3
 80061c8:	9204      	str	r2, [sp, #16]
 80061ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061cc:	4648      	mov	r0, r9
 80061ce:	441a      	add	r2, r3
 80061d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80061d2:	f000 fc2b 	bl	8006a2c <__i2b>
 80061d6:	4605      	mov	r5, r0
 80061d8:	b166      	cbz	r6, 80061f4 <_dtoa_r+0x754>
 80061da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061dc:	2b00      	cmp	r3, #0
 80061de:	dd09      	ble.n	80061f4 <_dtoa_r+0x754>
 80061e0:	42b3      	cmp	r3, r6
 80061e2:	bfa8      	it	ge
 80061e4:	4633      	movge	r3, r6
 80061e6:	9a04      	ldr	r2, [sp, #16]
 80061e8:	1af6      	subs	r6, r6, r3
 80061ea:	1ad2      	subs	r2, r2, r3
 80061ec:	9204      	str	r2, [sp, #16]
 80061ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80061f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061f6:	b30b      	cbz	r3, 800623c <_dtoa_r+0x79c>
 80061f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	f000 80c6 	beq.w	800638c <_dtoa_r+0x8ec>
 8006200:	2c00      	cmp	r4, #0
 8006202:	f000 80c0 	beq.w	8006386 <_dtoa_r+0x8e6>
 8006206:	4629      	mov	r1, r5
 8006208:	4622      	mov	r2, r4
 800620a:	4648      	mov	r0, r9
 800620c:	f000 fcc6 	bl	8006b9c <__pow5mult>
 8006210:	9a03      	ldr	r2, [sp, #12]
 8006212:	4601      	mov	r1, r0
 8006214:	4605      	mov	r5, r0
 8006216:	4648      	mov	r0, r9
 8006218:	f000 fc1e 	bl	8006a58 <__multiply>
 800621c:	9903      	ldr	r1, [sp, #12]
 800621e:	4680      	mov	r8, r0
 8006220:	4648      	mov	r0, r9
 8006222:	f000 fb4f 	bl	80068c4 <_Bfree>
 8006226:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006228:	1b1b      	subs	r3, r3, r4
 800622a:	930a      	str	r3, [sp, #40]	@ 0x28
 800622c:	f000 80b1 	beq.w	8006392 <_dtoa_r+0x8f2>
 8006230:	4641      	mov	r1, r8
 8006232:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006234:	4648      	mov	r0, r9
 8006236:	f000 fcb1 	bl	8006b9c <__pow5mult>
 800623a:	9003      	str	r0, [sp, #12]
 800623c:	2101      	movs	r1, #1
 800623e:	4648      	mov	r0, r9
 8006240:	f000 fbf4 	bl	8006a2c <__i2b>
 8006244:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006246:	4604      	mov	r4, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	f000 81d8 	beq.w	80065fe <_dtoa_r+0xb5e>
 800624e:	461a      	mov	r2, r3
 8006250:	4601      	mov	r1, r0
 8006252:	4648      	mov	r0, r9
 8006254:	f000 fca2 	bl	8006b9c <__pow5mult>
 8006258:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800625a:	4604      	mov	r4, r0
 800625c:	2b01      	cmp	r3, #1
 800625e:	f300 809f 	bgt.w	80063a0 <_dtoa_r+0x900>
 8006262:	9b06      	ldr	r3, [sp, #24]
 8006264:	2b00      	cmp	r3, #0
 8006266:	f040 8097 	bne.w	8006398 <_dtoa_r+0x8f8>
 800626a:	9b07      	ldr	r3, [sp, #28]
 800626c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006270:	2b00      	cmp	r3, #0
 8006272:	f040 8093 	bne.w	800639c <_dtoa_r+0x8fc>
 8006276:	9b07      	ldr	r3, [sp, #28]
 8006278:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800627c:	0d1b      	lsrs	r3, r3, #20
 800627e:	051b      	lsls	r3, r3, #20
 8006280:	b133      	cbz	r3, 8006290 <_dtoa_r+0x7f0>
 8006282:	9b04      	ldr	r3, [sp, #16]
 8006284:	3301      	adds	r3, #1
 8006286:	9304      	str	r3, [sp, #16]
 8006288:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800628a:	3301      	adds	r3, #1
 800628c:	9309      	str	r3, [sp, #36]	@ 0x24
 800628e:	2301      	movs	r3, #1
 8006290:	930a      	str	r3, [sp, #40]	@ 0x28
 8006292:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006294:	2b00      	cmp	r3, #0
 8006296:	f000 81b8 	beq.w	800660a <_dtoa_r+0xb6a>
 800629a:	6923      	ldr	r3, [r4, #16]
 800629c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80062a0:	6918      	ldr	r0, [r3, #16]
 80062a2:	f000 fb77 	bl	8006994 <__hi0bits>
 80062a6:	f1c0 0020 	rsb	r0, r0, #32
 80062aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062ac:	4418      	add	r0, r3
 80062ae:	f010 001f 	ands.w	r0, r0, #31
 80062b2:	f000 8082 	beq.w	80063ba <_dtoa_r+0x91a>
 80062b6:	f1c0 0320 	rsb	r3, r0, #32
 80062ba:	2b04      	cmp	r3, #4
 80062bc:	dd73      	ble.n	80063a6 <_dtoa_r+0x906>
 80062be:	9b04      	ldr	r3, [sp, #16]
 80062c0:	f1c0 001c 	rsb	r0, r0, #28
 80062c4:	4403      	add	r3, r0
 80062c6:	9304      	str	r3, [sp, #16]
 80062c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062ca:	4406      	add	r6, r0
 80062cc:	4403      	add	r3, r0
 80062ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80062d0:	9b04      	ldr	r3, [sp, #16]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	dd05      	ble.n	80062e2 <_dtoa_r+0x842>
 80062d6:	461a      	mov	r2, r3
 80062d8:	4648      	mov	r0, r9
 80062da:	9903      	ldr	r1, [sp, #12]
 80062dc:	f000 fcb8 	bl	8006c50 <__lshift>
 80062e0:	9003      	str	r0, [sp, #12]
 80062e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	dd05      	ble.n	80062f4 <_dtoa_r+0x854>
 80062e8:	4621      	mov	r1, r4
 80062ea:	461a      	mov	r2, r3
 80062ec:	4648      	mov	r0, r9
 80062ee:	f000 fcaf 	bl	8006c50 <__lshift>
 80062f2:	4604      	mov	r4, r0
 80062f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d061      	beq.n	80063be <_dtoa_r+0x91e>
 80062fa:	4621      	mov	r1, r4
 80062fc:	9803      	ldr	r0, [sp, #12]
 80062fe:	f000 fd13 	bl	8006d28 <__mcmp>
 8006302:	2800      	cmp	r0, #0
 8006304:	da5b      	bge.n	80063be <_dtoa_r+0x91e>
 8006306:	2300      	movs	r3, #0
 8006308:	220a      	movs	r2, #10
 800630a:	4648      	mov	r0, r9
 800630c:	9903      	ldr	r1, [sp, #12]
 800630e:	f000 fafb 	bl	8006908 <__multadd>
 8006312:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006314:	f107 38ff 	add.w	r8, r7, #4294967295
 8006318:	9003      	str	r0, [sp, #12]
 800631a:	2b00      	cmp	r3, #0
 800631c:	f000 8177 	beq.w	800660e <_dtoa_r+0xb6e>
 8006320:	4629      	mov	r1, r5
 8006322:	2300      	movs	r3, #0
 8006324:	220a      	movs	r2, #10
 8006326:	4648      	mov	r0, r9
 8006328:	f000 faee 	bl	8006908 <__multadd>
 800632c:	f1bb 0f00 	cmp.w	fp, #0
 8006330:	4605      	mov	r5, r0
 8006332:	dc6f      	bgt.n	8006414 <_dtoa_r+0x974>
 8006334:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006336:	2b02      	cmp	r3, #2
 8006338:	dc49      	bgt.n	80063ce <_dtoa_r+0x92e>
 800633a:	e06b      	b.n	8006414 <_dtoa_r+0x974>
 800633c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800633e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006342:	e73c      	b.n	80061be <_dtoa_r+0x71e>
 8006344:	3fe00000 	.word	0x3fe00000
 8006348:	40240000 	.word	0x40240000
 800634c:	9b08      	ldr	r3, [sp, #32]
 800634e:	1e5c      	subs	r4, r3, #1
 8006350:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006352:	42a3      	cmp	r3, r4
 8006354:	db09      	blt.n	800636a <_dtoa_r+0x8ca>
 8006356:	1b1c      	subs	r4, r3, r4
 8006358:	9b08      	ldr	r3, [sp, #32]
 800635a:	2b00      	cmp	r3, #0
 800635c:	f6bf af30 	bge.w	80061c0 <_dtoa_r+0x720>
 8006360:	9b04      	ldr	r3, [sp, #16]
 8006362:	9a08      	ldr	r2, [sp, #32]
 8006364:	1a9e      	subs	r6, r3, r2
 8006366:	2300      	movs	r3, #0
 8006368:	e72b      	b.n	80061c2 <_dtoa_r+0x722>
 800636a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800636c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800636e:	1ae3      	subs	r3, r4, r3
 8006370:	441a      	add	r2, r3
 8006372:	940a      	str	r4, [sp, #40]	@ 0x28
 8006374:	9e04      	ldr	r6, [sp, #16]
 8006376:	2400      	movs	r4, #0
 8006378:	9b08      	ldr	r3, [sp, #32]
 800637a:	920e      	str	r2, [sp, #56]	@ 0x38
 800637c:	e721      	b.n	80061c2 <_dtoa_r+0x722>
 800637e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006380:	9e04      	ldr	r6, [sp, #16]
 8006382:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006384:	e728      	b.n	80061d8 <_dtoa_r+0x738>
 8006386:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800638a:	e751      	b.n	8006230 <_dtoa_r+0x790>
 800638c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800638e:	9903      	ldr	r1, [sp, #12]
 8006390:	e750      	b.n	8006234 <_dtoa_r+0x794>
 8006392:	f8cd 800c 	str.w	r8, [sp, #12]
 8006396:	e751      	b.n	800623c <_dtoa_r+0x79c>
 8006398:	2300      	movs	r3, #0
 800639a:	e779      	b.n	8006290 <_dtoa_r+0x7f0>
 800639c:	9b06      	ldr	r3, [sp, #24]
 800639e:	e777      	b.n	8006290 <_dtoa_r+0x7f0>
 80063a0:	2300      	movs	r3, #0
 80063a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80063a4:	e779      	b.n	800629a <_dtoa_r+0x7fa>
 80063a6:	d093      	beq.n	80062d0 <_dtoa_r+0x830>
 80063a8:	9a04      	ldr	r2, [sp, #16]
 80063aa:	331c      	adds	r3, #28
 80063ac:	441a      	add	r2, r3
 80063ae:	9204      	str	r2, [sp, #16]
 80063b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063b2:	441e      	add	r6, r3
 80063b4:	441a      	add	r2, r3
 80063b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80063b8:	e78a      	b.n	80062d0 <_dtoa_r+0x830>
 80063ba:	4603      	mov	r3, r0
 80063bc:	e7f4      	b.n	80063a8 <_dtoa_r+0x908>
 80063be:	9b08      	ldr	r3, [sp, #32]
 80063c0:	46b8      	mov	r8, r7
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	dc20      	bgt.n	8006408 <_dtoa_r+0x968>
 80063c6:	469b      	mov	fp, r3
 80063c8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80063ca:	2b02      	cmp	r3, #2
 80063cc:	dd1e      	ble.n	800640c <_dtoa_r+0x96c>
 80063ce:	f1bb 0f00 	cmp.w	fp, #0
 80063d2:	f47f adb1 	bne.w	8005f38 <_dtoa_r+0x498>
 80063d6:	4621      	mov	r1, r4
 80063d8:	465b      	mov	r3, fp
 80063da:	2205      	movs	r2, #5
 80063dc:	4648      	mov	r0, r9
 80063de:	f000 fa93 	bl	8006908 <__multadd>
 80063e2:	4601      	mov	r1, r0
 80063e4:	4604      	mov	r4, r0
 80063e6:	9803      	ldr	r0, [sp, #12]
 80063e8:	f000 fc9e 	bl	8006d28 <__mcmp>
 80063ec:	2800      	cmp	r0, #0
 80063ee:	f77f ada3 	ble.w	8005f38 <_dtoa_r+0x498>
 80063f2:	4656      	mov	r6, sl
 80063f4:	2331      	movs	r3, #49	@ 0x31
 80063f6:	f108 0801 	add.w	r8, r8, #1
 80063fa:	f806 3b01 	strb.w	r3, [r6], #1
 80063fe:	e59f      	b.n	8005f40 <_dtoa_r+0x4a0>
 8006400:	46b8      	mov	r8, r7
 8006402:	9c08      	ldr	r4, [sp, #32]
 8006404:	4625      	mov	r5, r4
 8006406:	e7f4      	b.n	80063f2 <_dtoa_r+0x952>
 8006408:	f8dd b020 	ldr.w	fp, [sp, #32]
 800640c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800640e:	2b00      	cmp	r3, #0
 8006410:	f000 8101 	beq.w	8006616 <_dtoa_r+0xb76>
 8006414:	2e00      	cmp	r6, #0
 8006416:	dd05      	ble.n	8006424 <_dtoa_r+0x984>
 8006418:	4629      	mov	r1, r5
 800641a:	4632      	mov	r2, r6
 800641c:	4648      	mov	r0, r9
 800641e:	f000 fc17 	bl	8006c50 <__lshift>
 8006422:	4605      	mov	r5, r0
 8006424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006426:	2b00      	cmp	r3, #0
 8006428:	d05c      	beq.n	80064e4 <_dtoa_r+0xa44>
 800642a:	4648      	mov	r0, r9
 800642c:	6869      	ldr	r1, [r5, #4]
 800642e:	f000 fa09 	bl	8006844 <_Balloc>
 8006432:	4606      	mov	r6, r0
 8006434:	b928      	cbnz	r0, 8006442 <_dtoa_r+0x9a2>
 8006436:	4602      	mov	r2, r0
 8006438:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800643c:	4b80      	ldr	r3, [pc, #512]	@ (8006640 <_dtoa_r+0xba0>)
 800643e:	f7ff bb43 	b.w	8005ac8 <_dtoa_r+0x28>
 8006442:	692a      	ldr	r2, [r5, #16]
 8006444:	f105 010c 	add.w	r1, r5, #12
 8006448:	3202      	adds	r2, #2
 800644a:	0092      	lsls	r2, r2, #2
 800644c:	300c      	adds	r0, #12
 800644e:	f001 f823 	bl	8007498 <memcpy>
 8006452:	2201      	movs	r2, #1
 8006454:	4631      	mov	r1, r6
 8006456:	4648      	mov	r0, r9
 8006458:	f000 fbfa 	bl	8006c50 <__lshift>
 800645c:	462f      	mov	r7, r5
 800645e:	4605      	mov	r5, r0
 8006460:	f10a 0301 	add.w	r3, sl, #1
 8006464:	9304      	str	r3, [sp, #16]
 8006466:	eb0a 030b 	add.w	r3, sl, fp
 800646a:	930a      	str	r3, [sp, #40]	@ 0x28
 800646c:	9b06      	ldr	r3, [sp, #24]
 800646e:	f003 0301 	and.w	r3, r3, #1
 8006472:	9309      	str	r3, [sp, #36]	@ 0x24
 8006474:	9b04      	ldr	r3, [sp, #16]
 8006476:	4621      	mov	r1, r4
 8006478:	9803      	ldr	r0, [sp, #12]
 800647a:	f103 3bff 	add.w	fp, r3, #4294967295
 800647e:	f7ff fa86 	bl	800598e <quorem>
 8006482:	4603      	mov	r3, r0
 8006484:	4639      	mov	r1, r7
 8006486:	3330      	adds	r3, #48	@ 0x30
 8006488:	9006      	str	r0, [sp, #24]
 800648a:	9803      	ldr	r0, [sp, #12]
 800648c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800648e:	f000 fc4b 	bl	8006d28 <__mcmp>
 8006492:	462a      	mov	r2, r5
 8006494:	9008      	str	r0, [sp, #32]
 8006496:	4621      	mov	r1, r4
 8006498:	4648      	mov	r0, r9
 800649a:	f000 fc61 	bl	8006d60 <__mdiff>
 800649e:	68c2      	ldr	r2, [r0, #12]
 80064a0:	4606      	mov	r6, r0
 80064a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064a4:	bb02      	cbnz	r2, 80064e8 <_dtoa_r+0xa48>
 80064a6:	4601      	mov	r1, r0
 80064a8:	9803      	ldr	r0, [sp, #12]
 80064aa:	f000 fc3d 	bl	8006d28 <__mcmp>
 80064ae:	4602      	mov	r2, r0
 80064b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064b2:	4631      	mov	r1, r6
 80064b4:	4648      	mov	r0, r9
 80064b6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80064ba:	f000 fa03 	bl	80068c4 <_Bfree>
 80064be:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80064c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80064c2:	9e04      	ldr	r6, [sp, #16]
 80064c4:	ea42 0103 	orr.w	r1, r2, r3
 80064c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064ca:	4319      	orrs	r1, r3
 80064cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064ce:	d10d      	bne.n	80064ec <_dtoa_r+0xa4c>
 80064d0:	2b39      	cmp	r3, #57	@ 0x39
 80064d2:	d027      	beq.n	8006524 <_dtoa_r+0xa84>
 80064d4:	9a08      	ldr	r2, [sp, #32]
 80064d6:	2a00      	cmp	r2, #0
 80064d8:	dd01      	ble.n	80064de <_dtoa_r+0xa3e>
 80064da:	9b06      	ldr	r3, [sp, #24]
 80064dc:	3331      	adds	r3, #49	@ 0x31
 80064de:	f88b 3000 	strb.w	r3, [fp]
 80064e2:	e52e      	b.n	8005f42 <_dtoa_r+0x4a2>
 80064e4:	4628      	mov	r0, r5
 80064e6:	e7b9      	b.n	800645c <_dtoa_r+0x9bc>
 80064e8:	2201      	movs	r2, #1
 80064ea:	e7e2      	b.n	80064b2 <_dtoa_r+0xa12>
 80064ec:	9908      	ldr	r1, [sp, #32]
 80064ee:	2900      	cmp	r1, #0
 80064f0:	db04      	blt.n	80064fc <_dtoa_r+0xa5c>
 80064f2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80064f4:	4301      	orrs	r1, r0
 80064f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80064f8:	4301      	orrs	r1, r0
 80064fa:	d120      	bne.n	800653e <_dtoa_r+0xa9e>
 80064fc:	2a00      	cmp	r2, #0
 80064fe:	ddee      	ble.n	80064de <_dtoa_r+0xa3e>
 8006500:	2201      	movs	r2, #1
 8006502:	9903      	ldr	r1, [sp, #12]
 8006504:	4648      	mov	r0, r9
 8006506:	9304      	str	r3, [sp, #16]
 8006508:	f000 fba2 	bl	8006c50 <__lshift>
 800650c:	4621      	mov	r1, r4
 800650e:	9003      	str	r0, [sp, #12]
 8006510:	f000 fc0a 	bl	8006d28 <__mcmp>
 8006514:	2800      	cmp	r0, #0
 8006516:	9b04      	ldr	r3, [sp, #16]
 8006518:	dc02      	bgt.n	8006520 <_dtoa_r+0xa80>
 800651a:	d1e0      	bne.n	80064de <_dtoa_r+0xa3e>
 800651c:	07da      	lsls	r2, r3, #31
 800651e:	d5de      	bpl.n	80064de <_dtoa_r+0xa3e>
 8006520:	2b39      	cmp	r3, #57	@ 0x39
 8006522:	d1da      	bne.n	80064da <_dtoa_r+0xa3a>
 8006524:	2339      	movs	r3, #57	@ 0x39
 8006526:	f88b 3000 	strb.w	r3, [fp]
 800652a:	4633      	mov	r3, r6
 800652c:	461e      	mov	r6, r3
 800652e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006532:	3b01      	subs	r3, #1
 8006534:	2a39      	cmp	r2, #57	@ 0x39
 8006536:	d04e      	beq.n	80065d6 <_dtoa_r+0xb36>
 8006538:	3201      	adds	r2, #1
 800653a:	701a      	strb	r2, [r3, #0]
 800653c:	e501      	b.n	8005f42 <_dtoa_r+0x4a2>
 800653e:	2a00      	cmp	r2, #0
 8006540:	dd03      	ble.n	800654a <_dtoa_r+0xaaa>
 8006542:	2b39      	cmp	r3, #57	@ 0x39
 8006544:	d0ee      	beq.n	8006524 <_dtoa_r+0xa84>
 8006546:	3301      	adds	r3, #1
 8006548:	e7c9      	b.n	80064de <_dtoa_r+0xa3e>
 800654a:	9a04      	ldr	r2, [sp, #16]
 800654c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800654e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006552:	428a      	cmp	r2, r1
 8006554:	d028      	beq.n	80065a8 <_dtoa_r+0xb08>
 8006556:	2300      	movs	r3, #0
 8006558:	220a      	movs	r2, #10
 800655a:	9903      	ldr	r1, [sp, #12]
 800655c:	4648      	mov	r0, r9
 800655e:	f000 f9d3 	bl	8006908 <__multadd>
 8006562:	42af      	cmp	r7, r5
 8006564:	9003      	str	r0, [sp, #12]
 8006566:	f04f 0300 	mov.w	r3, #0
 800656a:	f04f 020a 	mov.w	r2, #10
 800656e:	4639      	mov	r1, r7
 8006570:	4648      	mov	r0, r9
 8006572:	d107      	bne.n	8006584 <_dtoa_r+0xae4>
 8006574:	f000 f9c8 	bl	8006908 <__multadd>
 8006578:	4607      	mov	r7, r0
 800657a:	4605      	mov	r5, r0
 800657c:	9b04      	ldr	r3, [sp, #16]
 800657e:	3301      	adds	r3, #1
 8006580:	9304      	str	r3, [sp, #16]
 8006582:	e777      	b.n	8006474 <_dtoa_r+0x9d4>
 8006584:	f000 f9c0 	bl	8006908 <__multadd>
 8006588:	4629      	mov	r1, r5
 800658a:	4607      	mov	r7, r0
 800658c:	2300      	movs	r3, #0
 800658e:	220a      	movs	r2, #10
 8006590:	4648      	mov	r0, r9
 8006592:	f000 f9b9 	bl	8006908 <__multadd>
 8006596:	4605      	mov	r5, r0
 8006598:	e7f0      	b.n	800657c <_dtoa_r+0xadc>
 800659a:	f1bb 0f00 	cmp.w	fp, #0
 800659e:	bfcc      	ite	gt
 80065a0:	465e      	movgt	r6, fp
 80065a2:	2601      	movle	r6, #1
 80065a4:	2700      	movs	r7, #0
 80065a6:	4456      	add	r6, sl
 80065a8:	2201      	movs	r2, #1
 80065aa:	9903      	ldr	r1, [sp, #12]
 80065ac:	4648      	mov	r0, r9
 80065ae:	9304      	str	r3, [sp, #16]
 80065b0:	f000 fb4e 	bl	8006c50 <__lshift>
 80065b4:	4621      	mov	r1, r4
 80065b6:	9003      	str	r0, [sp, #12]
 80065b8:	f000 fbb6 	bl	8006d28 <__mcmp>
 80065bc:	2800      	cmp	r0, #0
 80065be:	dcb4      	bgt.n	800652a <_dtoa_r+0xa8a>
 80065c0:	d102      	bne.n	80065c8 <_dtoa_r+0xb28>
 80065c2:	9b04      	ldr	r3, [sp, #16]
 80065c4:	07db      	lsls	r3, r3, #31
 80065c6:	d4b0      	bmi.n	800652a <_dtoa_r+0xa8a>
 80065c8:	4633      	mov	r3, r6
 80065ca:	461e      	mov	r6, r3
 80065cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065d0:	2a30      	cmp	r2, #48	@ 0x30
 80065d2:	d0fa      	beq.n	80065ca <_dtoa_r+0xb2a>
 80065d4:	e4b5      	b.n	8005f42 <_dtoa_r+0x4a2>
 80065d6:	459a      	cmp	sl, r3
 80065d8:	d1a8      	bne.n	800652c <_dtoa_r+0xa8c>
 80065da:	2331      	movs	r3, #49	@ 0x31
 80065dc:	f108 0801 	add.w	r8, r8, #1
 80065e0:	f88a 3000 	strb.w	r3, [sl]
 80065e4:	e4ad      	b.n	8005f42 <_dtoa_r+0x4a2>
 80065e6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80065e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006644 <_dtoa_r+0xba4>
 80065ec:	b11b      	cbz	r3, 80065f6 <_dtoa_r+0xb56>
 80065ee:	f10a 0308 	add.w	r3, sl, #8
 80065f2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80065f4:	6013      	str	r3, [r2, #0]
 80065f6:	4650      	mov	r0, sl
 80065f8:	b017      	add	sp, #92	@ 0x5c
 80065fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065fe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006600:	2b01      	cmp	r3, #1
 8006602:	f77f ae2e 	ble.w	8006262 <_dtoa_r+0x7c2>
 8006606:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006608:	930a      	str	r3, [sp, #40]	@ 0x28
 800660a:	2001      	movs	r0, #1
 800660c:	e64d      	b.n	80062aa <_dtoa_r+0x80a>
 800660e:	f1bb 0f00 	cmp.w	fp, #0
 8006612:	f77f aed9 	ble.w	80063c8 <_dtoa_r+0x928>
 8006616:	4656      	mov	r6, sl
 8006618:	4621      	mov	r1, r4
 800661a:	9803      	ldr	r0, [sp, #12]
 800661c:	f7ff f9b7 	bl	800598e <quorem>
 8006620:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006624:	f806 3b01 	strb.w	r3, [r6], #1
 8006628:	eba6 020a 	sub.w	r2, r6, sl
 800662c:	4593      	cmp	fp, r2
 800662e:	ddb4      	ble.n	800659a <_dtoa_r+0xafa>
 8006630:	2300      	movs	r3, #0
 8006632:	220a      	movs	r2, #10
 8006634:	4648      	mov	r0, r9
 8006636:	9903      	ldr	r1, [sp, #12]
 8006638:	f000 f966 	bl	8006908 <__multadd>
 800663c:	9003      	str	r0, [sp, #12]
 800663e:	e7eb      	b.n	8006618 <_dtoa_r+0xb78>
 8006640:	08007bfe 	.word	0x08007bfe
 8006644:	08007b82 	.word	0x08007b82

08006648 <_free_r>:
 8006648:	b538      	push	{r3, r4, r5, lr}
 800664a:	4605      	mov	r5, r0
 800664c:	2900      	cmp	r1, #0
 800664e:	d040      	beq.n	80066d2 <_free_r+0x8a>
 8006650:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006654:	1f0c      	subs	r4, r1, #4
 8006656:	2b00      	cmp	r3, #0
 8006658:	bfb8      	it	lt
 800665a:	18e4      	addlt	r4, r4, r3
 800665c:	f000 f8e6 	bl	800682c <__malloc_lock>
 8006660:	4a1c      	ldr	r2, [pc, #112]	@ (80066d4 <_free_r+0x8c>)
 8006662:	6813      	ldr	r3, [r2, #0]
 8006664:	b933      	cbnz	r3, 8006674 <_free_r+0x2c>
 8006666:	6063      	str	r3, [r4, #4]
 8006668:	6014      	str	r4, [r2, #0]
 800666a:	4628      	mov	r0, r5
 800666c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006670:	f000 b8e2 	b.w	8006838 <__malloc_unlock>
 8006674:	42a3      	cmp	r3, r4
 8006676:	d908      	bls.n	800668a <_free_r+0x42>
 8006678:	6820      	ldr	r0, [r4, #0]
 800667a:	1821      	adds	r1, r4, r0
 800667c:	428b      	cmp	r3, r1
 800667e:	bf01      	itttt	eq
 8006680:	6819      	ldreq	r1, [r3, #0]
 8006682:	685b      	ldreq	r3, [r3, #4]
 8006684:	1809      	addeq	r1, r1, r0
 8006686:	6021      	streq	r1, [r4, #0]
 8006688:	e7ed      	b.n	8006666 <_free_r+0x1e>
 800668a:	461a      	mov	r2, r3
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	b10b      	cbz	r3, 8006694 <_free_r+0x4c>
 8006690:	42a3      	cmp	r3, r4
 8006692:	d9fa      	bls.n	800668a <_free_r+0x42>
 8006694:	6811      	ldr	r1, [r2, #0]
 8006696:	1850      	adds	r0, r2, r1
 8006698:	42a0      	cmp	r0, r4
 800669a:	d10b      	bne.n	80066b4 <_free_r+0x6c>
 800669c:	6820      	ldr	r0, [r4, #0]
 800669e:	4401      	add	r1, r0
 80066a0:	1850      	adds	r0, r2, r1
 80066a2:	4283      	cmp	r3, r0
 80066a4:	6011      	str	r1, [r2, #0]
 80066a6:	d1e0      	bne.n	800666a <_free_r+0x22>
 80066a8:	6818      	ldr	r0, [r3, #0]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	4408      	add	r0, r1
 80066ae:	6010      	str	r0, [r2, #0]
 80066b0:	6053      	str	r3, [r2, #4]
 80066b2:	e7da      	b.n	800666a <_free_r+0x22>
 80066b4:	d902      	bls.n	80066bc <_free_r+0x74>
 80066b6:	230c      	movs	r3, #12
 80066b8:	602b      	str	r3, [r5, #0]
 80066ba:	e7d6      	b.n	800666a <_free_r+0x22>
 80066bc:	6820      	ldr	r0, [r4, #0]
 80066be:	1821      	adds	r1, r4, r0
 80066c0:	428b      	cmp	r3, r1
 80066c2:	bf01      	itttt	eq
 80066c4:	6819      	ldreq	r1, [r3, #0]
 80066c6:	685b      	ldreq	r3, [r3, #4]
 80066c8:	1809      	addeq	r1, r1, r0
 80066ca:	6021      	streq	r1, [r4, #0]
 80066cc:	6063      	str	r3, [r4, #4]
 80066ce:	6054      	str	r4, [r2, #4]
 80066d0:	e7cb      	b.n	800666a <_free_r+0x22>
 80066d2:	bd38      	pop	{r3, r4, r5, pc}
 80066d4:	20000450 	.word	0x20000450

080066d8 <malloc>:
 80066d8:	4b02      	ldr	r3, [pc, #8]	@ (80066e4 <malloc+0xc>)
 80066da:	4601      	mov	r1, r0
 80066dc:	6818      	ldr	r0, [r3, #0]
 80066de:	f000 b825 	b.w	800672c <_malloc_r>
 80066e2:	bf00      	nop
 80066e4:	20000018 	.word	0x20000018

080066e8 <sbrk_aligned>:
 80066e8:	b570      	push	{r4, r5, r6, lr}
 80066ea:	4e0f      	ldr	r6, [pc, #60]	@ (8006728 <sbrk_aligned+0x40>)
 80066ec:	460c      	mov	r4, r1
 80066ee:	6831      	ldr	r1, [r6, #0]
 80066f0:	4605      	mov	r5, r0
 80066f2:	b911      	cbnz	r1, 80066fa <sbrk_aligned+0x12>
 80066f4:	f000 fec0 	bl	8007478 <_sbrk_r>
 80066f8:	6030      	str	r0, [r6, #0]
 80066fa:	4621      	mov	r1, r4
 80066fc:	4628      	mov	r0, r5
 80066fe:	f000 febb 	bl	8007478 <_sbrk_r>
 8006702:	1c43      	adds	r3, r0, #1
 8006704:	d103      	bne.n	800670e <sbrk_aligned+0x26>
 8006706:	f04f 34ff 	mov.w	r4, #4294967295
 800670a:	4620      	mov	r0, r4
 800670c:	bd70      	pop	{r4, r5, r6, pc}
 800670e:	1cc4      	adds	r4, r0, #3
 8006710:	f024 0403 	bic.w	r4, r4, #3
 8006714:	42a0      	cmp	r0, r4
 8006716:	d0f8      	beq.n	800670a <sbrk_aligned+0x22>
 8006718:	1a21      	subs	r1, r4, r0
 800671a:	4628      	mov	r0, r5
 800671c:	f000 feac 	bl	8007478 <_sbrk_r>
 8006720:	3001      	adds	r0, #1
 8006722:	d1f2      	bne.n	800670a <sbrk_aligned+0x22>
 8006724:	e7ef      	b.n	8006706 <sbrk_aligned+0x1e>
 8006726:	bf00      	nop
 8006728:	2000044c 	.word	0x2000044c

0800672c <_malloc_r>:
 800672c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006730:	1ccd      	adds	r5, r1, #3
 8006732:	f025 0503 	bic.w	r5, r5, #3
 8006736:	3508      	adds	r5, #8
 8006738:	2d0c      	cmp	r5, #12
 800673a:	bf38      	it	cc
 800673c:	250c      	movcc	r5, #12
 800673e:	2d00      	cmp	r5, #0
 8006740:	4606      	mov	r6, r0
 8006742:	db01      	blt.n	8006748 <_malloc_r+0x1c>
 8006744:	42a9      	cmp	r1, r5
 8006746:	d904      	bls.n	8006752 <_malloc_r+0x26>
 8006748:	230c      	movs	r3, #12
 800674a:	6033      	str	r3, [r6, #0]
 800674c:	2000      	movs	r0, #0
 800674e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006752:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006828 <_malloc_r+0xfc>
 8006756:	f000 f869 	bl	800682c <__malloc_lock>
 800675a:	f8d8 3000 	ldr.w	r3, [r8]
 800675e:	461c      	mov	r4, r3
 8006760:	bb44      	cbnz	r4, 80067b4 <_malloc_r+0x88>
 8006762:	4629      	mov	r1, r5
 8006764:	4630      	mov	r0, r6
 8006766:	f7ff ffbf 	bl	80066e8 <sbrk_aligned>
 800676a:	1c43      	adds	r3, r0, #1
 800676c:	4604      	mov	r4, r0
 800676e:	d158      	bne.n	8006822 <_malloc_r+0xf6>
 8006770:	f8d8 4000 	ldr.w	r4, [r8]
 8006774:	4627      	mov	r7, r4
 8006776:	2f00      	cmp	r7, #0
 8006778:	d143      	bne.n	8006802 <_malloc_r+0xd6>
 800677a:	2c00      	cmp	r4, #0
 800677c:	d04b      	beq.n	8006816 <_malloc_r+0xea>
 800677e:	6823      	ldr	r3, [r4, #0]
 8006780:	4639      	mov	r1, r7
 8006782:	4630      	mov	r0, r6
 8006784:	eb04 0903 	add.w	r9, r4, r3
 8006788:	f000 fe76 	bl	8007478 <_sbrk_r>
 800678c:	4581      	cmp	r9, r0
 800678e:	d142      	bne.n	8006816 <_malloc_r+0xea>
 8006790:	6821      	ldr	r1, [r4, #0]
 8006792:	4630      	mov	r0, r6
 8006794:	1a6d      	subs	r5, r5, r1
 8006796:	4629      	mov	r1, r5
 8006798:	f7ff ffa6 	bl	80066e8 <sbrk_aligned>
 800679c:	3001      	adds	r0, #1
 800679e:	d03a      	beq.n	8006816 <_malloc_r+0xea>
 80067a0:	6823      	ldr	r3, [r4, #0]
 80067a2:	442b      	add	r3, r5
 80067a4:	6023      	str	r3, [r4, #0]
 80067a6:	f8d8 3000 	ldr.w	r3, [r8]
 80067aa:	685a      	ldr	r2, [r3, #4]
 80067ac:	bb62      	cbnz	r2, 8006808 <_malloc_r+0xdc>
 80067ae:	f8c8 7000 	str.w	r7, [r8]
 80067b2:	e00f      	b.n	80067d4 <_malloc_r+0xa8>
 80067b4:	6822      	ldr	r2, [r4, #0]
 80067b6:	1b52      	subs	r2, r2, r5
 80067b8:	d420      	bmi.n	80067fc <_malloc_r+0xd0>
 80067ba:	2a0b      	cmp	r2, #11
 80067bc:	d917      	bls.n	80067ee <_malloc_r+0xc2>
 80067be:	1961      	adds	r1, r4, r5
 80067c0:	42a3      	cmp	r3, r4
 80067c2:	6025      	str	r5, [r4, #0]
 80067c4:	bf18      	it	ne
 80067c6:	6059      	strne	r1, [r3, #4]
 80067c8:	6863      	ldr	r3, [r4, #4]
 80067ca:	bf08      	it	eq
 80067cc:	f8c8 1000 	streq.w	r1, [r8]
 80067d0:	5162      	str	r2, [r4, r5]
 80067d2:	604b      	str	r3, [r1, #4]
 80067d4:	4630      	mov	r0, r6
 80067d6:	f000 f82f 	bl	8006838 <__malloc_unlock>
 80067da:	f104 000b 	add.w	r0, r4, #11
 80067de:	1d23      	adds	r3, r4, #4
 80067e0:	f020 0007 	bic.w	r0, r0, #7
 80067e4:	1ac2      	subs	r2, r0, r3
 80067e6:	bf1c      	itt	ne
 80067e8:	1a1b      	subne	r3, r3, r0
 80067ea:	50a3      	strne	r3, [r4, r2]
 80067ec:	e7af      	b.n	800674e <_malloc_r+0x22>
 80067ee:	6862      	ldr	r2, [r4, #4]
 80067f0:	42a3      	cmp	r3, r4
 80067f2:	bf0c      	ite	eq
 80067f4:	f8c8 2000 	streq.w	r2, [r8]
 80067f8:	605a      	strne	r2, [r3, #4]
 80067fa:	e7eb      	b.n	80067d4 <_malloc_r+0xa8>
 80067fc:	4623      	mov	r3, r4
 80067fe:	6864      	ldr	r4, [r4, #4]
 8006800:	e7ae      	b.n	8006760 <_malloc_r+0x34>
 8006802:	463c      	mov	r4, r7
 8006804:	687f      	ldr	r7, [r7, #4]
 8006806:	e7b6      	b.n	8006776 <_malloc_r+0x4a>
 8006808:	461a      	mov	r2, r3
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	42a3      	cmp	r3, r4
 800680e:	d1fb      	bne.n	8006808 <_malloc_r+0xdc>
 8006810:	2300      	movs	r3, #0
 8006812:	6053      	str	r3, [r2, #4]
 8006814:	e7de      	b.n	80067d4 <_malloc_r+0xa8>
 8006816:	230c      	movs	r3, #12
 8006818:	4630      	mov	r0, r6
 800681a:	6033      	str	r3, [r6, #0]
 800681c:	f000 f80c 	bl	8006838 <__malloc_unlock>
 8006820:	e794      	b.n	800674c <_malloc_r+0x20>
 8006822:	6005      	str	r5, [r0, #0]
 8006824:	e7d6      	b.n	80067d4 <_malloc_r+0xa8>
 8006826:	bf00      	nop
 8006828:	20000450 	.word	0x20000450

0800682c <__malloc_lock>:
 800682c:	4801      	ldr	r0, [pc, #4]	@ (8006834 <__malloc_lock+0x8>)
 800682e:	f7ff b89e 	b.w	800596e <__retarget_lock_acquire_recursive>
 8006832:	bf00      	nop
 8006834:	20000448 	.word	0x20000448

08006838 <__malloc_unlock>:
 8006838:	4801      	ldr	r0, [pc, #4]	@ (8006840 <__malloc_unlock+0x8>)
 800683a:	f7ff b899 	b.w	8005970 <__retarget_lock_release_recursive>
 800683e:	bf00      	nop
 8006840:	20000448 	.word	0x20000448

08006844 <_Balloc>:
 8006844:	b570      	push	{r4, r5, r6, lr}
 8006846:	69c6      	ldr	r6, [r0, #28]
 8006848:	4604      	mov	r4, r0
 800684a:	460d      	mov	r5, r1
 800684c:	b976      	cbnz	r6, 800686c <_Balloc+0x28>
 800684e:	2010      	movs	r0, #16
 8006850:	f7ff ff42 	bl	80066d8 <malloc>
 8006854:	4602      	mov	r2, r0
 8006856:	61e0      	str	r0, [r4, #28]
 8006858:	b920      	cbnz	r0, 8006864 <_Balloc+0x20>
 800685a:	216b      	movs	r1, #107	@ 0x6b
 800685c:	4b17      	ldr	r3, [pc, #92]	@ (80068bc <_Balloc+0x78>)
 800685e:	4818      	ldr	r0, [pc, #96]	@ (80068c0 <_Balloc+0x7c>)
 8006860:	f000 fe28 	bl	80074b4 <__assert_func>
 8006864:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006868:	6006      	str	r6, [r0, #0]
 800686a:	60c6      	str	r6, [r0, #12]
 800686c:	69e6      	ldr	r6, [r4, #28]
 800686e:	68f3      	ldr	r3, [r6, #12]
 8006870:	b183      	cbz	r3, 8006894 <_Balloc+0x50>
 8006872:	69e3      	ldr	r3, [r4, #28]
 8006874:	68db      	ldr	r3, [r3, #12]
 8006876:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800687a:	b9b8      	cbnz	r0, 80068ac <_Balloc+0x68>
 800687c:	2101      	movs	r1, #1
 800687e:	fa01 f605 	lsl.w	r6, r1, r5
 8006882:	1d72      	adds	r2, r6, #5
 8006884:	4620      	mov	r0, r4
 8006886:	0092      	lsls	r2, r2, #2
 8006888:	f000 fe32 	bl	80074f0 <_calloc_r>
 800688c:	b160      	cbz	r0, 80068a8 <_Balloc+0x64>
 800688e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006892:	e00e      	b.n	80068b2 <_Balloc+0x6e>
 8006894:	2221      	movs	r2, #33	@ 0x21
 8006896:	2104      	movs	r1, #4
 8006898:	4620      	mov	r0, r4
 800689a:	f000 fe29 	bl	80074f0 <_calloc_r>
 800689e:	69e3      	ldr	r3, [r4, #28]
 80068a0:	60f0      	str	r0, [r6, #12]
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d1e4      	bne.n	8006872 <_Balloc+0x2e>
 80068a8:	2000      	movs	r0, #0
 80068aa:	bd70      	pop	{r4, r5, r6, pc}
 80068ac:	6802      	ldr	r2, [r0, #0]
 80068ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80068b2:	2300      	movs	r3, #0
 80068b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80068b8:	e7f7      	b.n	80068aa <_Balloc+0x66>
 80068ba:	bf00      	nop
 80068bc:	08007b8f 	.word	0x08007b8f
 80068c0:	08007c0f 	.word	0x08007c0f

080068c4 <_Bfree>:
 80068c4:	b570      	push	{r4, r5, r6, lr}
 80068c6:	69c6      	ldr	r6, [r0, #28]
 80068c8:	4605      	mov	r5, r0
 80068ca:	460c      	mov	r4, r1
 80068cc:	b976      	cbnz	r6, 80068ec <_Bfree+0x28>
 80068ce:	2010      	movs	r0, #16
 80068d0:	f7ff ff02 	bl	80066d8 <malloc>
 80068d4:	4602      	mov	r2, r0
 80068d6:	61e8      	str	r0, [r5, #28]
 80068d8:	b920      	cbnz	r0, 80068e4 <_Bfree+0x20>
 80068da:	218f      	movs	r1, #143	@ 0x8f
 80068dc:	4b08      	ldr	r3, [pc, #32]	@ (8006900 <_Bfree+0x3c>)
 80068de:	4809      	ldr	r0, [pc, #36]	@ (8006904 <_Bfree+0x40>)
 80068e0:	f000 fde8 	bl	80074b4 <__assert_func>
 80068e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80068e8:	6006      	str	r6, [r0, #0]
 80068ea:	60c6      	str	r6, [r0, #12]
 80068ec:	b13c      	cbz	r4, 80068fe <_Bfree+0x3a>
 80068ee:	69eb      	ldr	r3, [r5, #28]
 80068f0:	6862      	ldr	r2, [r4, #4]
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80068f8:	6021      	str	r1, [r4, #0]
 80068fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80068fe:	bd70      	pop	{r4, r5, r6, pc}
 8006900:	08007b8f 	.word	0x08007b8f
 8006904:	08007c0f 	.word	0x08007c0f

08006908 <__multadd>:
 8006908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800690c:	4607      	mov	r7, r0
 800690e:	460c      	mov	r4, r1
 8006910:	461e      	mov	r6, r3
 8006912:	2000      	movs	r0, #0
 8006914:	690d      	ldr	r5, [r1, #16]
 8006916:	f101 0c14 	add.w	ip, r1, #20
 800691a:	f8dc 3000 	ldr.w	r3, [ip]
 800691e:	3001      	adds	r0, #1
 8006920:	b299      	uxth	r1, r3
 8006922:	fb02 6101 	mla	r1, r2, r1, r6
 8006926:	0c1e      	lsrs	r6, r3, #16
 8006928:	0c0b      	lsrs	r3, r1, #16
 800692a:	fb02 3306 	mla	r3, r2, r6, r3
 800692e:	b289      	uxth	r1, r1
 8006930:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006934:	4285      	cmp	r5, r0
 8006936:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800693a:	f84c 1b04 	str.w	r1, [ip], #4
 800693e:	dcec      	bgt.n	800691a <__multadd+0x12>
 8006940:	b30e      	cbz	r6, 8006986 <__multadd+0x7e>
 8006942:	68a3      	ldr	r3, [r4, #8]
 8006944:	42ab      	cmp	r3, r5
 8006946:	dc19      	bgt.n	800697c <__multadd+0x74>
 8006948:	6861      	ldr	r1, [r4, #4]
 800694a:	4638      	mov	r0, r7
 800694c:	3101      	adds	r1, #1
 800694e:	f7ff ff79 	bl	8006844 <_Balloc>
 8006952:	4680      	mov	r8, r0
 8006954:	b928      	cbnz	r0, 8006962 <__multadd+0x5a>
 8006956:	4602      	mov	r2, r0
 8006958:	21ba      	movs	r1, #186	@ 0xba
 800695a:	4b0c      	ldr	r3, [pc, #48]	@ (800698c <__multadd+0x84>)
 800695c:	480c      	ldr	r0, [pc, #48]	@ (8006990 <__multadd+0x88>)
 800695e:	f000 fda9 	bl	80074b4 <__assert_func>
 8006962:	6922      	ldr	r2, [r4, #16]
 8006964:	f104 010c 	add.w	r1, r4, #12
 8006968:	3202      	adds	r2, #2
 800696a:	0092      	lsls	r2, r2, #2
 800696c:	300c      	adds	r0, #12
 800696e:	f000 fd93 	bl	8007498 <memcpy>
 8006972:	4621      	mov	r1, r4
 8006974:	4638      	mov	r0, r7
 8006976:	f7ff ffa5 	bl	80068c4 <_Bfree>
 800697a:	4644      	mov	r4, r8
 800697c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006980:	3501      	adds	r5, #1
 8006982:	615e      	str	r6, [r3, #20]
 8006984:	6125      	str	r5, [r4, #16]
 8006986:	4620      	mov	r0, r4
 8006988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800698c:	08007bfe 	.word	0x08007bfe
 8006990:	08007c0f 	.word	0x08007c0f

08006994 <__hi0bits>:
 8006994:	4603      	mov	r3, r0
 8006996:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800699a:	bf3a      	itte	cc
 800699c:	0403      	lslcc	r3, r0, #16
 800699e:	2010      	movcc	r0, #16
 80069a0:	2000      	movcs	r0, #0
 80069a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80069a6:	bf3c      	itt	cc
 80069a8:	021b      	lslcc	r3, r3, #8
 80069aa:	3008      	addcc	r0, #8
 80069ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069b0:	bf3c      	itt	cc
 80069b2:	011b      	lslcc	r3, r3, #4
 80069b4:	3004      	addcc	r0, #4
 80069b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069ba:	bf3c      	itt	cc
 80069bc:	009b      	lslcc	r3, r3, #2
 80069be:	3002      	addcc	r0, #2
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	db05      	blt.n	80069d0 <__hi0bits+0x3c>
 80069c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80069c8:	f100 0001 	add.w	r0, r0, #1
 80069cc:	bf08      	it	eq
 80069ce:	2020      	moveq	r0, #32
 80069d0:	4770      	bx	lr

080069d2 <__lo0bits>:
 80069d2:	6803      	ldr	r3, [r0, #0]
 80069d4:	4602      	mov	r2, r0
 80069d6:	f013 0007 	ands.w	r0, r3, #7
 80069da:	d00b      	beq.n	80069f4 <__lo0bits+0x22>
 80069dc:	07d9      	lsls	r1, r3, #31
 80069de:	d421      	bmi.n	8006a24 <__lo0bits+0x52>
 80069e0:	0798      	lsls	r0, r3, #30
 80069e2:	bf49      	itett	mi
 80069e4:	085b      	lsrmi	r3, r3, #1
 80069e6:	089b      	lsrpl	r3, r3, #2
 80069e8:	2001      	movmi	r0, #1
 80069ea:	6013      	strmi	r3, [r2, #0]
 80069ec:	bf5c      	itt	pl
 80069ee:	2002      	movpl	r0, #2
 80069f0:	6013      	strpl	r3, [r2, #0]
 80069f2:	4770      	bx	lr
 80069f4:	b299      	uxth	r1, r3
 80069f6:	b909      	cbnz	r1, 80069fc <__lo0bits+0x2a>
 80069f8:	2010      	movs	r0, #16
 80069fa:	0c1b      	lsrs	r3, r3, #16
 80069fc:	b2d9      	uxtb	r1, r3
 80069fe:	b909      	cbnz	r1, 8006a04 <__lo0bits+0x32>
 8006a00:	3008      	adds	r0, #8
 8006a02:	0a1b      	lsrs	r3, r3, #8
 8006a04:	0719      	lsls	r1, r3, #28
 8006a06:	bf04      	itt	eq
 8006a08:	091b      	lsreq	r3, r3, #4
 8006a0a:	3004      	addeq	r0, #4
 8006a0c:	0799      	lsls	r1, r3, #30
 8006a0e:	bf04      	itt	eq
 8006a10:	089b      	lsreq	r3, r3, #2
 8006a12:	3002      	addeq	r0, #2
 8006a14:	07d9      	lsls	r1, r3, #31
 8006a16:	d403      	bmi.n	8006a20 <__lo0bits+0x4e>
 8006a18:	085b      	lsrs	r3, r3, #1
 8006a1a:	f100 0001 	add.w	r0, r0, #1
 8006a1e:	d003      	beq.n	8006a28 <__lo0bits+0x56>
 8006a20:	6013      	str	r3, [r2, #0]
 8006a22:	4770      	bx	lr
 8006a24:	2000      	movs	r0, #0
 8006a26:	4770      	bx	lr
 8006a28:	2020      	movs	r0, #32
 8006a2a:	4770      	bx	lr

08006a2c <__i2b>:
 8006a2c:	b510      	push	{r4, lr}
 8006a2e:	460c      	mov	r4, r1
 8006a30:	2101      	movs	r1, #1
 8006a32:	f7ff ff07 	bl	8006844 <_Balloc>
 8006a36:	4602      	mov	r2, r0
 8006a38:	b928      	cbnz	r0, 8006a46 <__i2b+0x1a>
 8006a3a:	f240 1145 	movw	r1, #325	@ 0x145
 8006a3e:	4b04      	ldr	r3, [pc, #16]	@ (8006a50 <__i2b+0x24>)
 8006a40:	4804      	ldr	r0, [pc, #16]	@ (8006a54 <__i2b+0x28>)
 8006a42:	f000 fd37 	bl	80074b4 <__assert_func>
 8006a46:	2301      	movs	r3, #1
 8006a48:	6144      	str	r4, [r0, #20]
 8006a4a:	6103      	str	r3, [r0, #16]
 8006a4c:	bd10      	pop	{r4, pc}
 8006a4e:	bf00      	nop
 8006a50:	08007bfe 	.word	0x08007bfe
 8006a54:	08007c0f 	.word	0x08007c0f

08006a58 <__multiply>:
 8006a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a5c:	4617      	mov	r7, r2
 8006a5e:	690a      	ldr	r2, [r1, #16]
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	4689      	mov	r9, r1
 8006a64:	429a      	cmp	r2, r3
 8006a66:	bfa2      	ittt	ge
 8006a68:	463b      	movge	r3, r7
 8006a6a:	460f      	movge	r7, r1
 8006a6c:	4699      	movge	r9, r3
 8006a6e:	693d      	ldr	r5, [r7, #16]
 8006a70:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	6879      	ldr	r1, [r7, #4]
 8006a78:	eb05 060a 	add.w	r6, r5, sl
 8006a7c:	42b3      	cmp	r3, r6
 8006a7e:	b085      	sub	sp, #20
 8006a80:	bfb8      	it	lt
 8006a82:	3101      	addlt	r1, #1
 8006a84:	f7ff fede 	bl	8006844 <_Balloc>
 8006a88:	b930      	cbnz	r0, 8006a98 <__multiply+0x40>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006a90:	4b40      	ldr	r3, [pc, #256]	@ (8006b94 <__multiply+0x13c>)
 8006a92:	4841      	ldr	r0, [pc, #260]	@ (8006b98 <__multiply+0x140>)
 8006a94:	f000 fd0e 	bl	80074b4 <__assert_func>
 8006a98:	f100 0414 	add.w	r4, r0, #20
 8006a9c:	4623      	mov	r3, r4
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006aa4:	4573      	cmp	r3, lr
 8006aa6:	d320      	bcc.n	8006aea <__multiply+0x92>
 8006aa8:	f107 0814 	add.w	r8, r7, #20
 8006aac:	f109 0114 	add.w	r1, r9, #20
 8006ab0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006ab4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006ab8:	9302      	str	r3, [sp, #8]
 8006aba:	1beb      	subs	r3, r5, r7
 8006abc:	3b15      	subs	r3, #21
 8006abe:	f023 0303 	bic.w	r3, r3, #3
 8006ac2:	3304      	adds	r3, #4
 8006ac4:	3715      	adds	r7, #21
 8006ac6:	42bd      	cmp	r5, r7
 8006ac8:	bf38      	it	cc
 8006aca:	2304      	movcc	r3, #4
 8006acc:	9301      	str	r3, [sp, #4]
 8006ace:	9b02      	ldr	r3, [sp, #8]
 8006ad0:	9103      	str	r1, [sp, #12]
 8006ad2:	428b      	cmp	r3, r1
 8006ad4:	d80c      	bhi.n	8006af0 <__multiply+0x98>
 8006ad6:	2e00      	cmp	r6, #0
 8006ad8:	dd03      	ble.n	8006ae2 <__multiply+0x8a>
 8006ada:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d055      	beq.n	8006b8e <__multiply+0x136>
 8006ae2:	6106      	str	r6, [r0, #16]
 8006ae4:	b005      	add	sp, #20
 8006ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aea:	f843 2b04 	str.w	r2, [r3], #4
 8006aee:	e7d9      	b.n	8006aa4 <__multiply+0x4c>
 8006af0:	f8b1 a000 	ldrh.w	sl, [r1]
 8006af4:	f1ba 0f00 	cmp.w	sl, #0
 8006af8:	d01f      	beq.n	8006b3a <__multiply+0xe2>
 8006afa:	46c4      	mov	ip, r8
 8006afc:	46a1      	mov	r9, r4
 8006afe:	2700      	movs	r7, #0
 8006b00:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006b04:	f8d9 3000 	ldr.w	r3, [r9]
 8006b08:	fa1f fb82 	uxth.w	fp, r2
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	fb0a 330b 	mla	r3, sl, fp, r3
 8006b12:	443b      	add	r3, r7
 8006b14:	f8d9 7000 	ldr.w	r7, [r9]
 8006b18:	0c12      	lsrs	r2, r2, #16
 8006b1a:	0c3f      	lsrs	r7, r7, #16
 8006b1c:	fb0a 7202 	mla	r2, sl, r2, r7
 8006b20:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b2a:	4565      	cmp	r5, ip
 8006b2c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006b30:	f849 3b04 	str.w	r3, [r9], #4
 8006b34:	d8e4      	bhi.n	8006b00 <__multiply+0xa8>
 8006b36:	9b01      	ldr	r3, [sp, #4]
 8006b38:	50e7      	str	r7, [r4, r3]
 8006b3a:	9b03      	ldr	r3, [sp, #12]
 8006b3c:	3104      	adds	r1, #4
 8006b3e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006b42:	f1b9 0f00 	cmp.w	r9, #0
 8006b46:	d020      	beq.n	8006b8a <__multiply+0x132>
 8006b48:	4647      	mov	r7, r8
 8006b4a:	46a4      	mov	ip, r4
 8006b4c:	f04f 0a00 	mov.w	sl, #0
 8006b50:	6823      	ldr	r3, [r4, #0]
 8006b52:	f8b7 b000 	ldrh.w	fp, [r7]
 8006b56:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006b5a:	b29b      	uxth	r3, r3
 8006b5c:	fb09 220b 	mla	r2, r9, fp, r2
 8006b60:	4452      	add	r2, sl
 8006b62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b66:	f84c 3b04 	str.w	r3, [ip], #4
 8006b6a:	f857 3b04 	ldr.w	r3, [r7], #4
 8006b6e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b72:	f8bc 3000 	ldrh.w	r3, [ip]
 8006b76:	42bd      	cmp	r5, r7
 8006b78:	fb09 330a 	mla	r3, r9, sl, r3
 8006b7c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006b80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b84:	d8e5      	bhi.n	8006b52 <__multiply+0xfa>
 8006b86:	9a01      	ldr	r2, [sp, #4]
 8006b88:	50a3      	str	r3, [r4, r2]
 8006b8a:	3404      	adds	r4, #4
 8006b8c:	e79f      	b.n	8006ace <__multiply+0x76>
 8006b8e:	3e01      	subs	r6, #1
 8006b90:	e7a1      	b.n	8006ad6 <__multiply+0x7e>
 8006b92:	bf00      	nop
 8006b94:	08007bfe 	.word	0x08007bfe
 8006b98:	08007c0f 	.word	0x08007c0f

08006b9c <__pow5mult>:
 8006b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ba0:	4615      	mov	r5, r2
 8006ba2:	f012 0203 	ands.w	r2, r2, #3
 8006ba6:	4607      	mov	r7, r0
 8006ba8:	460e      	mov	r6, r1
 8006baa:	d007      	beq.n	8006bbc <__pow5mult+0x20>
 8006bac:	4c25      	ldr	r4, [pc, #148]	@ (8006c44 <__pow5mult+0xa8>)
 8006bae:	3a01      	subs	r2, #1
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006bb6:	f7ff fea7 	bl	8006908 <__multadd>
 8006bba:	4606      	mov	r6, r0
 8006bbc:	10ad      	asrs	r5, r5, #2
 8006bbe:	d03d      	beq.n	8006c3c <__pow5mult+0xa0>
 8006bc0:	69fc      	ldr	r4, [r7, #28]
 8006bc2:	b97c      	cbnz	r4, 8006be4 <__pow5mult+0x48>
 8006bc4:	2010      	movs	r0, #16
 8006bc6:	f7ff fd87 	bl	80066d8 <malloc>
 8006bca:	4602      	mov	r2, r0
 8006bcc:	61f8      	str	r0, [r7, #28]
 8006bce:	b928      	cbnz	r0, 8006bdc <__pow5mult+0x40>
 8006bd0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006bd4:	4b1c      	ldr	r3, [pc, #112]	@ (8006c48 <__pow5mult+0xac>)
 8006bd6:	481d      	ldr	r0, [pc, #116]	@ (8006c4c <__pow5mult+0xb0>)
 8006bd8:	f000 fc6c 	bl	80074b4 <__assert_func>
 8006bdc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006be0:	6004      	str	r4, [r0, #0]
 8006be2:	60c4      	str	r4, [r0, #12]
 8006be4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006be8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006bec:	b94c      	cbnz	r4, 8006c02 <__pow5mult+0x66>
 8006bee:	f240 2171 	movw	r1, #625	@ 0x271
 8006bf2:	4638      	mov	r0, r7
 8006bf4:	f7ff ff1a 	bl	8006a2c <__i2b>
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	4604      	mov	r4, r0
 8006bfc:	f8c8 0008 	str.w	r0, [r8, #8]
 8006c00:	6003      	str	r3, [r0, #0]
 8006c02:	f04f 0900 	mov.w	r9, #0
 8006c06:	07eb      	lsls	r3, r5, #31
 8006c08:	d50a      	bpl.n	8006c20 <__pow5mult+0x84>
 8006c0a:	4631      	mov	r1, r6
 8006c0c:	4622      	mov	r2, r4
 8006c0e:	4638      	mov	r0, r7
 8006c10:	f7ff ff22 	bl	8006a58 <__multiply>
 8006c14:	4680      	mov	r8, r0
 8006c16:	4631      	mov	r1, r6
 8006c18:	4638      	mov	r0, r7
 8006c1a:	f7ff fe53 	bl	80068c4 <_Bfree>
 8006c1e:	4646      	mov	r6, r8
 8006c20:	106d      	asrs	r5, r5, #1
 8006c22:	d00b      	beq.n	8006c3c <__pow5mult+0xa0>
 8006c24:	6820      	ldr	r0, [r4, #0]
 8006c26:	b938      	cbnz	r0, 8006c38 <__pow5mult+0x9c>
 8006c28:	4622      	mov	r2, r4
 8006c2a:	4621      	mov	r1, r4
 8006c2c:	4638      	mov	r0, r7
 8006c2e:	f7ff ff13 	bl	8006a58 <__multiply>
 8006c32:	6020      	str	r0, [r4, #0]
 8006c34:	f8c0 9000 	str.w	r9, [r0]
 8006c38:	4604      	mov	r4, r0
 8006c3a:	e7e4      	b.n	8006c06 <__pow5mult+0x6a>
 8006c3c:	4630      	mov	r0, r6
 8006c3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c42:	bf00      	nop
 8006c44:	08007cc0 	.word	0x08007cc0
 8006c48:	08007b8f 	.word	0x08007b8f
 8006c4c:	08007c0f 	.word	0x08007c0f

08006c50 <__lshift>:
 8006c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c54:	460c      	mov	r4, r1
 8006c56:	4607      	mov	r7, r0
 8006c58:	4691      	mov	r9, r2
 8006c5a:	6923      	ldr	r3, [r4, #16]
 8006c5c:	6849      	ldr	r1, [r1, #4]
 8006c5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006c62:	68a3      	ldr	r3, [r4, #8]
 8006c64:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006c68:	f108 0601 	add.w	r6, r8, #1
 8006c6c:	42b3      	cmp	r3, r6
 8006c6e:	db0b      	blt.n	8006c88 <__lshift+0x38>
 8006c70:	4638      	mov	r0, r7
 8006c72:	f7ff fde7 	bl	8006844 <_Balloc>
 8006c76:	4605      	mov	r5, r0
 8006c78:	b948      	cbnz	r0, 8006c8e <__lshift+0x3e>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006c80:	4b27      	ldr	r3, [pc, #156]	@ (8006d20 <__lshift+0xd0>)
 8006c82:	4828      	ldr	r0, [pc, #160]	@ (8006d24 <__lshift+0xd4>)
 8006c84:	f000 fc16 	bl	80074b4 <__assert_func>
 8006c88:	3101      	adds	r1, #1
 8006c8a:	005b      	lsls	r3, r3, #1
 8006c8c:	e7ee      	b.n	8006c6c <__lshift+0x1c>
 8006c8e:	2300      	movs	r3, #0
 8006c90:	f100 0114 	add.w	r1, r0, #20
 8006c94:	f100 0210 	add.w	r2, r0, #16
 8006c98:	4618      	mov	r0, r3
 8006c9a:	4553      	cmp	r3, sl
 8006c9c:	db33      	blt.n	8006d06 <__lshift+0xb6>
 8006c9e:	6920      	ldr	r0, [r4, #16]
 8006ca0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006ca4:	f104 0314 	add.w	r3, r4, #20
 8006ca8:	f019 091f 	ands.w	r9, r9, #31
 8006cac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006cb0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006cb4:	d02b      	beq.n	8006d0e <__lshift+0xbe>
 8006cb6:	468a      	mov	sl, r1
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f1c9 0e20 	rsb	lr, r9, #32
 8006cbe:	6818      	ldr	r0, [r3, #0]
 8006cc0:	fa00 f009 	lsl.w	r0, r0, r9
 8006cc4:	4310      	orrs	r0, r2
 8006cc6:	f84a 0b04 	str.w	r0, [sl], #4
 8006cca:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cce:	459c      	cmp	ip, r3
 8006cd0:	fa22 f20e 	lsr.w	r2, r2, lr
 8006cd4:	d8f3      	bhi.n	8006cbe <__lshift+0x6e>
 8006cd6:	ebac 0304 	sub.w	r3, ip, r4
 8006cda:	3b15      	subs	r3, #21
 8006cdc:	f023 0303 	bic.w	r3, r3, #3
 8006ce0:	3304      	adds	r3, #4
 8006ce2:	f104 0015 	add.w	r0, r4, #21
 8006ce6:	4560      	cmp	r0, ip
 8006ce8:	bf88      	it	hi
 8006cea:	2304      	movhi	r3, #4
 8006cec:	50ca      	str	r2, [r1, r3]
 8006cee:	b10a      	cbz	r2, 8006cf4 <__lshift+0xa4>
 8006cf0:	f108 0602 	add.w	r6, r8, #2
 8006cf4:	3e01      	subs	r6, #1
 8006cf6:	4638      	mov	r0, r7
 8006cf8:	4621      	mov	r1, r4
 8006cfa:	612e      	str	r6, [r5, #16]
 8006cfc:	f7ff fde2 	bl	80068c4 <_Bfree>
 8006d00:	4628      	mov	r0, r5
 8006d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d06:	f842 0f04 	str.w	r0, [r2, #4]!
 8006d0a:	3301      	adds	r3, #1
 8006d0c:	e7c5      	b.n	8006c9a <__lshift+0x4a>
 8006d0e:	3904      	subs	r1, #4
 8006d10:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d14:	459c      	cmp	ip, r3
 8006d16:	f841 2f04 	str.w	r2, [r1, #4]!
 8006d1a:	d8f9      	bhi.n	8006d10 <__lshift+0xc0>
 8006d1c:	e7ea      	b.n	8006cf4 <__lshift+0xa4>
 8006d1e:	bf00      	nop
 8006d20:	08007bfe 	.word	0x08007bfe
 8006d24:	08007c0f 	.word	0x08007c0f

08006d28 <__mcmp>:
 8006d28:	4603      	mov	r3, r0
 8006d2a:	690a      	ldr	r2, [r1, #16]
 8006d2c:	6900      	ldr	r0, [r0, #16]
 8006d2e:	b530      	push	{r4, r5, lr}
 8006d30:	1a80      	subs	r0, r0, r2
 8006d32:	d10e      	bne.n	8006d52 <__mcmp+0x2a>
 8006d34:	3314      	adds	r3, #20
 8006d36:	3114      	adds	r1, #20
 8006d38:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006d3c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006d40:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006d44:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006d48:	4295      	cmp	r5, r2
 8006d4a:	d003      	beq.n	8006d54 <__mcmp+0x2c>
 8006d4c:	d205      	bcs.n	8006d5a <__mcmp+0x32>
 8006d4e:	f04f 30ff 	mov.w	r0, #4294967295
 8006d52:	bd30      	pop	{r4, r5, pc}
 8006d54:	42a3      	cmp	r3, r4
 8006d56:	d3f3      	bcc.n	8006d40 <__mcmp+0x18>
 8006d58:	e7fb      	b.n	8006d52 <__mcmp+0x2a>
 8006d5a:	2001      	movs	r0, #1
 8006d5c:	e7f9      	b.n	8006d52 <__mcmp+0x2a>
	...

08006d60 <__mdiff>:
 8006d60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d64:	4689      	mov	r9, r1
 8006d66:	4606      	mov	r6, r0
 8006d68:	4611      	mov	r1, r2
 8006d6a:	4648      	mov	r0, r9
 8006d6c:	4614      	mov	r4, r2
 8006d6e:	f7ff ffdb 	bl	8006d28 <__mcmp>
 8006d72:	1e05      	subs	r5, r0, #0
 8006d74:	d112      	bne.n	8006d9c <__mdiff+0x3c>
 8006d76:	4629      	mov	r1, r5
 8006d78:	4630      	mov	r0, r6
 8006d7a:	f7ff fd63 	bl	8006844 <_Balloc>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	b928      	cbnz	r0, 8006d8e <__mdiff+0x2e>
 8006d82:	f240 2137 	movw	r1, #567	@ 0x237
 8006d86:	4b3e      	ldr	r3, [pc, #248]	@ (8006e80 <__mdiff+0x120>)
 8006d88:	483e      	ldr	r0, [pc, #248]	@ (8006e84 <__mdiff+0x124>)
 8006d8a:	f000 fb93 	bl	80074b4 <__assert_func>
 8006d8e:	2301      	movs	r3, #1
 8006d90:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006d94:	4610      	mov	r0, r2
 8006d96:	b003      	add	sp, #12
 8006d98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d9c:	bfbc      	itt	lt
 8006d9e:	464b      	movlt	r3, r9
 8006da0:	46a1      	movlt	r9, r4
 8006da2:	4630      	mov	r0, r6
 8006da4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006da8:	bfba      	itte	lt
 8006daa:	461c      	movlt	r4, r3
 8006dac:	2501      	movlt	r5, #1
 8006dae:	2500      	movge	r5, #0
 8006db0:	f7ff fd48 	bl	8006844 <_Balloc>
 8006db4:	4602      	mov	r2, r0
 8006db6:	b918      	cbnz	r0, 8006dc0 <__mdiff+0x60>
 8006db8:	f240 2145 	movw	r1, #581	@ 0x245
 8006dbc:	4b30      	ldr	r3, [pc, #192]	@ (8006e80 <__mdiff+0x120>)
 8006dbe:	e7e3      	b.n	8006d88 <__mdiff+0x28>
 8006dc0:	f100 0b14 	add.w	fp, r0, #20
 8006dc4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006dc8:	f109 0310 	add.w	r3, r9, #16
 8006dcc:	60c5      	str	r5, [r0, #12]
 8006dce:	f04f 0c00 	mov.w	ip, #0
 8006dd2:	f109 0514 	add.w	r5, r9, #20
 8006dd6:	46d9      	mov	r9, fp
 8006dd8:	6926      	ldr	r6, [r4, #16]
 8006dda:	f104 0e14 	add.w	lr, r4, #20
 8006dde:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006de2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006de6:	9301      	str	r3, [sp, #4]
 8006de8:	9b01      	ldr	r3, [sp, #4]
 8006dea:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006dee:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006df2:	b281      	uxth	r1, r0
 8006df4:	9301      	str	r3, [sp, #4]
 8006df6:	fa1f f38a 	uxth.w	r3, sl
 8006dfa:	1a5b      	subs	r3, r3, r1
 8006dfc:	0c00      	lsrs	r0, r0, #16
 8006dfe:	4463      	add	r3, ip
 8006e00:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006e04:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006e0e:	4576      	cmp	r6, lr
 8006e10:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006e14:	f849 3b04 	str.w	r3, [r9], #4
 8006e18:	d8e6      	bhi.n	8006de8 <__mdiff+0x88>
 8006e1a:	1b33      	subs	r3, r6, r4
 8006e1c:	3b15      	subs	r3, #21
 8006e1e:	f023 0303 	bic.w	r3, r3, #3
 8006e22:	3415      	adds	r4, #21
 8006e24:	3304      	adds	r3, #4
 8006e26:	42a6      	cmp	r6, r4
 8006e28:	bf38      	it	cc
 8006e2a:	2304      	movcc	r3, #4
 8006e2c:	441d      	add	r5, r3
 8006e2e:	445b      	add	r3, fp
 8006e30:	461e      	mov	r6, r3
 8006e32:	462c      	mov	r4, r5
 8006e34:	4544      	cmp	r4, r8
 8006e36:	d30e      	bcc.n	8006e56 <__mdiff+0xf6>
 8006e38:	f108 0103 	add.w	r1, r8, #3
 8006e3c:	1b49      	subs	r1, r1, r5
 8006e3e:	f021 0103 	bic.w	r1, r1, #3
 8006e42:	3d03      	subs	r5, #3
 8006e44:	45a8      	cmp	r8, r5
 8006e46:	bf38      	it	cc
 8006e48:	2100      	movcc	r1, #0
 8006e4a:	440b      	add	r3, r1
 8006e4c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006e50:	b199      	cbz	r1, 8006e7a <__mdiff+0x11a>
 8006e52:	6117      	str	r7, [r2, #16]
 8006e54:	e79e      	b.n	8006d94 <__mdiff+0x34>
 8006e56:	46e6      	mov	lr, ip
 8006e58:	f854 1b04 	ldr.w	r1, [r4], #4
 8006e5c:	fa1f fc81 	uxth.w	ip, r1
 8006e60:	44f4      	add	ip, lr
 8006e62:	0c08      	lsrs	r0, r1, #16
 8006e64:	4471      	add	r1, lr
 8006e66:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006e6a:	b289      	uxth	r1, r1
 8006e6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006e70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006e74:	f846 1b04 	str.w	r1, [r6], #4
 8006e78:	e7dc      	b.n	8006e34 <__mdiff+0xd4>
 8006e7a:	3f01      	subs	r7, #1
 8006e7c:	e7e6      	b.n	8006e4c <__mdiff+0xec>
 8006e7e:	bf00      	nop
 8006e80:	08007bfe 	.word	0x08007bfe
 8006e84:	08007c0f 	.word	0x08007c0f

08006e88 <__d2b>:
 8006e88:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006e8c:	2101      	movs	r1, #1
 8006e8e:	4690      	mov	r8, r2
 8006e90:	4699      	mov	r9, r3
 8006e92:	9e08      	ldr	r6, [sp, #32]
 8006e94:	f7ff fcd6 	bl	8006844 <_Balloc>
 8006e98:	4604      	mov	r4, r0
 8006e9a:	b930      	cbnz	r0, 8006eaa <__d2b+0x22>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	f240 310f 	movw	r1, #783	@ 0x30f
 8006ea2:	4b23      	ldr	r3, [pc, #140]	@ (8006f30 <__d2b+0xa8>)
 8006ea4:	4823      	ldr	r0, [pc, #140]	@ (8006f34 <__d2b+0xac>)
 8006ea6:	f000 fb05 	bl	80074b4 <__assert_func>
 8006eaa:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006eae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006eb2:	b10d      	cbz	r5, 8006eb8 <__d2b+0x30>
 8006eb4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006eb8:	9301      	str	r3, [sp, #4]
 8006eba:	f1b8 0300 	subs.w	r3, r8, #0
 8006ebe:	d024      	beq.n	8006f0a <__d2b+0x82>
 8006ec0:	4668      	mov	r0, sp
 8006ec2:	9300      	str	r3, [sp, #0]
 8006ec4:	f7ff fd85 	bl	80069d2 <__lo0bits>
 8006ec8:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006ecc:	b1d8      	cbz	r0, 8006f06 <__d2b+0x7e>
 8006ece:	f1c0 0320 	rsb	r3, r0, #32
 8006ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed6:	430b      	orrs	r3, r1
 8006ed8:	40c2      	lsrs	r2, r0
 8006eda:	6163      	str	r3, [r4, #20]
 8006edc:	9201      	str	r2, [sp, #4]
 8006ede:	9b01      	ldr	r3, [sp, #4]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	bf0c      	ite	eq
 8006ee4:	2201      	moveq	r2, #1
 8006ee6:	2202      	movne	r2, #2
 8006ee8:	61a3      	str	r3, [r4, #24]
 8006eea:	6122      	str	r2, [r4, #16]
 8006eec:	b1ad      	cbz	r5, 8006f1a <__d2b+0x92>
 8006eee:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006ef2:	4405      	add	r5, r0
 8006ef4:	6035      	str	r5, [r6, #0]
 8006ef6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006efa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006efc:	6018      	str	r0, [r3, #0]
 8006efe:	4620      	mov	r0, r4
 8006f00:	b002      	add	sp, #8
 8006f02:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006f06:	6161      	str	r1, [r4, #20]
 8006f08:	e7e9      	b.n	8006ede <__d2b+0x56>
 8006f0a:	a801      	add	r0, sp, #4
 8006f0c:	f7ff fd61 	bl	80069d2 <__lo0bits>
 8006f10:	9b01      	ldr	r3, [sp, #4]
 8006f12:	2201      	movs	r2, #1
 8006f14:	6163      	str	r3, [r4, #20]
 8006f16:	3020      	adds	r0, #32
 8006f18:	e7e7      	b.n	8006eea <__d2b+0x62>
 8006f1a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006f1e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006f22:	6030      	str	r0, [r6, #0]
 8006f24:	6918      	ldr	r0, [r3, #16]
 8006f26:	f7ff fd35 	bl	8006994 <__hi0bits>
 8006f2a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006f2e:	e7e4      	b.n	8006efa <__d2b+0x72>
 8006f30:	08007bfe 	.word	0x08007bfe
 8006f34:	08007c0f 	.word	0x08007c0f

08006f38 <__sfputc_r>:
 8006f38:	6893      	ldr	r3, [r2, #8]
 8006f3a:	b410      	push	{r4}
 8006f3c:	3b01      	subs	r3, #1
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	6093      	str	r3, [r2, #8]
 8006f42:	da07      	bge.n	8006f54 <__sfputc_r+0x1c>
 8006f44:	6994      	ldr	r4, [r2, #24]
 8006f46:	42a3      	cmp	r3, r4
 8006f48:	db01      	blt.n	8006f4e <__sfputc_r+0x16>
 8006f4a:	290a      	cmp	r1, #10
 8006f4c:	d102      	bne.n	8006f54 <__sfputc_r+0x1c>
 8006f4e:	bc10      	pop	{r4}
 8006f50:	f7fe bbfb 	b.w	800574a <__swbuf_r>
 8006f54:	6813      	ldr	r3, [r2, #0]
 8006f56:	1c58      	adds	r0, r3, #1
 8006f58:	6010      	str	r0, [r2, #0]
 8006f5a:	7019      	strb	r1, [r3, #0]
 8006f5c:	4608      	mov	r0, r1
 8006f5e:	bc10      	pop	{r4}
 8006f60:	4770      	bx	lr

08006f62 <__sfputs_r>:
 8006f62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f64:	4606      	mov	r6, r0
 8006f66:	460f      	mov	r7, r1
 8006f68:	4614      	mov	r4, r2
 8006f6a:	18d5      	adds	r5, r2, r3
 8006f6c:	42ac      	cmp	r4, r5
 8006f6e:	d101      	bne.n	8006f74 <__sfputs_r+0x12>
 8006f70:	2000      	movs	r0, #0
 8006f72:	e007      	b.n	8006f84 <__sfputs_r+0x22>
 8006f74:	463a      	mov	r2, r7
 8006f76:	4630      	mov	r0, r6
 8006f78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f7c:	f7ff ffdc 	bl	8006f38 <__sfputc_r>
 8006f80:	1c43      	adds	r3, r0, #1
 8006f82:	d1f3      	bne.n	8006f6c <__sfputs_r+0xa>
 8006f84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006f88 <_vfiprintf_r>:
 8006f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f8c:	460d      	mov	r5, r1
 8006f8e:	4614      	mov	r4, r2
 8006f90:	4698      	mov	r8, r3
 8006f92:	4606      	mov	r6, r0
 8006f94:	b09d      	sub	sp, #116	@ 0x74
 8006f96:	b118      	cbz	r0, 8006fa0 <_vfiprintf_r+0x18>
 8006f98:	6a03      	ldr	r3, [r0, #32]
 8006f9a:	b90b      	cbnz	r3, 8006fa0 <_vfiprintf_r+0x18>
 8006f9c:	f7fe fae4 	bl	8005568 <__sinit>
 8006fa0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006fa2:	07d9      	lsls	r1, r3, #31
 8006fa4:	d405      	bmi.n	8006fb2 <_vfiprintf_r+0x2a>
 8006fa6:	89ab      	ldrh	r3, [r5, #12]
 8006fa8:	059a      	lsls	r2, r3, #22
 8006faa:	d402      	bmi.n	8006fb2 <_vfiprintf_r+0x2a>
 8006fac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006fae:	f7fe fcde 	bl	800596e <__retarget_lock_acquire_recursive>
 8006fb2:	89ab      	ldrh	r3, [r5, #12]
 8006fb4:	071b      	lsls	r3, r3, #28
 8006fb6:	d501      	bpl.n	8006fbc <_vfiprintf_r+0x34>
 8006fb8:	692b      	ldr	r3, [r5, #16]
 8006fba:	b99b      	cbnz	r3, 8006fe4 <_vfiprintf_r+0x5c>
 8006fbc:	4629      	mov	r1, r5
 8006fbe:	4630      	mov	r0, r6
 8006fc0:	f7fe fc02 	bl	80057c8 <__swsetup_r>
 8006fc4:	b170      	cbz	r0, 8006fe4 <_vfiprintf_r+0x5c>
 8006fc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006fc8:	07dc      	lsls	r4, r3, #31
 8006fca:	d504      	bpl.n	8006fd6 <_vfiprintf_r+0x4e>
 8006fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8006fd0:	b01d      	add	sp, #116	@ 0x74
 8006fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fd6:	89ab      	ldrh	r3, [r5, #12]
 8006fd8:	0598      	lsls	r0, r3, #22
 8006fda:	d4f7      	bmi.n	8006fcc <_vfiprintf_r+0x44>
 8006fdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006fde:	f7fe fcc7 	bl	8005970 <__retarget_lock_release_recursive>
 8006fe2:	e7f3      	b.n	8006fcc <_vfiprintf_r+0x44>
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fe8:	2320      	movs	r3, #32
 8006fea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006fee:	2330      	movs	r3, #48	@ 0x30
 8006ff0:	f04f 0901 	mov.w	r9, #1
 8006ff4:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ff8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80071a4 <_vfiprintf_r+0x21c>
 8006ffc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007000:	4623      	mov	r3, r4
 8007002:	469a      	mov	sl, r3
 8007004:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007008:	b10a      	cbz	r2, 800700e <_vfiprintf_r+0x86>
 800700a:	2a25      	cmp	r2, #37	@ 0x25
 800700c:	d1f9      	bne.n	8007002 <_vfiprintf_r+0x7a>
 800700e:	ebba 0b04 	subs.w	fp, sl, r4
 8007012:	d00b      	beq.n	800702c <_vfiprintf_r+0xa4>
 8007014:	465b      	mov	r3, fp
 8007016:	4622      	mov	r2, r4
 8007018:	4629      	mov	r1, r5
 800701a:	4630      	mov	r0, r6
 800701c:	f7ff ffa1 	bl	8006f62 <__sfputs_r>
 8007020:	3001      	adds	r0, #1
 8007022:	f000 80a7 	beq.w	8007174 <_vfiprintf_r+0x1ec>
 8007026:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007028:	445a      	add	r2, fp
 800702a:	9209      	str	r2, [sp, #36]	@ 0x24
 800702c:	f89a 3000 	ldrb.w	r3, [sl]
 8007030:	2b00      	cmp	r3, #0
 8007032:	f000 809f 	beq.w	8007174 <_vfiprintf_r+0x1ec>
 8007036:	2300      	movs	r3, #0
 8007038:	f04f 32ff 	mov.w	r2, #4294967295
 800703c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007040:	f10a 0a01 	add.w	sl, sl, #1
 8007044:	9304      	str	r3, [sp, #16]
 8007046:	9307      	str	r3, [sp, #28]
 8007048:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800704c:	931a      	str	r3, [sp, #104]	@ 0x68
 800704e:	4654      	mov	r4, sl
 8007050:	2205      	movs	r2, #5
 8007052:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007056:	4853      	ldr	r0, [pc, #332]	@ (80071a4 <_vfiprintf_r+0x21c>)
 8007058:	f7fe fc8b 	bl	8005972 <memchr>
 800705c:	9a04      	ldr	r2, [sp, #16]
 800705e:	b9d8      	cbnz	r0, 8007098 <_vfiprintf_r+0x110>
 8007060:	06d1      	lsls	r1, r2, #27
 8007062:	bf44      	itt	mi
 8007064:	2320      	movmi	r3, #32
 8007066:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800706a:	0713      	lsls	r3, r2, #28
 800706c:	bf44      	itt	mi
 800706e:	232b      	movmi	r3, #43	@ 0x2b
 8007070:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007074:	f89a 3000 	ldrb.w	r3, [sl]
 8007078:	2b2a      	cmp	r3, #42	@ 0x2a
 800707a:	d015      	beq.n	80070a8 <_vfiprintf_r+0x120>
 800707c:	4654      	mov	r4, sl
 800707e:	2000      	movs	r0, #0
 8007080:	f04f 0c0a 	mov.w	ip, #10
 8007084:	9a07      	ldr	r2, [sp, #28]
 8007086:	4621      	mov	r1, r4
 8007088:	f811 3b01 	ldrb.w	r3, [r1], #1
 800708c:	3b30      	subs	r3, #48	@ 0x30
 800708e:	2b09      	cmp	r3, #9
 8007090:	d94b      	bls.n	800712a <_vfiprintf_r+0x1a2>
 8007092:	b1b0      	cbz	r0, 80070c2 <_vfiprintf_r+0x13a>
 8007094:	9207      	str	r2, [sp, #28]
 8007096:	e014      	b.n	80070c2 <_vfiprintf_r+0x13a>
 8007098:	eba0 0308 	sub.w	r3, r0, r8
 800709c:	fa09 f303 	lsl.w	r3, r9, r3
 80070a0:	4313      	orrs	r3, r2
 80070a2:	46a2      	mov	sl, r4
 80070a4:	9304      	str	r3, [sp, #16]
 80070a6:	e7d2      	b.n	800704e <_vfiprintf_r+0xc6>
 80070a8:	9b03      	ldr	r3, [sp, #12]
 80070aa:	1d19      	adds	r1, r3, #4
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	9103      	str	r1, [sp, #12]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	bfbb      	ittet	lt
 80070b4:	425b      	neglt	r3, r3
 80070b6:	f042 0202 	orrlt.w	r2, r2, #2
 80070ba:	9307      	strge	r3, [sp, #28]
 80070bc:	9307      	strlt	r3, [sp, #28]
 80070be:	bfb8      	it	lt
 80070c0:	9204      	strlt	r2, [sp, #16]
 80070c2:	7823      	ldrb	r3, [r4, #0]
 80070c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80070c6:	d10a      	bne.n	80070de <_vfiprintf_r+0x156>
 80070c8:	7863      	ldrb	r3, [r4, #1]
 80070ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80070cc:	d132      	bne.n	8007134 <_vfiprintf_r+0x1ac>
 80070ce:	9b03      	ldr	r3, [sp, #12]
 80070d0:	3402      	adds	r4, #2
 80070d2:	1d1a      	adds	r2, r3, #4
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	9203      	str	r2, [sp, #12]
 80070d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80070dc:	9305      	str	r3, [sp, #20]
 80070de:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80071a8 <_vfiprintf_r+0x220>
 80070e2:	2203      	movs	r2, #3
 80070e4:	4650      	mov	r0, sl
 80070e6:	7821      	ldrb	r1, [r4, #0]
 80070e8:	f7fe fc43 	bl	8005972 <memchr>
 80070ec:	b138      	cbz	r0, 80070fe <_vfiprintf_r+0x176>
 80070ee:	2240      	movs	r2, #64	@ 0x40
 80070f0:	9b04      	ldr	r3, [sp, #16]
 80070f2:	eba0 000a 	sub.w	r0, r0, sl
 80070f6:	4082      	lsls	r2, r0
 80070f8:	4313      	orrs	r3, r2
 80070fa:	3401      	adds	r4, #1
 80070fc:	9304      	str	r3, [sp, #16]
 80070fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007102:	2206      	movs	r2, #6
 8007104:	4829      	ldr	r0, [pc, #164]	@ (80071ac <_vfiprintf_r+0x224>)
 8007106:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800710a:	f7fe fc32 	bl	8005972 <memchr>
 800710e:	2800      	cmp	r0, #0
 8007110:	d03f      	beq.n	8007192 <_vfiprintf_r+0x20a>
 8007112:	4b27      	ldr	r3, [pc, #156]	@ (80071b0 <_vfiprintf_r+0x228>)
 8007114:	bb1b      	cbnz	r3, 800715e <_vfiprintf_r+0x1d6>
 8007116:	9b03      	ldr	r3, [sp, #12]
 8007118:	3307      	adds	r3, #7
 800711a:	f023 0307 	bic.w	r3, r3, #7
 800711e:	3308      	adds	r3, #8
 8007120:	9303      	str	r3, [sp, #12]
 8007122:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007124:	443b      	add	r3, r7
 8007126:	9309      	str	r3, [sp, #36]	@ 0x24
 8007128:	e76a      	b.n	8007000 <_vfiprintf_r+0x78>
 800712a:	460c      	mov	r4, r1
 800712c:	2001      	movs	r0, #1
 800712e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007132:	e7a8      	b.n	8007086 <_vfiprintf_r+0xfe>
 8007134:	2300      	movs	r3, #0
 8007136:	f04f 0c0a 	mov.w	ip, #10
 800713a:	4619      	mov	r1, r3
 800713c:	3401      	adds	r4, #1
 800713e:	9305      	str	r3, [sp, #20]
 8007140:	4620      	mov	r0, r4
 8007142:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007146:	3a30      	subs	r2, #48	@ 0x30
 8007148:	2a09      	cmp	r2, #9
 800714a:	d903      	bls.n	8007154 <_vfiprintf_r+0x1cc>
 800714c:	2b00      	cmp	r3, #0
 800714e:	d0c6      	beq.n	80070de <_vfiprintf_r+0x156>
 8007150:	9105      	str	r1, [sp, #20]
 8007152:	e7c4      	b.n	80070de <_vfiprintf_r+0x156>
 8007154:	4604      	mov	r4, r0
 8007156:	2301      	movs	r3, #1
 8007158:	fb0c 2101 	mla	r1, ip, r1, r2
 800715c:	e7f0      	b.n	8007140 <_vfiprintf_r+0x1b8>
 800715e:	ab03      	add	r3, sp, #12
 8007160:	9300      	str	r3, [sp, #0]
 8007162:	462a      	mov	r2, r5
 8007164:	4630      	mov	r0, r6
 8007166:	4b13      	ldr	r3, [pc, #76]	@ (80071b4 <_vfiprintf_r+0x22c>)
 8007168:	a904      	add	r1, sp, #16
 800716a:	f7fd fdb5 	bl	8004cd8 <_printf_float>
 800716e:	4607      	mov	r7, r0
 8007170:	1c78      	adds	r0, r7, #1
 8007172:	d1d6      	bne.n	8007122 <_vfiprintf_r+0x19a>
 8007174:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007176:	07d9      	lsls	r1, r3, #31
 8007178:	d405      	bmi.n	8007186 <_vfiprintf_r+0x1fe>
 800717a:	89ab      	ldrh	r3, [r5, #12]
 800717c:	059a      	lsls	r2, r3, #22
 800717e:	d402      	bmi.n	8007186 <_vfiprintf_r+0x1fe>
 8007180:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007182:	f7fe fbf5 	bl	8005970 <__retarget_lock_release_recursive>
 8007186:	89ab      	ldrh	r3, [r5, #12]
 8007188:	065b      	lsls	r3, r3, #25
 800718a:	f53f af1f 	bmi.w	8006fcc <_vfiprintf_r+0x44>
 800718e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007190:	e71e      	b.n	8006fd0 <_vfiprintf_r+0x48>
 8007192:	ab03      	add	r3, sp, #12
 8007194:	9300      	str	r3, [sp, #0]
 8007196:	462a      	mov	r2, r5
 8007198:	4630      	mov	r0, r6
 800719a:	4b06      	ldr	r3, [pc, #24]	@ (80071b4 <_vfiprintf_r+0x22c>)
 800719c:	a904      	add	r1, sp, #16
 800719e:	f7fe f839 	bl	8005214 <_printf_i>
 80071a2:	e7e4      	b.n	800716e <_vfiprintf_r+0x1e6>
 80071a4:	08007c68 	.word	0x08007c68
 80071a8:	08007c6e 	.word	0x08007c6e
 80071ac:	08007c72 	.word	0x08007c72
 80071b0:	08004cd9 	.word	0x08004cd9
 80071b4:	08006f63 	.word	0x08006f63

080071b8 <__sflush_r>:
 80071b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80071bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071be:	0716      	lsls	r6, r2, #28
 80071c0:	4605      	mov	r5, r0
 80071c2:	460c      	mov	r4, r1
 80071c4:	d454      	bmi.n	8007270 <__sflush_r+0xb8>
 80071c6:	684b      	ldr	r3, [r1, #4]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	dc02      	bgt.n	80071d2 <__sflush_r+0x1a>
 80071cc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	dd48      	ble.n	8007264 <__sflush_r+0xac>
 80071d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80071d4:	2e00      	cmp	r6, #0
 80071d6:	d045      	beq.n	8007264 <__sflush_r+0xac>
 80071d8:	2300      	movs	r3, #0
 80071da:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80071de:	682f      	ldr	r7, [r5, #0]
 80071e0:	6a21      	ldr	r1, [r4, #32]
 80071e2:	602b      	str	r3, [r5, #0]
 80071e4:	d030      	beq.n	8007248 <__sflush_r+0x90>
 80071e6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80071e8:	89a3      	ldrh	r3, [r4, #12]
 80071ea:	0759      	lsls	r1, r3, #29
 80071ec:	d505      	bpl.n	80071fa <__sflush_r+0x42>
 80071ee:	6863      	ldr	r3, [r4, #4]
 80071f0:	1ad2      	subs	r2, r2, r3
 80071f2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80071f4:	b10b      	cbz	r3, 80071fa <__sflush_r+0x42>
 80071f6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80071f8:	1ad2      	subs	r2, r2, r3
 80071fa:	2300      	movs	r3, #0
 80071fc:	4628      	mov	r0, r5
 80071fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007200:	6a21      	ldr	r1, [r4, #32]
 8007202:	47b0      	blx	r6
 8007204:	1c43      	adds	r3, r0, #1
 8007206:	89a3      	ldrh	r3, [r4, #12]
 8007208:	d106      	bne.n	8007218 <__sflush_r+0x60>
 800720a:	6829      	ldr	r1, [r5, #0]
 800720c:	291d      	cmp	r1, #29
 800720e:	d82b      	bhi.n	8007268 <__sflush_r+0xb0>
 8007210:	4a28      	ldr	r2, [pc, #160]	@ (80072b4 <__sflush_r+0xfc>)
 8007212:	40ca      	lsrs	r2, r1
 8007214:	07d6      	lsls	r6, r2, #31
 8007216:	d527      	bpl.n	8007268 <__sflush_r+0xb0>
 8007218:	2200      	movs	r2, #0
 800721a:	6062      	str	r2, [r4, #4]
 800721c:	6922      	ldr	r2, [r4, #16]
 800721e:	04d9      	lsls	r1, r3, #19
 8007220:	6022      	str	r2, [r4, #0]
 8007222:	d504      	bpl.n	800722e <__sflush_r+0x76>
 8007224:	1c42      	adds	r2, r0, #1
 8007226:	d101      	bne.n	800722c <__sflush_r+0x74>
 8007228:	682b      	ldr	r3, [r5, #0]
 800722a:	b903      	cbnz	r3, 800722e <__sflush_r+0x76>
 800722c:	6560      	str	r0, [r4, #84]	@ 0x54
 800722e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007230:	602f      	str	r7, [r5, #0]
 8007232:	b1b9      	cbz	r1, 8007264 <__sflush_r+0xac>
 8007234:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007238:	4299      	cmp	r1, r3
 800723a:	d002      	beq.n	8007242 <__sflush_r+0x8a>
 800723c:	4628      	mov	r0, r5
 800723e:	f7ff fa03 	bl	8006648 <_free_r>
 8007242:	2300      	movs	r3, #0
 8007244:	6363      	str	r3, [r4, #52]	@ 0x34
 8007246:	e00d      	b.n	8007264 <__sflush_r+0xac>
 8007248:	2301      	movs	r3, #1
 800724a:	4628      	mov	r0, r5
 800724c:	47b0      	blx	r6
 800724e:	4602      	mov	r2, r0
 8007250:	1c50      	adds	r0, r2, #1
 8007252:	d1c9      	bne.n	80071e8 <__sflush_r+0x30>
 8007254:	682b      	ldr	r3, [r5, #0]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d0c6      	beq.n	80071e8 <__sflush_r+0x30>
 800725a:	2b1d      	cmp	r3, #29
 800725c:	d001      	beq.n	8007262 <__sflush_r+0xaa>
 800725e:	2b16      	cmp	r3, #22
 8007260:	d11d      	bne.n	800729e <__sflush_r+0xe6>
 8007262:	602f      	str	r7, [r5, #0]
 8007264:	2000      	movs	r0, #0
 8007266:	e021      	b.n	80072ac <__sflush_r+0xf4>
 8007268:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800726c:	b21b      	sxth	r3, r3
 800726e:	e01a      	b.n	80072a6 <__sflush_r+0xee>
 8007270:	690f      	ldr	r7, [r1, #16]
 8007272:	2f00      	cmp	r7, #0
 8007274:	d0f6      	beq.n	8007264 <__sflush_r+0xac>
 8007276:	0793      	lsls	r3, r2, #30
 8007278:	bf18      	it	ne
 800727a:	2300      	movne	r3, #0
 800727c:	680e      	ldr	r6, [r1, #0]
 800727e:	bf08      	it	eq
 8007280:	694b      	ldreq	r3, [r1, #20]
 8007282:	1bf6      	subs	r6, r6, r7
 8007284:	600f      	str	r7, [r1, #0]
 8007286:	608b      	str	r3, [r1, #8]
 8007288:	2e00      	cmp	r6, #0
 800728a:	ddeb      	ble.n	8007264 <__sflush_r+0xac>
 800728c:	4633      	mov	r3, r6
 800728e:	463a      	mov	r2, r7
 8007290:	4628      	mov	r0, r5
 8007292:	6a21      	ldr	r1, [r4, #32]
 8007294:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007298:	47e0      	blx	ip
 800729a:	2800      	cmp	r0, #0
 800729c:	dc07      	bgt.n	80072ae <__sflush_r+0xf6>
 800729e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072a6:	f04f 30ff 	mov.w	r0, #4294967295
 80072aa:	81a3      	strh	r3, [r4, #12]
 80072ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072ae:	4407      	add	r7, r0
 80072b0:	1a36      	subs	r6, r6, r0
 80072b2:	e7e9      	b.n	8007288 <__sflush_r+0xd0>
 80072b4:	20400001 	.word	0x20400001

080072b8 <_fflush_r>:
 80072b8:	b538      	push	{r3, r4, r5, lr}
 80072ba:	690b      	ldr	r3, [r1, #16]
 80072bc:	4605      	mov	r5, r0
 80072be:	460c      	mov	r4, r1
 80072c0:	b913      	cbnz	r3, 80072c8 <_fflush_r+0x10>
 80072c2:	2500      	movs	r5, #0
 80072c4:	4628      	mov	r0, r5
 80072c6:	bd38      	pop	{r3, r4, r5, pc}
 80072c8:	b118      	cbz	r0, 80072d2 <_fflush_r+0x1a>
 80072ca:	6a03      	ldr	r3, [r0, #32]
 80072cc:	b90b      	cbnz	r3, 80072d2 <_fflush_r+0x1a>
 80072ce:	f7fe f94b 	bl	8005568 <__sinit>
 80072d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d0f3      	beq.n	80072c2 <_fflush_r+0xa>
 80072da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80072dc:	07d0      	lsls	r0, r2, #31
 80072de:	d404      	bmi.n	80072ea <_fflush_r+0x32>
 80072e0:	0599      	lsls	r1, r3, #22
 80072e2:	d402      	bmi.n	80072ea <_fflush_r+0x32>
 80072e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072e6:	f7fe fb42 	bl	800596e <__retarget_lock_acquire_recursive>
 80072ea:	4628      	mov	r0, r5
 80072ec:	4621      	mov	r1, r4
 80072ee:	f7ff ff63 	bl	80071b8 <__sflush_r>
 80072f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80072f4:	4605      	mov	r5, r0
 80072f6:	07da      	lsls	r2, r3, #31
 80072f8:	d4e4      	bmi.n	80072c4 <_fflush_r+0xc>
 80072fa:	89a3      	ldrh	r3, [r4, #12]
 80072fc:	059b      	lsls	r3, r3, #22
 80072fe:	d4e1      	bmi.n	80072c4 <_fflush_r+0xc>
 8007300:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007302:	f7fe fb35 	bl	8005970 <__retarget_lock_release_recursive>
 8007306:	e7dd      	b.n	80072c4 <_fflush_r+0xc>

08007308 <__swhatbuf_r>:
 8007308:	b570      	push	{r4, r5, r6, lr}
 800730a:	460c      	mov	r4, r1
 800730c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007310:	4615      	mov	r5, r2
 8007312:	2900      	cmp	r1, #0
 8007314:	461e      	mov	r6, r3
 8007316:	b096      	sub	sp, #88	@ 0x58
 8007318:	da0c      	bge.n	8007334 <__swhatbuf_r+0x2c>
 800731a:	89a3      	ldrh	r3, [r4, #12]
 800731c:	2100      	movs	r1, #0
 800731e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007322:	bf14      	ite	ne
 8007324:	2340      	movne	r3, #64	@ 0x40
 8007326:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800732a:	2000      	movs	r0, #0
 800732c:	6031      	str	r1, [r6, #0]
 800732e:	602b      	str	r3, [r5, #0]
 8007330:	b016      	add	sp, #88	@ 0x58
 8007332:	bd70      	pop	{r4, r5, r6, pc}
 8007334:	466a      	mov	r2, sp
 8007336:	f000 f87d 	bl	8007434 <_fstat_r>
 800733a:	2800      	cmp	r0, #0
 800733c:	dbed      	blt.n	800731a <__swhatbuf_r+0x12>
 800733e:	9901      	ldr	r1, [sp, #4]
 8007340:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007344:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007348:	4259      	negs	r1, r3
 800734a:	4159      	adcs	r1, r3
 800734c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007350:	e7eb      	b.n	800732a <__swhatbuf_r+0x22>

08007352 <__smakebuf_r>:
 8007352:	898b      	ldrh	r3, [r1, #12]
 8007354:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007356:	079d      	lsls	r5, r3, #30
 8007358:	4606      	mov	r6, r0
 800735a:	460c      	mov	r4, r1
 800735c:	d507      	bpl.n	800736e <__smakebuf_r+0x1c>
 800735e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007362:	6023      	str	r3, [r4, #0]
 8007364:	6123      	str	r3, [r4, #16]
 8007366:	2301      	movs	r3, #1
 8007368:	6163      	str	r3, [r4, #20]
 800736a:	b003      	add	sp, #12
 800736c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800736e:	466a      	mov	r2, sp
 8007370:	ab01      	add	r3, sp, #4
 8007372:	f7ff ffc9 	bl	8007308 <__swhatbuf_r>
 8007376:	9f00      	ldr	r7, [sp, #0]
 8007378:	4605      	mov	r5, r0
 800737a:	4639      	mov	r1, r7
 800737c:	4630      	mov	r0, r6
 800737e:	f7ff f9d5 	bl	800672c <_malloc_r>
 8007382:	b948      	cbnz	r0, 8007398 <__smakebuf_r+0x46>
 8007384:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007388:	059a      	lsls	r2, r3, #22
 800738a:	d4ee      	bmi.n	800736a <__smakebuf_r+0x18>
 800738c:	f023 0303 	bic.w	r3, r3, #3
 8007390:	f043 0302 	orr.w	r3, r3, #2
 8007394:	81a3      	strh	r3, [r4, #12]
 8007396:	e7e2      	b.n	800735e <__smakebuf_r+0xc>
 8007398:	89a3      	ldrh	r3, [r4, #12]
 800739a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800739e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073a2:	81a3      	strh	r3, [r4, #12]
 80073a4:	9b01      	ldr	r3, [sp, #4]
 80073a6:	6020      	str	r0, [r4, #0]
 80073a8:	b15b      	cbz	r3, 80073c2 <__smakebuf_r+0x70>
 80073aa:	4630      	mov	r0, r6
 80073ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073b0:	f000 f852 	bl	8007458 <_isatty_r>
 80073b4:	b128      	cbz	r0, 80073c2 <__smakebuf_r+0x70>
 80073b6:	89a3      	ldrh	r3, [r4, #12]
 80073b8:	f023 0303 	bic.w	r3, r3, #3
 80073bc:	f043 0301 	orr.w	r3, r3, #1
 80073c0:	81a3      	strh	r3, [r4, #12]
 80073c2:	89a3      	ldrh	r3, [r4, #12]
 80073c4:	431d      	orrs	r5, r3
 80073c6:	81a5      	strh	r5, [r4, #12]
 80073c8:	e7cf      	b.n	800736a <__smakebuf_r+0x18>

080073ca <_putc_r>:
 80073ca:	b570      	push	{r4, r5, r6, lr}
 80073cc:	460d      	mov	r5, r1
 80073ce:	4614      	mov	r4, r2
 80073d0:	4606      	mov	r6, r0
 80073d2:	b118      	cbz	r0, 80073dc <_putc_r+0x12>
 80073d4:	6a03      	ldr	r3, [r0, #32]
 80073d6:	b90b      	cbnz	r3, 80073dc <_putc_r+0x12>
 80073d8:	f7fe f8c6 	bl	8005568 <__sinit>
 80073dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80073de:	07d8      	lsls	r0, r3, #31
 80073e0:	d405      	bmi.n	80073ee <_putc_r+0x24>
 80073e2:	89a3      	ldrh	r3, [r4, #12]
 80073e4:	0599      	lsls	r1, r3, #22
 80073e6:	d402      	bmi.n	80073ee <_putc_r+0x24>
 80073e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073ea:	f7fe fac0 	bl	800596e <__retarget_lock_acquire_recursive>
 80073ee:	68a3      	ldr	r3, [r4, #8]
 80073f0:	3b01      	subs	r3, #1
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	60a3      	str	r3, [r4, #8]
 80073f6:	da05      	bge.n	8007404 <_putc_r+0x3a>
 80073f8:	69a2      	ldr	r2, [r4, #24]
 80073fa:	4293      	cmp	r3, r2
 80073fc:	db12      	blt.n	8007424 <_putc_r+0x5a>
 80073fe:	b2eb      	uxtb	r3, r5
 8007400:	2b0a      	cmp	r3, #10
 8007402:	d00f      	beq.n	8007424 <_putc_r+0x5a>
 8007404:	6823      	ldr	r3, [r4, #0]
 8007406:	1c5a      	adds	r2, r3, #1
 8007408:	6022      	str	r2, [r4, #0]
 800740a:	701d      	strb	r5, [r3, #0]
 800740c:	b2ed      	uxtb	r5, r5
 800740e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007410:	07da      	lsls	r2, r3, #31
 8007412:	d405      	bmi.n	8007420 <_putc_r+0x56>
 8007414:	89a3      	ldrh	r3, [r4, #12]
 8007416:	059b      	lsls	r3, r3, #22
 8007418:	d402      	bmi.n	8007420 <_putc_r+0x56>
 800741a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800741c:	f7fe faa8 	bl	8005970 <__retarget_lock_release_recursive>
 8007420:	4628      	mov	r0, r5
 8007422:	bd70      	pop	{r4, r5, r6, pc}
 8007424:	4629      	mov	r1, r5
 8007426:	4622      	mov	r2, r4
 8007428:	4630      	mov	r0, r6
 800742a:	f7fe f98e 	bl	800574a <__swbuf_r>
 800742e:	4605      	mov	r5, r0
 8007430:	e7ed      	b.n	800740e <_putc_r+0x44>
	...

08007434 <_fstat_r>:
 8007434:	b538      	push	{r3, r4, r5, lr}
 8007436:	2300      	movs	r3, #0
 8007438:	4d06      	ldr	r5, [pc, #24]	@ (8007454 <_fstat_r+0x20>)
 800743a:	4604      	mov	r4, r0
 800743c:	4608      	mov	r0, r1
 800743e:	4611      	mov	r1, r2
 8007440:	602b      	str	r3, [r5, #0]
 8007442:	f7fa fb4b 	bl	8001adc <_fstat>
 8007446:	1c43      	adds	r3, r0, #1
 8007448:	d102      	bne.n	8007450 <_fstat_r+0x1c>
 800744a:	682b      	ldr	r3, [r5, #0]
 800744c:	b103      	cbz	r3, 8007450 <_fstat_r+0x1c>
 800744e:	6023      	str	r3, [r4, #0]
 8007450:	bd38      	pop	{r3, r4, r5, pc}
 8007452:	bf00      	nop
 8007454:	20000444 	.word	0x20000444

08007458 <_isatty_r>:
 8007458:	b538      	push	{r3, r4, r5, lr}
 800745a:	2300      	movs	r3, #0
 800745c:	4d05      	ldr	r5, [pc, #20]	@ (8007474 <_isatty_r+0x1c>)
 800745e:	4604      	mov	r4, r0
 8007460:	4608      	mov	r0, r1
 8007462:	602b      	str	r3, [r5, #0]
 8007464:	f7fa fb49 	bl	8001afa <_isatty>
 8007468:	1c43      	adds	r3, r0, #1
 800746a:	d102      	bne.n	8007472 <_isatty_r+0x1a>
 800746c:	682b      	ldr	r3, [r5, #0]
 800746e:	b103      	cbz	r3, 8007472 <_isatty_r+0x1a>
 8007470:	6023      	str	r3, [r4, #0]
 8007472:	bd38      	pop	{r3, r4, r5, pc}
 8007474:	20000444 	.word	0x20000444

08007478 <_sbrk_r>:
 8007478:	b538      	push	{r3, r4, r5, lr}
 800747a:	2300      	movs	r3, #0
 800747c:	4d05      	ldr	r5, [pc, #20]	@ (8007494 <_sbrk_r+0x1c>)
 800747e:	4604      	mov	r4, r0
 8007480:	4608      	mov	r0, r1
 8007482:	602b      	str	r3, [r5, #0]
 8007484:	f7fa fb50 	bl	8001b28 <_sbrk>
 8007488:	1c43      	adds	r3, r0, #1
 800748a:	d102      	bne.n	8007492 <_sbrk_r+0x1a>
 800748c:	682b      	ldr	r3, [r5, #0]
 800748e:	b103      	cbz	r3, 8007492 <_sbrk_r+0x1a>
 8007490:	6023      	str	r3, [r4, #0]
 8007492:	bd38      	pop	{r3, r4, r5, pc}
 8007494:	20000444 	.word	0x20000444

08007498 <memcpy>:
 8007498:	440a      	add	r2, r1
 800749a:	4291      	cmp	r1, r2
 800749c:	f100 33ff 	add.w	r3, r0, #4294967295
 80074a0:	d100      	bne.n	80074a4 <memcpy+0xc>
 80074a2:	4770      	bx	lr
 80074a4:	b510      	push	{r4, lr}
 80074a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074aa:	4291      	cmp	r1, r2
 80074ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074b0:	d1f9      	bne.n	80074a6 <memcpy+0xe>
 80074b2:	bd10      	pop	{r4, pc}

080074b4 <__assert_func>:
 80074b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80074b6:	4614      	mov	r4, r2
 80074b8:	461a      	mov	r2, r3
 80074ba:	4b09      	ldr	r3, [pc, #36]	@ (80074e0 <__assert_func+0x2c>)
 80074bc:	4605      	mov	r5, r0
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	68d8      	ldr	r0, [r3, #12]
 80074c2:	b14c      	cbz	r4, 80074d8 <__assert_func+0x24>
 80074c4:	4b07      	ldr	r3, [pc, #28]	@ (80074e4 <__assert_func+0x30>)
 80074c6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80074ca:	9100      	str	r1, [sp, #0]
 80074cc:	462b      	mov	r3, r5
 80074ce:	4906      	ldr	r1, [pc, #24]	@ (80074e8 <__assert_func+0x34>)
 80074d0:	f000 f842 	bl	8007558 <fiprintf>
 80074d4:	f000 f852 	bl	800757c <abort>
 80074d8:	4b04      	ldr	r3, [pc, #16]	@ (80074ec <__assert_func+0x38>)
 80074da:	461c      	mov	r4, r3
 80074dc:	e7f3      	b.n	80074c6 <__assert_func+0x12>
 80074de:	bf00      	nop
 80074e0:	20000018 	.word	0x20000018
 80074e4:	08007c83 	.word	0x08007c83
 80074e8:	08007c90 	.word	0x08007c90
 80074ec:	08007cbe 	.word	0x08007cbe

080074f0 <_calloc_r>:
 80074f0:	b570      	push	{r4, r5, r6, lr}
 80074f2:	fba1 5402 	umull	r5, r4, r1, r2
 80074f6:	b934      	cbnz	r4, 8007506 <_calloc_r+0x16>
 80074f8:	4629      	mov	r1, r5
 80074fa:	f7ff f917 	bl	800672c <_malloc_r>
 80074fe:	4606      	mov	r6, r0
 8007500:	b928      	cbnz	r0, 800750e <_calloc_r+0x1e>
 8007502:	4630      	mov	r0, r6
 8007504:	bd70      	pop	{r4, r5, r6, pc}
 8007506:	220c      	movs	r2, #12
 8007508:	2600      	movs	r6, #0
 800750a:	6002      	str	r2, [r0, #0]
 800750c:	e7f9      	b.n	8007502 <_calloc_r+0x12>
 800750e:	462a      	mov	r2, r5
 8007510:	4621      	mov	r1, r4
 8007512:	f7fe f9af 	bl	8005874 <memset>
 8007516:	e7f4      	b.n	8007502 <_calloc_r+0x12>

08007518 <__ascii_mbtowc>:
 8007518:	b082      	sub	sp, #8
 800751a:	b901      	cbnz	r1, 800751e <__ascii_mbtowc+0x6>
 800751c:	a901      	add	r1, sp, #4
 800751e:	b142      	cbz	r2, 8007532 <__ascii_mbtowc+0x1a>
 8007520:	b14b      	cbz	r3, 8007536 <__ascii_mbtowc+0x1e>
 8007522:	7813      	ldrb	r3, [r2, #0]
 8007524:	600b      	str	r3, [r1, #0]
 8007526:	7812      	ldrb	r2, [r2, #0]
 8007528:	1e10      	subs	r0, r2, #0
 800752a:	bf18      	it	ne
 800752c:	2001      	movne	r0, #1
 800752e:	b002      	add	sp, #8
 8007530:	4770      	bx	lr
 8007532:	4610      	mov	r0, r2
 8007534:	e7fb      	b.n	800752e <__ascii_mbtowc+0x16>
 8007536:	f06f 0001 	mvn.w	r0, #1
 800753a:	e7f8      	b.n	800752e <__ascii_mbtowc+0x16>

0800753c <__ascii_wctomb>:
 800753c:	4603      	mov	r3, r0
 800753e:	4608      	mov	r0, r1
 8007540:	b141      	cbz	r1, 8007554 <__ascii_wctomb+0x18>
 8007542:	2aff      	cmp	r2, #255	@ 0xff
 8007544:	d904      	bls.n	8007550 <__ascii_wctomb+0x14>
 8007546:	228a      	movs	r2, #138	@ 0x8a
 8007548:	f04f 30ff 	mov.w	r0, #4294967295
 800754c:	601a      	str	r2, [r3, #0]
 800754e:	4770      	bx	lr
 8007550:	2001      	movs	r0, #1
 8007552:	700a      	strb	r2, [r1, #0]
 8007554:	4770      	bx	lr
	...

08007558 <fiprintf>:
 8007558:	b40e      	push	{r1, r2, r3}
 800755a:	b503      	push	{r0, r1, lr}
 800755c:	4601      	mov	r1, r0
 800755e:	ab03      	add	r3, sp, #12
 8007560:	4805      	ldr	r0, [pc, #20]	@ (8007578 <fiprintf+0x20>)
 8007562:	f853 2b04 	ldr.w	r2, [r3], #4
 8007566:	6800      	ldr	r0, [r0, #0]
 8007568:	9301      	str	r3, [sp, #4]
 800756a:	f7ff fd0d 	bl	8006f88 <_vfiprintf_r>
 800756e:	b002      	add	sp, #8
 8007570:	f85d eb04 	ldr.w	lr, [sp], #4
 8007574:	b003      	add	sp, #12
 8007576:	4770      	bx	lr
 8007578:	20000018 	.word	0x20000018

0800757c <abort>:
 800757c:	2006      	movs	r0, #6
 800757e:	b508      	push	{r3, lr}
 8007580:	f000 f82c 	bl	80075dc <raise>
 8007584:	2001      	movs	r0, #1
 8007586:	f7fa fa76 	bl	8001a76 <_exit>

0800758a <_raise_r>:
 800758a:	291f      	cmp	r1, #31
 800758c:	b538      	push	{r3, r4, r5, lr}
 800758e:	4605      	mov	r5, r0
 8007590:	460c      	mov	r4, r1
 8007592:	d904      	bls.n	800759e <_raise_r+0x14>
 8007594:	2316      	movs	r3, #22
 8007596:	6003      	str	r3, [r0, #0]
 8007598:	f04f 30ff 	mov.w	r0, #4294967295
 800759c:	bd38      	pop	{r3, r4, r5, pc}
 800759e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80075a0:	b112      	cbz	r2, 80075a8 <_raise_r+0x1e>
 80075a2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80075a6:	b94b      	cbnz	r3, 80075bc <_raise_r+0x32>
 80075a8:	4628      	mov	r0, r5
 80075aa:	f000 f831 	bl	8007610 <_getpid_r>
 80075ae:	4622      	mov	r2, r4
 80075b0:	4601      	mov	r1, r0
 80075b2:	4628      	mov	r0, r5
 80075b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075b8:	f000 b818 	b.w	80075ec <_kill_r>
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d00a      	beq.n	80075d6 <_raise_r+0x4c>
 80075c0:	1c59      	adds	r1, r3, #1
 80075c2:	d103      	bne.n	80075cc <_raise_r+0x42>
 80075c4:	2316      	movs	r3, #22
 80075c6:	6003      	str	r3, [r0, #0]
 80075c8:	2001      	movs	r0, #1
 80075ca:	e7e7      	b.n	800759c <_raise_r+0x12>
 80075cc:	2100      	movs	r1, #0
 80075ce:	4620      	mov	r0, r4
 80075d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80075d4:	4798      	blx	r3
 80075d6:	2000      	movs	r0, #0
 80075d8:	e7e0      	b.n	800759c <_raise_r+0x12>
	...

080075dc <raise>:
 80075dc:	4b02      	ldr	r3, [pc, #8]	@ (80075e8 <raise+0xc>)
 80075de:	4601      	mov	r1, r0
 80075e0:	6818      	ldr	r0, [r3, #0]
 80075e2:	f7ff bfd2 	b.w	800758a <_raise_r>
 80075e6:	bf00      	nop
 80075e8:	20000018 	.word	0x20000018

080075ec <_kill_r>:
 80075ec:	b538      	push	{r3, r4, r5, lr}
 80075ee:	2300      	movs	r3, #0
 80075f0:	4d06      	ldr	r5, [pc, #24]	@ (800760c <_kill_r+0x20>)
 80075f2:	4604      	mov	r4, r0
 80075f4:	4608      	mov	r0, r1
 80075f6:	4611      	mov	r1, r2
 80075f8:	602b      	str	r3, [r5, #0]
 80075fa:	f7fa fa2c 	bl	8001a56 <_kill>
 80075fe:	1c43      	adds	r3, r0, #1
 8007600:	d102      	bne.n	8007608 <_kill_r+0x1c>
 8007602:	682b      	ldr	r3, [r5, #0]
 8007604:	b103      	cbz	r3, 8007608 <_kill_r+0x1c>
 8007606:	6023      	str	r3, [r4, #0]
 8007608:	bd38      	pop	{r3, r4, r5, pc}
 800760a:	bf00      	nop
 800760c:	20000444 	.word	0x20000444

08007610 <_getpid_r>:
 8007610:	f7fa ba1a 	b.w	8001a48 <_getpid>

08007614 <_init>:
 8007614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007616:	bf00      	nop
 8007618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800761a:	bc08      	pop	{r3}
 800761c:	469e      	mov	lr, r3
 800761e:	4770      	bx	lr

08007620 <_fini>:
 8007620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007622:	bf00      	nop
 8007624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007626:	bc08      	pop	{r3}
 8007628:	469e      	mov	lr, r3
 800762a:	4770      	bx	lr
