Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu May  9 23:25:13 2024
| Host         : saker-V1-10 running 64-bit Ubuntu 23.10
| Command      : report_control_sets -verbose -file Master_Protocol_control_sets_placed.rpt
| Design       : Master_Protocol
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |              12 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              52 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                            Clock Signal                           |                           Enable Signal                          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------+------------------------------------------------------------------+------------------+------------------+----------------+--------------+
| ~initmap/init/Q[2]                                                |                                                                  |                  |                1 |              1 |         1.00 |
|  Write8bmap/write8bitfsm/bit_index_reg[1]_i_2_n_0                 |                                                                  |                  |                1 |              2 |         2.00 |
|  initmap/init/FSM_sequential_nstate_reg[2]_i_2_n_0                |                                                                  |                  |                1 |              3 |         3.00 |
|  Write8bmap/write8bitfsm/FSM_sequential_next_state_reg[2]_i_2_n_0 |                                                                  |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                                                    | Write8bmap/write8bitfsm/E[0]                                     | rst_IBUF         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                                    |                                                                  | rst_IBUF         |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                                                    | Write8bmap/write8bitfsm/FSM_sequential_current_state_reg[0]_0[0] | rst_IBUF         |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                                                    | initmap/init/FSM_sequential_pstate_reg[2]_0[0]                   | rst_IBUF         |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG                                                    | initmap/init/E[0]                                                | rst_IBUF         |                8 |             16 |         2.00 |
+-------------------------------------------------------------------+------------------------------------------------------------------+------------------+------------------+----------------+--------------+


