Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Fri Dec 10 10:54:10 2021
| Host             : F211-32 running 64-bit major release  (build 9200)
| Command          : report_power -file vga_out_power_routed.rpt -pb vga_out_power_summary_routed.pb -rpx vga_out_power_routed.rpx
| Design           : vga_out
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 28.308 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 27.462                           |
| Device Static (W)        | 0.846                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.715 |     1407 |       --- |             --- |
|   LUT as Logic |     1.465 |      626 |     63400 |            0.99 |
|   CARRY4       |     0.196 |       85 |     15850 |            0.54 |
|   Register     |     0.041 |      423 |    126800 |            0.33 |
|   F7/F8 Muxes  |     0.007 |        4 |     63400 |           <0.01 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      150 |       --- |             --- |
| Signals        |     2.105 |     1186 |       --- |             --- |
| Block RAM      |     1.861 |       79 |       135 |           58.52 |
| I/O            |    21.780 |       50 |       210 |           23.81 |
| Static Power   |     0.846 |          |           |                 |
| Total          |    28.308 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.125 |       5.538 |      0.587 |
| Vccaux    |       1.800 |     0.890 |       0.797 |      0.093 |
| Vcco33    |       3.300 |     6.163 |       6.159 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.207 |       0.164 |      0.043 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| vga_out                |    27.462 |
|   banner               |     0.421 |
|     U0                 |     0.421 |
|       inst_blk_mem_gen |     0.421 |
|   cannon_30            |     0.031 |
|     U0                 |     0.031 |
|       inst_blk_mem_gen |     0.031 |
|   cannon_45            |     0.030 |
|     U0                 |     0.030 |
|       inst_blk_mem_gen |     0.030 |
|   cannon_60            |     0.030 |
|     U0                 |     0.030 |
|       inst_blk_mem_gen |     0.030 |
|   cannonball           |     0.109 |
|     U0                 |     0.109 |
|       inst_blk_mem_gen |     0.109 |
|   endscr               |     0.564 |
|     U0                 |     0.564 |
|       inst_blk_mem_gen |     0.564 |
|   pwr                  |     0.312 |
|     U0                 |     0.312 |
|       inst_blk_mem_gen |     0.312 |
|   seg                  |     0.776 |
|   startscr             |     0.020 |
|     U0                 |     0.020 |
|       inst_blk_mem_gen |     0.020 |
|   target               |     0.290 |
|     U0                 |     0.290 |
|       inst_blk_mem_gen |     0.290 |
|   target2              |     0.015 |
|     U0                 |     0.015 |
|       inst_blk_mem_gen |     0.015 |
|   timerframe           |     0.009 |
|     U0                 |     0.009 |
|       inst_blk_mem_gen |     0.009 |
|   vga_timer            |     0.946 |
|   wall                 |     0.469 |
|     U0                 |     0.469 |
|       inst_blk_mem_gen |     0.469 |
+------------------------+-----------+


