Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Jun 24 11:38:22 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : FPGA_CPU_32_bits
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                 2           
TIMING-10  Warning   Missing property on synchronizer             1           
TIMING-15  Warning   Large hold violation                         69          
TIMING-18  Warning   Missing input or output delay                54          
TIMING-20  Warning   Non-clocked latch                            6           
XDCB-5     Warning   Runtime inefficient way to find pin objects  1           
LATCH-1    Advisory  Existing latches in the design               1           
REQP-1959  Advisory  connects_SERDES_RST_driver_not_FF            16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (18)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: Seven_seg_LED_Display_Controller1/r_refresh_counter_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Seven_seg_LED_Display_Controller1/r_refresh_counter_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.835        0.000                      0                13276        0.040        0.000                      0                13274        0.000        0.000                       0                  5610  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
sys_clk_pin                                                                                                                                                      {0.000 5.000}        10.000          100.000         
  clk_200_clk_wiz_0                                                                                                                                              {0.000 2.500}        5.000           200.000         
    freq_refclk                                                                                                                                                  {0.000 1.250}        2.500           400.000         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {0.000 2.500}        5.000           200.000         
        iserdes_clkdiv                                                                                                                                           {0.000 10.000}       20.000          50.000          
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 2.500}        5.000           200.000         
        iserdes_clkdiv_1                                                                                                                                         {0.000 10.000}       20.000          50.000          
    mem_refclk                                                                                                                                                   {0.000 2.500}        5.000           200.000         
      oserdes_clk                                                                                                                                                {0.000 2.500}        5.000           200.000         
        oserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
      oserdes_clk_1                                                                                                                                              {0.000 2.500}        5.000           200.000         
        oserdes_clkdiv_1                                                                                                                                         {0.000 10.000}       20.000          50.000          
      oserdes_clk_2                                                                                                                                              {0.000 2.500}        5.000           200.000         
        oserdes_clkdiv_2                                                                                                                                         {0.000 5.000}        10.000          100.000         
      oserdes_clk_3                                                                                                                                              {0.000 2.500}        5.000           200.000         
        oserdes_clkdiv_3                                                                                                                                         {0.000 10.000}       20.000          50.000          
    pll_clk3_out                                                                                                                                                 {0.000 10.000}       20.000          50.000          
      clk_pll_i                                                                                                                                                  {0.000 10.000}       20.000          50.000          
    pll_clkfbout                                                                                                                                                 {0.000 2.500}        5.000           200.000         
    sync_pulse                                                                                                                                                   {2.187 7.188}        80.000          12.500          
  clkfbout_clk_wiz_0                                                                                                                                             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                            0.835        0.000                      0                 3324        0.040        0.000                      0                 3324        3.000        0.000                       0                  1484  
  clk_200_clk_wiz_0                                                                                                                                                    1.770        0.000                      0                  126        0.122        0.000                      0                  126        0.264        0.000                       0                    65  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.000        0.000                       0                     8  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    3.333        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                17.834        0.000                      0                   33        0.071        0.000                      0                   33        7.850        0.000                       0                     9  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    3.333        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                              17.968        0.000                      0                   33        0.071        0.000                      0                   33        7.850        0.000                       0                     9  
    mem_refclk                                                                                                                                                         3.834        0.000                      0                    1        0.336        0.000                      0                    1        1.875        0.000                       0                     8  
      oserdes_clk                                                                                                                                                      3.423        0.000                      0                    4        0.411        0.000                      0                    4        3.333        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                 8.579        0.000                      0                   36        0.090        0.000                      0                   36        2.850        0.000                       0                    11  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                3.333        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                              18.361        0.000                      0                   48        0.094        0.000                      0                   48        7.850        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    3.416        0.000                      0                    4        0.413        0.000                      0                    4        3.333        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               8.373        0.000                      0                   36        0.092        0.000                      0                   36        2.850        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                                                                                                                                                                3.333        0.000                       0                    11  
        oserdes_clkdiv_3                                                                                                                                              18.296        0.000                      0                   40        0.086        0.000                      0                   40        7.850        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   7.000        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        9.766        0.000                      0                 9383        0.072        0.000                      0                 9383        7.850        0.000                       0                  3886  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   3.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     3.750        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                  sys_clk_pin                                                                                                                                                      0.861        0.000                      0                 1361        0.484        0.000                      0                 1361  
clk_pll_i                                                                                                                                                  clk_200_clk_wiz_0                                                                                                                                               16.423        0.000                      0                    1                                                                        
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk       21.334        0.000                      0                    8       74.877        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk       21.340        0.000                      0                    8       74.942        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       2.386        0.000                      0                    1        1.769        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   4.098        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 4.098        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 4.098        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 4.098        0.000                      0                   11        0.095        0.000                      0                   11  
sys_clk_pin                                                                                                                                                clk_pll_i                                                                                                                                                        6.786        0.000                      0                   58        0.105        0.000                      0                   58  
clk_200_clk_wiz_0                                                                                                                                          clk_pll_i                                                                                                                                                       16.894        0.000                      0                   12        0.112        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pll_i          clk_pll_i               17.790        0.000                      0                    1        0.768        0.000                      0                    1  
**default**        clk_pll_i                                   2.171        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 r_reg_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_register_reg[11][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.784ns  (logic 2.815ns (32.047%)  route 5.969ns (67.953%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.811     5.414    i_Clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  r_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  r_reg_1_reg[1]/Q
                         net (fo=152, routed)         1.390     7.259    r_reg_1[1]
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.383 r  r_mem_write_data[97]_i_3/O
                         net (fo=1, routed)           0.720     8.104    r_mem_write_data[97]_i_3_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  r_mem_write_data[97]_i_2/O
                         net (fo=7, routed)           1.184     9.411    r_mem_write_data[97]_i_2_n_0
    SLICE_X53Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.535 r  r_register[10][1]_i_8/O
                         net (fo=3, routed)           0.000     9.535    r_register[10][3]_i_20_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.085 r  r_register_reg[10][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.085    r_register_reg[10][3]_i_15_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  r_register_reg[10][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.199    r_register_reg[10][7]_i_15_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  r_register_reg[10][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.313    r_register_reg[10][15]_i_46_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  r_register_reg[10][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.427    r_register_reg[10][15]_i_23_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  r_register_reg[10][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.541    r_register_reg[10][19]_i_16_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  r_register_reg[10][23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.655    r_register_reg[10][23]_i_17_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.968 r  r_register_reg[10][27]_i_17/O[3]
                         net (fo=2, routed)           0.509    11.477    r_register_reg[10][27]_i_17_n_4
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.306    11.783 f  r_register[10][27]_i_12/O
                         net (fo=1, routed)           0.774    12.557    r_register[10][27]_i_12_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I2_O)        0.124    12.681 r  r_register[10][27]_i_6/O
                         net (fo=1, routed)           0.638    13.319    r_register[10][27]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124    13.443 r  r_register[10][27]_i_1/O
                         net (fo=16, routed)          0.755    14.198    r_register[10][27]_i_1_n_0
    SLICE_X36Y53         FDRE                                         r  r_register_reg[11][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.519    14.942    i_Clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  r_register_reg[11][27]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X36Y53         FDRE (Setup_fdre_C_D)       -0.061    15.032    r_register_reg[11][27]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -14.198    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 r_reg_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_register_reg[8][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 2.815ns (32.112%)  route 5.951ns (67.888%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.811     5.414    i_Clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  r_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  r_reg_1_reg[1]/Q
                         net (fo=152, routed)         1.390     7.259    r_reg_1[1]
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.383 r  r_mem_write_data[97]_i_3/O
                         net (fo=1, routed)           0.720     8.104    r_mem_write_data[97]_i_3_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  r_mem_write_data[97]_i_2/O
                         net (fo=7, routed)           1.184     9.411    r_mem_write_data[97]_i_2_n_0
    SLICE_X53Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.535 r  r_register[10][1]_i_8/O
                         net (fo=3, routed)           0.000     9.535    r_register[10][3]_i_20_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.085 r  r_register_reg[10][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.085    r_register_reg[10][3]_i_15_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  r_register_reg[10][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.199    r_register_reg[10][7]_i_15_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  r_register_reg[10][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.313    r_register_reg[10][15]_i_46_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  r_register_reg[10][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.427    r_register_reg[10][15]_i_23_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  r_register_reg[10][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.541    r_register_reg[10][19]_i_16_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  r_register_reg[10][23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.655    r_register_reg[10][23]_i_17_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.968 r  r_register_reg[10][27]_i_17/O[3]
                         net (fo=2, routed)           0.509    11.477    r_register_reg[10][27]_i_17_n_4
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.306    11.783 f  r_register[10][27]_i_12/O
                         net (fo=1, routed)           0.774    12.557    r_register[10][27]_i_12_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I2_O)        0.124    12.681 r  r_register[10][27]_i_6/O
                         net (fo=1, routed)           0.638    13.319    r_register[10][27]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124    13.443 r  r_register[10][27]_i_1/O
                         net (fo=16, routed)          0.737    14.180    r_register[10][27]_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  r_register_reg[8][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.519    14.942    i_Clk_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  r_register_reg[8][27]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)       -0.061    15.032    r_register_reg[8][27]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -14.180    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 r_reg_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_register_reg[10][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 2.815ns (32.144%)  route 5.943ns (67.856%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.811     5.414    i_Clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  r_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  r_reg_1_reg[1]/Q
                         net (fo=152, routed)         1.390     7.259    r_reg_1[1]
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.383 r  r_mem_write_data[97]_i_3/O
                         net (fo=1, routed)           0.720     8.104    r_mem_write_data[97]_i_3_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  r_mem_write_data[97]_i_2/O
                         net (fo=7, routed)           1.184     9.411    r_mem_write_data[97]_i_2_n_0
    SLICE_X53Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.535 r  r_register[10][1]_i_8/O
                         net (fo=3, routed)           0.000     9.535    r_register[10][3]_i_20_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.085 r  r_register_reg[10][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.085    r_register_reg[10][3]_i_15_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  r_register_reg[10][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.199    r_register_reg[10][7]_i_15_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  r_register_reg[10][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.313    r_register_reg[10][15]_i_46_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  r_register_reg[10][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.427    r_register_reg[10][15]_i_23_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  r_register_reg[10][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.541    r_register_reg[10][19]_i_16_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  r_register_reg[10][23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.655    r_register_reg[10][23]_i_17_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.968 r  r_register_reg[10][27]_i_17/O[3]
                         net (fo=2, routed)           0.509    11.477    r_register_reg[10][27]_i_17_n_4
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.306    11.783 f  r_register[10][27]_i_12/O
                         net (fo=1, routed)           0.774    12.557    r_register[10][27]_i_12_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I2_O)        0.124    12.681 r  r_register[10][27]_i_6/O
                         net (fo=1, routed)           0.638    13.319    r_register[10][27]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124    13.443 r  r_register[10][27]_i_1/O
                         net (fo=16, routed)          0.728    14.171    r_register[10][27]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  r_register_reg[10][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.520    14.943    i_Clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  r_register_reg[10][27]/C
                         clock pessimism              0.187    15.130    
                         clock uncertainty           -0.035    15.094    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)       -0.061    15.033    r_register_reg[10][27]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 r_reg_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_register_reg[1][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 2.815ns (32.231%)  route 5.919ns (67.769%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.811     5.414    i_Clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  r_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  r_reg_1_reg[1]/Q
                         net (fo=152, routed)         1.390     7.259    r_reg_1[1]
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.383 r  r_mem_write_data[97]_i_3/O
                         net (fo=1, routed)           0.720     8.104    r_mem_write_data[97]_i_3_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  r_mem_write_data[97]_i_2/O
                         net (fo=7, routed)           1.184     9.411    r_mem_write_data[97]_i_2_n_0
    SLICE_X53Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.535 r  r_register[10][1]_i_8/O
                         net (fo=3, routed)           0.000     9.535    r_register[10][3]_i_20_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.085 r  r_register_reg[10][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.085    r_register_reg[10][3]_i_15_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  r_register_reg[10][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.199    r_register_reg[10][7]_i_15_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  r_register_reg[10][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.313    r_register_reg[10][15]_i_46_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  r_register_reg[10][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.427    r_register_reg[10][15]_i_23_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  r_register_reg[10][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.541    r_register_reg[10][19]_i_16_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  r_register_reg[10][23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.655    r_register_reg[10][23]_i_17_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.968 r  r_register_reg[10][27]_i_17/O[3]
                         net (fo=2, routed)           0.509    11.477    r_register_reg[10][27]_i_17_n_4
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.306    11.783 f  r_register[10][27]_i_12/O
                         net (fo=1, routed)           0.774    12.557    r_register[10][27]_i_12_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I2_O)        0.124    12.681 r  r_register[10][27]_i_6/O
                         net (fo=1, routed)           0.638    13.319    r_register[10][27]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124    13.443 r  r_register[10][27]_i_1/O
                         net (fo=16, routed)          0.704    14.147    r_register[10][27]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  r_register_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.518    14.941    i_Clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  r_register_reg[1][27]/C
                         clock pessimism              0.187    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X41Y53         FDRE (Setup_fdre_C_D)       -0.081    15.011    r_register_reg[1][27]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -14.147    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 r_reg_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_register_reg[2][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.003ns  (logic 2.929ns (32.533%)  route 6.074ns (67.467%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.811     5.414    i_Clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  r_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  r_reg_1_reg[1]/Q
                         net (fo=152, routed)         1.390     7.259    r_reg_1[1]
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.383 r  r_mem_write_data[97]_i_3/O
                         net (fo=1, routed)           0.720     8.104    r_mem_write_data[97]_i_3_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  r_mem_write_data[97]_i_2/O
                         net (fo=7, routed)           1.184     9.411    r_mem_write_data[97]_i_2_n_0
    SLICE_X53Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.535 r  r_register[10][1]_i_8/O
                         net (fo=3, routed)           0.000     9.535    r_register[10][3]_i_20_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.085 r  r_register_reg[10][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.085    r_register_reg[10][3]_i_15_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  r_register_reg[10][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.199    r_register_reg[10][7]_i_15_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  r_register_reg[10][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.313    r_register_reg[10][15]_i_46_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  r_register_reg[10][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.427    r_register_reg[10][15]_i_23_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  r_register_reg[10][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.541    r_register_reg[10][19]_i_16_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  r_register_reg[10][23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.655    r_register_reg[10][23]_i_17_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  r_register_reg[10][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.769    r_register_reg[10][27]_i_17_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.082 r  r_register_reg[10][31]_i_37/O[3]
                         net (fo=3, routed)           0.556    11.638    p_2_in44_in
    SLICE_X47Y48         LUT5 (Prop_lut5_I2_O)        0.306    11.944 f  r_register[10][31]_i_27/O
                         net (fo=1, routed)           0.736    12.680    r_register[10][31]_i_27_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.124    12.804 f  r_register[10][31]_i_10/O
                         net (fo=2, routed)           0.481    13.285    r_register[10][31]_i_10_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.409 r  r_register[10][31]_i_2/O
                         net (fo=15, routed)          1.008    14.417    r_register[10][31]_i_2_n_0
    SLICE_X23Y44         FDRE                                         r  r_register_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.689    15.111    i_Clk_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  r_register_reg[2][31]/C
                         clock pessimism              0.267    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)       -0.058    15.285    r_register_reg[2][31]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 r_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_register_reg[15][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 3.071ns (34.212%)  route 5.905ns (65.788%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.811     5.414    i_Clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  r_reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  r_reg_2_reg[1]/Q
                         net (fo=155, routed)         1.321     7.191    r_reg_2_reg_n_0_[1]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  r_interupt_table[0][1]_i_3/O
                         net (fo=2, routed)           0.655     7.969    r_interupt_table[0][1]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.093 r  r_interupt_table[0][1]_i_1/O
                         net (fo=33, routed)          0.857     8.950    r_interupt_table[0][1]_i_1_n_0
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.074 r  r_register[10][0]_i_20/O
                         net (fo=1, routed)           0.000     9.074    r_register[10][0]_i_20_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.624 r  r_register_reg[10][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.624    r_register_reg[10][0]_i_15_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  r_register_reg[15][7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.738    r_register_reg[15][7]_i_8_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  r_register_reg[10][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.852    r_register_reg[10][11]_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.966 r  r_register_reg[10][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.966    r_register_reg[10][13]_i_15_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.080 r  r_register_reg[10][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.080    r_register_reg[10][19]_i_14_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  r_register_reg[10][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.194    r_register_reg[10][23]_i_14_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  r_register_reg[10][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.308    r_register_reg[10][27]_i_14_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.642 r  r_register_reg[15][31]_i_20/O[1]
                         net (fo=2, routed)           0.444    11.086    r_register_reg[15][31]_i_20_n_6
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.303    11.389 r  r_register[10][29]_i_13/O
                         net (fo=1, routed)           0.717    12.107    r_register[10][29]_i_13_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.231 r  r_register[10][29]_i_6/O
                         net (fo=1, routed)           0.430    12.661    r_register[10][29]_i_6_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.785 r  r_register[10][29]_i_2/O
                         net (fo=1, routed)           0.444    13.229    r_register[10][29]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.353 r  r_register[10][29]_i_1/O
                         net (fo=16, routed)          1.037    14.390    r_register[10][29]_i_1_n_0
    SLICE_X25Y43         FDRE                                         r  r_register_reg[15][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.688    15.110    i_Clk_IBUF_BUFG
    SLICE_X25Y43         FDRE                                         r  r_register_reg[15][29]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X25Y43         FDRE (Setup_fdre_C_D)       -0.081    15.261    r_register_reg[15][29]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -14.390    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 r_reg_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_register_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 2.815ns (32.184%)  route 5.932ns (67.816%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.811     5.414    i_Clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  r_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  r_reg_1_reg[1]/Q
                         net (fo=152, routed)         1.390     7.259    r_reg_1[1]
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.383 r  r_mem_write_data[97]_i_3/O
                         net (fo=1, routed)           0.720     8.104    r_mem_write_data[97]_i_3_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  r_mem_write_data[97]_i_2/O
                         net (fo=7, routed)           1.184     9.411    r_mem_write_data[97]_i_2_n_0
    SLICE_X53Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.535 r  r_register[10][1]_i_8/O
                         net (fo=3, routed)           0.000     9.535    r_register[10][3]_i_20_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.085 r  r_register_reg[10][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.085    r_register_reg[10][3]_i_15_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  r_register_reg[10][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.199    r_register_reg[10][7]_i_15_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  r_register_reg[10][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.313    r_register_reg[10][15]_i_46_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  r_register_reg[10][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.427    r_register_reg[10][15]_i_23_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  r_register_reg[10][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.541    r_register_reg[10][19]_i_16_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  r_register_reg[10][23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.655    r_register_reg[10][23]_i_17_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.968 r  r_register_reg[10][27]_i_17/O[3]
                         net (fo=2, routed)           0.509    11.477    r_register_reg[10][27]_i_17_n_4
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.306    11.783 f  r_register[10][27]_i_12/O
                         net (fo=1, routed)           0.774    12.557    r_register[10][27]_i_12_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I2_O)        0.124    12.681 r  r_register[10][27]_i_6/O
                         net (fo=1, routed)           0.638    13.319    r_register[10][27]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124    13.443 r  r_register[10][27]_i_1/O
                         net (fo=16, routed)          0.717    14.160    r_register[10][27]_i_1_n_0
    SLICE_X40Y52         FDRE                                         r  r_register_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.519    14.942    i_Clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  r_register_reg[0][27]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)       -0.061    15.032    r_register_reg[0][27]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 r_reg_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_register_reg[9][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.748ns  (logic 2.815ns (32.179%)  route 5.933ns (67.821%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.811     5.414    i_Clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  r_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  r_reg_1_reg[1]/Q
                         net (fo=152, routed)         1.390     7.259    r_reg_1[1]
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.383 r  r_mem_write_data[97]_i_3/O
                         net (fo=1, routed)           0.720     8.104    r_mem_write_data[97]_i_3_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  r_mem_write_data[97]_i_2/O
                         net (fo=7, routed)           1.184     9.411    r_mem_write_data[97]_i_2_n_0
    SLICE_X53Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.535 r  r_register[10][1]_i_8/O
                         net (fo=3, routed)           0.000     9.535    r_register[10][3]_i_20_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.085 r  r_register_reg[10][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.085    r_register_reg[10][3]_i_15_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  r_register_reg[10][7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.199    r_register_reg[10][7]_i_15_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  r_register_reg[10][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    10.313    r_register_reg[10][15]_i_46_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.427 r  r_register_reg[10][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.427    r_register_reg[10][15]_i_23_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  r_register_reg[10][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.541    r_register_reg[10][19]_i_16_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  r_register_reg[10][23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.655    r_register_reg[10][23]_i_17_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.968 r  r_register_reg[10][27]_i_17/O[3]
                         net (fo=2, routed)           0.509    11.477    r_register_reg[10][27]_i_17_n_4
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.306    11.783 f  r_register[10][27]_i_12/O
                         net (fo=1, routed)           0.774    12.557    r_register[10][27]_i_12_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I2_O)        0.124    12.681 r  r_register[10][27]_i_6/O
                         net (fo=1, routed)           0.638    13.319    r_register[10][27]_i_6_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124    13.443 r  r_register[10][27]_i_1/O
                         net (fo=16, routed)          0.718    14.162    r_register[10][27]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  r_register_reg[9][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.518    14.941    i_Clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  r_register_reg[9][27]/C
                         clock pessimism              0.187    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X38Y53         FDRE (Setup_fdre_C_D)       -0.028    15.064    r_register_reg[9][27]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 r_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_register_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 3.071ns (34.279%)  route 5.888ns (65.721%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.811     5.414    i_Clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  r_reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  r_reg_2_reg[1]/Q
                         net (fo=155, routed)         1.321     7.191    r_reg_2_reg_n_0_[1]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  r_interupt_table[0][1]_i_3/O
                         net (fo=2, routed)           0.655     7.969    r_interupt_table[0][1]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.093 r  r_interupt_table[0][1]_i_1/O
                         net (fo=33, routed)          0.857     8.950    r_interupt_table[0][1]_i_1_n_0
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.074 r  r_register[10][0]_i_20/O
                         net (fo=1, routed)           0.000     9.074    r_register[10][0]_i_20_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.624 r  r_register_reg[10][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.624    r_register_reg[10][0]_i_15_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  r_register_reg[15][7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.738    r_register_reg[15][7]_i_8_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  r_register_reg[10][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.852    r_register_reg[10][11]_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.966 r  r_register_reg[10][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.966    r_register_reg[10][13]_i_15_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.080 r  r_register_reg[10][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.080    r_register_reg[10][19]_i_14_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  r_register_reg[10][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.194    r_register_reg[10][23]_i_14_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  r_register_reg[10][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.308    r_register_reg[10][27]_i_14_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.642 r  r_register_reg[15][31]_i_20/O[1]
                         net (fo=2, routed)           0.444    11.086    r_register_reg[15][31]_i_20_n_6
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.303    11.389 r  r_register[10][29]_i_13/O
                         net (fo=1, routed)           0.717    12.107    r_register[10][29]_i_13_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.231 r  r_register[10][29]_i_6/O
                         net (fo=1, routed)           0.430    12.661    r_register[10][29]_i_6_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.785 r  r_register[10][29]_i_2/O
                         net (fo=1, routed)           0.444    13.229    r_register[10][29]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.353 r  r_register[10][29]_i_1/O
                         net (fo=16, routed)          1.020    14.373    r_register[10][29]_i_1_n_0
    SLICE_X22Y44         FDRE                                         r  r_register_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.689    15.111    i_Clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  r_register_reg[1][29]/C
                         clock pessimism              0.267    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)       -0.061    15.282    r_register_reg[1][29]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -14.373    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 r_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_register_reg[2][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 3.071ns (34.279%)  route 5.888ns (65.721%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.811     5.414    i_Clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  r_reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  r_reg_2_reg[1]/Q
                         net (fo=155, routed)         1.321     7.191    r_reg_2_reg_n_0_[1]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  r_interupt_table[0][1]_i_3/O
                         net (fo=2, routed)           0.655     7.969    r_interupt_table[0][1]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.093 r  r_interupt_table[0][1]_i_1/O
                         net (fo=33, routed)          0.857     8.950    r_interupt_table[0][1]_i_1_n_0
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.074 r  r_register[10][0]_i_20/O
                         net (fo=1, routed)           0.000     9.074    r_register[10][0]_i_20_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.624 r  r_register_reg[10][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.624    r_register_reg[10][0]_i_15_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  r_register_reg[15][7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.738    r_register_reg[15][7]_i_8_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  r_register_reg[10][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.852    r_register_reg[10][11]_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.966 r  r_register_reg[10][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.966    r_register_reg[10][13]_i_15_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.080 r  r_register_reg[10][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.080    r_register_reg[10][19]_i_14_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  r_register_reg[10][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.194    r_register_reg[10][23]_i_14_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  r_register_reg[10][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.308    r_register_reg[10][27]_i_14_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.642 r  r_register_reg[15][31]_i_20/O[1]
                         net (fo=2, routed)           0.444    11.086    r_register_reg[15][31]_i_20_n_6
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.303    11.389 r  r_register[10][29]_i_13/O
                         net (fo=1, routed)           0.717    12.107    r_register[10][29]_i_13_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.231 r  r_register[10][29]_i_6/O
                         net (fo=1, routed)           0.430    12.661    r_register[10][29]_i_6_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.785 r  r_register[10][29]_i_2/O
                         net (fo=1, routed)           0.444    13.229    r_register[10][29]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.353 r  r_register[10][29]_i_1/O
                         net (fo=16, routed)          1.020    14.373    r_register[10][29]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  r_register_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.689    15.111    i_Clk_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  r_register_reg[2][29]/C
                         clock pessimism              0.267    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)       -0.061    15.282    r_register_reg[2][29]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -14.373    
  -------------------------------------------------------------------
                         slack                                  0.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 uart_send_msg1/r_UART_Tx_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_msg1/uart_tx_Inst/r_Tx_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.139%)  route 0.171ns (54.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.635     1.555    i_Clk_IBUF_BUFG
    SLICE_X71Y49         FDRE                                         r  uart_send_msg1/r_UART_Tx_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  uart_send_msg1/r_UART_Tx_Byte_reg[3]/Q
                         net (fo=1, routed)           0.171     1.867    uart_send_msg1/r_UART_Tx_Byte_reg_n_0_[3]
    SLICE_X71Y51         FDRE                                         r  uart_send_msg1/uart_tx_Inst/r_Tx_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.841     2.006    i_Clk_IBUF_BUFG
    SLICE_X71Y51         FDRE                                         r  uart_send_msg1/uart_tx_Inst/r_Tx_Data_reg[3]/C
                         clock pessimism             -0.250     1.755    
    SLICE_X71Y51         FDRE (Hold_fdre_C_D)         0.072     1.827    uart_send_msg1/uart_tx_Inst/r_Tx_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 main_stack/r_stack_pointer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_stack/RAM_reg_7/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.439%)  route 0.236ns (62.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.622     1.542    i_Clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  main_stack/r_stack_pointer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  main_stack/r_stack_pointer_reg[11]/Q
                         net (fo=14, routed)          0.236     1.919    main_stack/r_stack_pointer_reg[11]
    RAMB36_X1Y5          RAMB36E1                                     r  main_stack/RAM_reg_7/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.939     2.104    i_Clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  main_stack/RAM_reg_7/CLKARDCLK
                         clock pessimism             -0.483     1.621    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.804    main_stack/RAM_reg_7
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uart_send_msg1/r_UART_Tx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_msg1/uart_tx_Inst/r_Tx_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.172%)  route 0.238ns (62.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.655     1.575    i_Clk_IBUF_BUFG
    SLICE_X72Y49         FDRE                                         r  uart_send_msg1/r_UART_Tx_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  uart_send_msg1/r_UART_Tx_Byte_reg[4]/Q
                         net (fo=1, routed)           0.238     1.954    uart_send_msg1/r_UART_Tx_Byte_reg_n_0_[4]
    SLICE_X71Y51         FDRE                                         r  uart_send_msg1/uart_tx_Inst/r_Tx_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.841     2.006    i_Clk_IBUF_BUFG
    SLICE_X71Y51         FDRE                                         r  uart_send_msg1/uart_tx_Inst/r_Tx_Data_reg[4]/C
                         clock pessimism             -0.250     1.755    
    SLICE_X71Y51         FDRE (Hold_fdre_C_D)         0.075     1.830    uart_send_msg1/uart_tx_Inst/r_Tx_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 r_msg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_msg1/r_msg_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.506%)  route 0.391ns (73.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.569     1.488    i_Clk_IBUF_BUFG
    SLICE_X65Y50         FDSE                                         r  r_msg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDSE (Prop_fdse_C_Q)         0.141     1.629 r  r_msg_reg[13]/Q
                         net (fo=1, routed)           0.391     2.020    r_msg_reg_n_0_[13]
    SLICE_X68Y49         FDRE                                         r  uart_send_msg1/r_msg_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.911     2.076    i_Clk_IBUF_BUFG
    SLICE_X68Y49         FDRE                                         r  uart_send_msg1/r_msg_reg[1][5]/C
                         clock pessimism             -0.250     1.825    
    SLICE_X68Y49         FDRE (Hold_fdre_C_D)         0.070     1.895    uart_send_msg1/r_msg_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 main_stack/r_stack_pointer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_stack/RAM_reg_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.652%)  route 0.254ns (64.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.622     1.542    i_Clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  main_stack/r_stack_pointer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  main_stack/r_stack_pointer_reg[9]/Q
                         net (fo=14, routed)          0.254     1.937    main_stack/r_stack_pointer_reg[9]
    RAMB36_X1Y5          RAMB36E1                                     r  main_stack/RAM_reg_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.939     2.104    i_Clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  main_stack/RAM_reg_7/CLKARDCLK
                         clock pessimism             -0.483     1.621    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.804    main_stack/RAM_reg_7
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 r_msg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_msg1/r_UART_Tx_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.793%)  route 0.399ns (68.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.569     1.488    i_Clk_IBUF_BUFG
    SLICE_X67Y50         FDRE                                         r  r_msg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  r_msg_reg[0]/Q
                         net (fo=2, routed)           0.399     2.028    r_msg_reg_n_0_[0]
    SLICE_X72Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.073 r  r_UART_Tx_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     2.073    r_UART_Tx_Byte[0]_i_1_n_0
    SLICE_X72Y49         FDRE                                         r  uart_send_msg1/r_UART_Tx_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.931     2.096    i_Clk_IBUF_BUFG
    SLICE_X72Y49         FDRE                                         r  uart_send_msg1/r_UART_Tx_Byte_reg[0]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X72Y49         FDRE (Hold_fdre_C_D)         0.092     1.937    uart_send_msg1/r_UART_Tx_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 r_msg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_msg1/r_msg_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.128ns (24.878%)  route 0.387ns (75.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.569     1.488    i_Clk_IBUF_BUFG
    SLICE_X67Y50         FDRE                                         r  r_msg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  r_msg_reg[5]/Q
                         net (fo=2, routed)           0.387     2.003    r_msg_reg_n_0_[5]
    SLICE_X73Y49         FDRE                                         r  uart_send_msg1/r_msg_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.931     2.096    i_Clk_IBUF_BUFG
    SLICE_X73Y49         FDRE                                         r  uart_send_msg1/r_msg_reg[0][5]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X73Y49         FDRE (Hold_fdre_C_D)         0.019     1.864    uart_send_msg1/r_msg_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_send_msg1/r_msg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_msg1/r_UART_Tx_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.655     1.575    i_Clk_IBUF_BUFG
    SLICE_X73Y49         FDRE                                         r  uart_send_msg1/r_msg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  uart_send_msg1/r_msg_reg[0][4]/Q
                         net (fo=1, routed)           0.058     1.774    uart_send_msg1/r_msg_reg_n_0_[0][4]
    SLICE_X72Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.819 r  r_UART_Tx_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.819    r_UART_Tx_Byte[4]_i_1_n_0
    SLICE_X72Y49         FDRE                                         r  uart_send_msg1/r_UART_Tx_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.931     2.096    i_Clk_IBUF_BUFG
    SLICE_X72Y49         FDRE                                         r  uart_send_msg1/r_UART_Tx_Byte_reg[4]/C
                         clock pessimism             -0.508     1.588    
    SLICE_X72Y49         FDRE (Hold_fdre_C_D)         0.091     1.679    uart_send_msg1/r_UART_Tx_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 r_msg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_msg1/r_msg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.805%)  route 0.427ns (75.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.569     1.488    i_Clk_IBUF_BUFG
    SLICE_X67Y50         FDRE                                         r  r_msg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  r_msg_reg[0]/Q
                         net (fo=2, routed)           0.427     2.057    r_msg_reg_n_0_[0]
    SLICE_X73Y49         FDRE                                         r  uart_send_msg1/r_msg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.931     2.096    i_Clk_IBUF_BUFG
    SLICE_X73Y49         FDRE                                         r  uart_send_msg1/r_msg_reg[0][0]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X73Y49         FDRE (Hold_fdre_C_D)         0.070     1.915    uart_send_msg1/r_msg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 r_checksum_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_old_checksum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.655     1.575    i_Clk_IBUF_BUFG
    SLICE_X77Y44         FDRE                                         r  r_checksum_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y44         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  r_checksum_reg[14]/Q
                         net (fo=3, routed)           0.078     1.794    r_checksum_reg_n_0_[14]
    SLICE_X77Y44         FDRE                                         r  r_old_checksum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.930     2.095    i_Clk_IBUF_BUFG
    SLICE_X77Y44         FDRE                                         r  r_old_checksum_reg[14]/C
                         clock pessimism             -0.520     1.575    
    SLICE_X77Y44         FDRE (Hold_fdre_C_D)         0.076     1.651    r_old_checksum_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_Clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5      main_stack/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6      main_stack/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6      main_stack/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7      main_stack/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7      main_stack/RAM_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8      main_stack/RAM_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8      main_stack/RAM_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      main_stack/RAM_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      main_stack/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      main_stack/RAM_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y33     RGB_LED/o_LED_RGB_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y33     RGB_LED/o_LED_RGB_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y32     RGB_LED/o_LED_RGB_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y32     RGB_LED/o_LED_RGB_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y33     RGB_LED/o_LED_RGB_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y33     RGB_LED/o_LED_RGB_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y33     RGB_LED/o_LED_RGB_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y33     RGB_LED/o_LED_RGB_2_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y33     RGB_LED/o_LED_RGB_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y33     RGB_LED/o_LED_RGB_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y32     RGB_LED/o_LED_RGB_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y32     RGB_LED/o_LED_RGB_1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y33     RGB_LED/o_LED_RGB_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y33     RGB_LED/o_LED_RGB_1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y33     RGB_LED/o_LED_RGB_2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y33     RGB_LED/o_LED_RGB_2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.718ns (26.599%)  route 1.981ns (73.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 9.921 - 5.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.295     6.927    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.299     7.226 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.687     7.913    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X32Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.496     9.921    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.257    10.178    
                         clock uncertainty           -0.067    10.112    
    SLICE_X32Y129        FDRE (Setup_fdre_C_R)       -0.429     9.683    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          9.683    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.718ns (26.599%)  route 1.981ns (73.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 9.921 - 5.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.295     6.927    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.299     7.226 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.687     7.913    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X32Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.496     9.921    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.257    10.178    
                         clock uncertainty           -0.067    10.112    
    SLICE_X32Y129        FDRE (Setup_fdre_C_R)       -0.429     9.683    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          9.683    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.718ns (27.147%)  route 1.927ns (72.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 9.921 - 5.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.295     6.927    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.299     7.226 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.632     7.858    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.496     9.921    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.257    10.178    
                         clock uncertainty           -0.067    10.112    
    SLICE_X31Y129        FDRE (Setup_fdre_C_R)       -0.429     9.683    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          9.683    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.718ns (27.147%)  route 1.927ns (72.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 9.921 - 5.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.295     6.927    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.299     7.226 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.632     7.858    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.496     9.921    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.257    10.178    
                         clock uncertainty           -0.067    10.112    
    SLICE_X31Y129        FDRE (Setup_fdre_C_R)       -0.429     9.683    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          9.683    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.718ns (27.147%)  route 1.927ns (72.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 9.921 - 5.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.295     6.927    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.299     7.226 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.632     7.858    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.496     9.921    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.257    10.178    
                         clock uncertainty           -0.067    10.112    
    SLICE_X31Y129        FDRE (Setup_fdre_C_R)       -0.429     9.683    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          9.683    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.718ns (28.701%)  route 1.784ns (71.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 9.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.295     6.927    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.299     7.226 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.489     7.715    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.495     9.920    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.257    10.177    
                         clock uncertainty           -0.067    10.111    
    SLICE_X30Y128        FDRE (Setup_fdre_C_R)       -0.524     9.587    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.718ns (28.701%)  route 1.784ns (71.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 9.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.295     6.927    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.299     7.226 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.489     7.715    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.495     9.920    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.257    10.177    
                         clock uncertainty           -0.067    10.111    
    SLICE_X30Y128        FDRE (Setup_fdre_C_R)       -0.524     9.587    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.718ns (28.701%)  route 1.784ns (71.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 9.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.295     6.927    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.299     7.226 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.489     7.715    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.495     9.920    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.257    10.177    
                         clock uncertainty           -0.067    10.111    
    SLICE_X30Y128        FDRE (Setup_fdre_C_R)       -0.524     9.587    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.718ns (28.701%)  route 1.784ns (71.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 9.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.295     6.927    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.299     7.226 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.489     7.715    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.495     9.920    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.257    10.177    
                         clock uncertainty           -0.067    10.111    
    SLICE_X30Y128        FDRE (Setup_fdre_C_R)       -0.524     9.587    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.718ns (28.701%)  route 1.784ns (71.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 9.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.295     6.927    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.299     7.226 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.489     7.715    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.495     9.920    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
                         clock pessimism              0.257    10.177    
                         clock uncertainty           -0.067    10.111    
    SLICE_X30Y128        FDRE (Setup_fdre_C_R)       -0.524     9.587    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  1.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     1.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.056     1.673    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X33Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     1.990    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.513     1.476    
    SLICE_X33Y123        FDRE (Hold_fdre_C_D)         0.075     1.551    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.964%)  route 0.120ns (46.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.556     1.477    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/Q
                         net (fo=1, routed)           0.120     1.739    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in[7]
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     1.990    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.071     1.581    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.070%)  route 0.106ns (42.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.556     1.477    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/Q
                         net (fo=1, routed)           0.106     1.724    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in[3]
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     1.990    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.047     1.557    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.755%)  route 0.112ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.556     1.477    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/Q
                         net (fo=1, routed)           0.112     1.730    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in[0]
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     1.990    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.046     1.556    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593     1.514    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X73Y95         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.655 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/Q
                         net (fo=1, routed)           0.118     1.773    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][3]
    SLICE_X72Y95         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.865     2.032    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X72Y95         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
                         clock pessimism             -0.504     1.527    
    SLICE_X72Y95         FDPE (Hold_fdpe_C_D)         0.070     1.597    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.938%)  route 0.123ns (37.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.557     1.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/Q
                         net (fo=2, routed)           0.123     1.765    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
    SLICE_X30Y129        LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000     1.810    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X30Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.826     1.994    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism             -0.500     1.493    
    SLICE_X30Y129        FDRE (Hold_fdre_C_D)         0.120     1.613    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.653%)  route 0.116ns (38.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.557     1.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/Q
                         net (fo=4, routed)           0.116     1.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X32Y127        LUT4 (Prop_lut4_I1_O)        0.045     1.780 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000     1.780    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X32Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.824     1.992    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism             -0.500     1.491    
    SLICE_X32Y127        FDRE (Hold_fdre_C_D)         0.091     1.582    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.510%)  route 0.169ns (54.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.556     1.477    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/Q
                         net (fo=1, routed)           0.169     1.787    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in[9]
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     1.990    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.078     1.588    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     1.475    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/Q
                         net (fo=1, routed)           0.116     1.756    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in[1]
    SLICE_X31Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     1.989    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.066     1.554    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.795%)  route 0.148ns (51.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.593     1.514    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X72Y94         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.655 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/Q
                         net (fo=1, routed)           0.148     1.803    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][9]
    SLICE_X73Y94         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.865     2.032    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X73Y94         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                         clock pessimism             -0.504     1.527    
    SLICE_X73Y94         FDPE (Hold_fdpe_C_D)         0.070     1.597    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    mem_read_write/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X33Y123    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y7  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1       mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.249         2.500       1.251      PHASER_REF_X1Y1      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         2.500       0.000      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         2.500       0.000      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         2.500       0.000      PHASER_OUT_PHY_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         2.500       0.000      PHASER_OUT_PHY_X1Y7  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         2.500       0.001      PHASER_REF_X1Y1      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1       mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.562         1.250       0.688      PHASER_REF_X1Y1      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562         1.250       0.688      PHASER_REF_X1Y1      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y4   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y4   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y6   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y6   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y52  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y52  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y54  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y54  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y55  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y55  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y56  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y56  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y59  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y59  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack       17.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.834ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.425ns (38.317%)  route 0.684ns (61.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     8.969    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     9.394 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.684    10.078    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.522    27.912    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.912    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                 17.834    

Slack (MET) :             17.945ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.964ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     8.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     9.389 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     9.918    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    27.863    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.863    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                 17.945    

Slack (MET) :             17.946ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.964ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     8.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     9.389 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     9.917    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    27.863    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.863    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                 17.946    

Slack (MET) :             17.946ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.964ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     8.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     9.389 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     9.917    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    27.863    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.863    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                 17.946    

Slack (MET) :             17.946ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.964ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     8.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     9.389 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     9.917    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    27.863    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.863    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                 17.946    

Slack (MET) :             17.989ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     8.969    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     9.394 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     9.923    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.522    27.912    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.912    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                 17.989    

Slack (MET) :             17.990ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     8.969    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     9.394 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     9.922    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                     -0.522    27.912    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.912    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                 17.990    

Slack (MET) :             17.990ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     8.969    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     9.394 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     9.922    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[1])
                                                     -0.522    27.912    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.912    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                 17.990    

Slack (MET) :             17.997ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.962ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.471     8.962    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y54         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y54         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     9.387 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     9.916    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    27.913    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.913    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 17.997    

Slack (MET) :             17.998ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.962ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.471     8.962    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y54         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y54         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     9.387 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     9.915    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.521    27.913    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.913    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                 17.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.891 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.891    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     3.820    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.820    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.996    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     4.126 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     4.336    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     3.797    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.797    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.996    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     4.126 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     4.336    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     3.797    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.797    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.996    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     4.126 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     4.337    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     3.797    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.797    
                         arrival time                           4.337    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.996    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     4.126 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     4.337    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     3.797    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.797    
                         arrival time                           4.337    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     3.994    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     4.124 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     4.334    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     3.787    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.787    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     3.994    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     4.124 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     4.334    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     3.787    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.787    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.993    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y55         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     4.123 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     4.333    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     3.785    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.785    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.993    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y55         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     4.123 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     4.333    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     3.785    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.785    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     3.994    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     4.124 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     4.335    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     3.787    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.787    
                         arrival time                           4.335    
  -------------------------------------------------------------------
                         slack                                  0.548    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         20.000      15.000     IN_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y52  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y54  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y55  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y56  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y59  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y60  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y61  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y62  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y75  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y75  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y76  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y76  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y77  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y77  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y79  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y79  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y80  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y80  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       17.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.968ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     9.882    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    27.850    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.850    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 17.968    

Slack (MET) :             17.969ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     9.881    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    27.850    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.850    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 17.969    

Slack (MET) :             17.969ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     9.881    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    27.850    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.850    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 17.969    

Slack (MET) :             17.969ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     9.881    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    27.850    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.850    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 17.969    

Slack (MET) :             17.995ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     9.882    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.544    27.877    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.877    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 17.995    

Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     9.881    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.544    27.877    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.877    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 17.996    

Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     9.881    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.544    27.877    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.877    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 17.996    

Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     9.881    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.544    27.877    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.877    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 17.996    

Slack (MET) :             18.017ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     8.926    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     9.351 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     9.880    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.524    27.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.897    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 18.017    

Slack (MET) :             18.018ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     8.926    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     9.351 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     9.879    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.524    27.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.897    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                 18.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.883 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.883    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     3.812    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.982    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     4.112 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     4.322    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     3.789    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.789    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.982    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     4.112 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     4.322    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     3.789    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.789    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.982    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     4.112 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     4.323    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     3.789    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.789    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.982    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     4.112 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     4.323    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     3.789    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.789    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.980    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     4.110 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     4.320    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     3.779    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.980    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     4.110 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     4.320    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     3.779    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     3.979    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y79         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     4.109 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     4.319    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     3.777    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.777    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     3.979    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y79         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     4.109 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     4.319    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     3.777    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.777    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.980    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     4.110 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     4.321    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     3.779    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         20.000      15.000     IN_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y75  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y76  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y77  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y79  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y80  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y83  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y84  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y85  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        3.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mem_refclk rise@5.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.622ns (56.908%)  route 0.471ns (43.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 10.639 - 5.000 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621     5.978    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     6.600 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.471     7.071    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589    10.639    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.339    10.978    
                         clock uncertainty           -0.062    10.916    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.011    10.905    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         10.905    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  3.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195     1.730    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     2.043 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     2.189    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215     2.268    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.537     1.730    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     1.853    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         5.000       3.525      PHY_CONTROL_X1Y1     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1       mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1       mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         2.500       1.875      PHY_CONTROL_X1Y1     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         2.500       1.875      PHY_CONTROL_X1Y1     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         2.500       1.875      PHY_CONTROL_X1Y1     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         2.500       1.875      PHY_CONTROL_X1Y1     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         2.500       1.937      PHASER_IN_PHY_X1Y4   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         2.500       1.937      PHASER_IN_PHY_X1Y4   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         2.500       1.937      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         2.500       1.937      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         2.500       1.937      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         2.500       1.937      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         2.500       1.937      PHASER_IN_PHY_X1Y6   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         2.500       1.937      PHASER_IN_PHY_X1Y6   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.718ns = ( 15.718 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562    11.362 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475    11.837    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407    15.718    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.489    16.207    
                         clock uncertainty           -0.062    16.145    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.885    15.260    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.718ns = ( 15.718 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550    11.350 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468    11.818    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407    15.718    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.489    16.207    
                         clock uncertainty           -0.062    16.145    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.834    15.311    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.718ns = ( 15.718 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550    11.350 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468    11.818    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407    15.718    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.489    16.207    
                         clock uncertainty           -0.062    16.145    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D2)      -0.834    15.311    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.718ns = ( 15.718 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562    11.362 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475    11.837    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407    15.718    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.489    16.207    
                         clock uncertainty           -0.062    16.145    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D2)      -0.788    15.357    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.777ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     6.281 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     6.431    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     6.777    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.664     6.113    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D2)       -0.093     6.020    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.020    
                         arrival time                           6.431    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.777ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     6.281 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     6.432    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     6.777    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.664     6.113    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.093     6.020    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.020    
                         arrival time                           6.432    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.777ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     6.286 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     6.446    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     6.777    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.664     6.113    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.113     6.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -6.000    
                         arrival time                           6.446    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.777ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     6.286 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     6.446    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     6.777    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.664     6.113    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D2)       -0.113     6.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -6.000    
                         arrival time                           6.446    
  -------------------------------------------------------------------
                         slack                                  0.446    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y52  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y53  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y54  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y55  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y56  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y59  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y60  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y61  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y62  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y57  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.579ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.163    
                         clock uncertainty           -0.062    20.101    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    19.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.476    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.579    

Slack (MET) :             8.579ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.163    
                         clock uncertainty           -0.062    20.101    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    19.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.476    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.579    

Slack (MET) :             8.579ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.163    
                         clock uncertainty           -0.062    20.101    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    19.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.476    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.579    

Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467    10.896    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.163    
                         clock uncertainty           -0.062    20.101    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    19.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.476    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.165    
                         clock uncertainty           -0.062    20.103    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    19.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.165    
                         clock uncertainty           -0.062    20.103    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    19.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.165    
                         clock uncertainty           -0.062    20.103    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    19.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.165    
                         clock uncertainty           -0.062    20.103    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    19.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.165    
                         clock uncertainty           -0.062    20.103    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    19.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[3]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.165    
                         clock uncertainty           -0.062    20.103    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    19.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     5.160 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     5.311    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.201    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.220    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     5.160 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     5.311    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.201    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.220    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     5.160 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     5.311    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.201    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.220    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     5.160 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     5.312    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.201    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     5.220    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.312    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.809ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y62         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     5.809    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.202    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.221    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.221    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.809ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y62         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     5.809    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.202    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.221    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.221    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.809ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y62         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     5.809    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.202    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.221    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.221    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.201    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.220    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.201    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.220    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.201    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.220    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y52   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y53   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y54   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y55   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y56   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y59   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y60   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y61   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y62   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y63  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y69  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y70  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y64  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y65  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y66  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y67  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y68  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y71  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y72  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       18.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.361ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.674ns (49.834%)  route 0.678ns (50.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.716ns = ( 29.716 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q0[1]
                         net (fo=1, routed)           0.678    11.096    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y63         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    29.716    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y63         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.144    
                         clock uncertainty           -0.062    30.082    
    OLOGIC_X1Y63         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.457    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.457    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                 18.361    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     5.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.190    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     5.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.190    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     5.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.190    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     5.305    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.190    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     5.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.305    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.796ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     5.796    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.191    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.210    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.210    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.796ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     5.796    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.191    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.210    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.210    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.796ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     5.796    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.191    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.210    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.210    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.190    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.190    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.190    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         20.000      15.000     OUT_FIFO_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y63   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y69   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y70   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y64   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y65   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y66   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y67   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y68   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y71   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        3.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.711ns = ( 15.711 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562    11.362 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475    11.837    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400    15.711    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.489    16.200    
                         clock uncertainty           -0.062    16.138    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.885    15.253    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.711ns = ( 15.711 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550    11.350 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468    11.818    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400    15.711    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.489    16.200    
                         clock uncertainty           -0.062    16.138    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.834    15.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.711ns = ( 15.711 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550    11.350 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468    11.818    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400    15.711    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.489    16.200    
                         clock uncertainty           -0.062    16.138    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.834    15.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.711ns = ( 15.711 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562    11.362 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475    11.837    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400    15.711    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.489    16.200    
                         clock uncertainty           -0.062    16.138    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.788    15.350    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     6.281 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     6.431    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     6.775    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.664     6.111    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.093     6.018    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.018    
                         arrival time                           6.431    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     6.281 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     6.432    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     6.775    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.664     6.111    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.093     6.018    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.018    
                         arrival time                           6.432    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     6.286 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     6.446    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     6.775    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.664     6.111    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.113     5.998    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -5.998    
                         arrival time                           6.446    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     6.286 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     6.446    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     6.775    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.664     6.111    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.113     5.998    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -5.998    
                         arrival time                           6.446    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y75  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y76  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y77  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y79  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y80  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y83  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y84  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y85  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y86  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y81  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        8.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.373ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.674ns (50.019%)  route 0.673ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.733ns = ( 19.733 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.673    11.102    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.407    19.733    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.162    
                         clock uncertainty           -0.062    20.100    
    OLOGIC_X1Y77         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    19.475    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.475    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  8.373    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.674ns (57.744%)  route 0.493ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.733ns = ( 19.733 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q0[1]
                         net (fo=1, routed)           0.493    10.922    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y75         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.407    19.733    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y75         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.162    
                         clock uncertainty           -0.062    20.100    
    OLOGIC_X1Y75         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    19.475    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.475    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  8.553    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.158    
                         clock uncertainty           -0.062    20.096    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    19.471    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.471    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.158    
                         clock uncertainty           -0.062    20.096    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    19.471    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.471    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.158    
                         clock uncertainty           -0.062    20.096    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    19.471    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.471    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.575ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467    10.896    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.158    
                         clock uncertainty           -0.062    20.096    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    19.471    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.471    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  8.575    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.731ns = ( 19.731 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    19.731    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.160    
                         clock uncertainty           -0.062    20.098    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    19.473    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.473    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.731ns = ( 19.731 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    19.731    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.160    
                         clock uncertainty           -0.062    20.098    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    19.473    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.473    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.731ns = ( 19.731 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    19.731    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.160    
                         clock uncertainty           -0.062    20.098    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    19.473    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.473    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.731ns = ( 19.731 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y80         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    19.731    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.160    
                         clock uncertainty           -0.062    20.098    
    OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    19.473    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.473    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     5.160 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     5.311    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.199    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     5.160 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     5.311    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.199    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     5.160 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     5.312    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.199    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.312    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.200    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.219    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.219    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.200    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.219    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.219    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.200    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.219    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.219    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.199    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.199    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.199    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[1]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[25]
    OLOGIC_X1Y84         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y84         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.199    
    OLOGIC_X1Y84         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y75   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y76   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y77   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y79   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y80   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y83   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y84   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y85   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y86   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y93  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y94  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y89  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y90  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y91  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y92  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y95  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y99  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y97  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y98  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack       18.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.296ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.674ns (46.802%)  route 0.766ns (53.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.739ns = ( 29.739 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[3])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[3]
                         net (fo=1, routed)           0.766    11.184    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[23]
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    29.739    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.167    
                         clock uncertainty           -0.062    30.105    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    29.480    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.480    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                 18.296    

Slack (MET) :             18.297ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.674ns (46.835%)  route 0.765ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.739ns = ( 29.739 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[2])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[2]
                         net (fo=1, routed)           0.765    11.183    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[22]
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    29.739    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.167    
                         clock uncertainty           -0.062    30.105    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    29.480    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.480    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 18.297    

Slack (MET) :             18.302ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.674ns (46.998%)  route 0.760ns (53.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.739ns = ( 29.739 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[1]
                         net (fo=1, routed)           0.760    11.178    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[21]
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    29.739    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.167    
                         clock uncertainty           -0.062    30.105    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.480    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.480    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                 18.302    

Slack (MET) :             18.384ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.674ns (49.831%)  route 0.679ns (50.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.739ns = ( 29.739 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[0]
                         net (fo=1, routed)           0.679    11.096    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[20]
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    29.739    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.167    
                         clock uncertainty           -0.062    30.105    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    29.480    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.480    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                 18.384    

Slack (MET) :             18.590ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[32]
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.163    
                         clock uncertainty           -0.062    30.101    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.476    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.590    

Slack (MET) :             18.590ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[33]
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.163    
                         clock uncertainty           -0.062    30.101    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.476    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.590    

Slack (MET) :             18.590ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[35]
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.163    
                         clock uncertainty           -0.062    30.101    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.476    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.590    

Slack (MET) :             18.590ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.163    
                         clock uncertainty           -0.062    30.101    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.476    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.590    

Slack (MET) :             18.590ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.163    
                         clock uncertainty           -0.062    30.101    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.476    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.590    

Slack (MET) :             18.590ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.163    
                         clock uncertainty           -0.062    30.101    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.476    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     5.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     5.803    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.198    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.217    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.217    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     5.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     5.803    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.198    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.217    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.217    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     5.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[3]
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     5.803    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.198    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.217    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.217    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     5.305    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     5.803    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.198    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     5.217    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.217    
                         arrival time                           5.305    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[29]
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.199    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[30]
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.199    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[31]
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.199    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     5.308    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[28]
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.199    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.308    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.143ns (48.755%)  route 0.150ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[1])
                                                      0.143     5.158 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[1]
                         net (fo=1, routed)           0.150     5.309    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.199    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.309    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.143ns (48.755%)  route 0.150ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[2])
                                                      0.143     5.158 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[2]
                         net (fo=1, routed)           0.150     5.309    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.199    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.309    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         20.000      15.000     OUT_FIFO_X1Y7  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y93   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y94   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y89   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y90   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y91   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y92   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y95   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y99   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y97   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y7  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y7  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y7  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y7  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         20.000      17.845     BUFHCE_X1Y12     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        9.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.766ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 0.828ns (8.057%)  route 9.448ns (91.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.208ns = ( 27.208 - 20.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
    SLICE_X65Y56         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                         net (fo=21, routed)          1.676     9.727    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.851 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                         net (fo=2, routed)           0.672    10.523    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    10.647 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1/O
                         net (fo=8, routed)           1.217    11.864    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X62Y59         LUT4 (Prop_lut4_I2_O)        0.124    11.988 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10/O
                         net (fo=193, routed)         5.883    17.872    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/ADDRD1
    SLICE_X88Y74         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.592    27.208    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/WCLK
    SLICE_X88Y74         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMA/CLK
                         clock pessimism              0.429    27.637    
                         clock uncertainty           -0.056    27.580    
    SLICE_X88Y74         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.058    27.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -17.872    
  -------------------------------------------------------------------
                         slack                                  9.766    

Slack (MET) :             9.766ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 0.828ns (8.057%)  route 9.448ns (91.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.208ns = ( 27.208 - 20.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
    SLICE_X65Y56         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                         net (fo=21, routed)          1.676     9.727    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.851 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                         net (fo=2, routed)           0.672    10.523    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    10.647 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1/O
                         net (fo=8, routed)           1.217    11.864    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X62Y59         LUT4 (Prop_lut4_I2_O)        0.124    11.988 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10/O
                         net (fo=193, routed)         5.883    17.872    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/ADDRD1
    SLICE_X88Y74         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.592    27.208    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/WCLK
    SLICE_X88Y74         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.429    27.637    
                         clock uncertainty           -0.056    27.580    
    SLICE_X88Y74         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.058    27.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -17.872    
  -------------------------------------------------------------------
                         slack                                  9.766    

Slack (MET) :             9.766ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 0.828ns (8.057%)  route 9.448ns (91.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.208ns = ( 27.208 - 20.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
    SLICE_X65Y56         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                         net (fo=21, routed)          1.676     9.727    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.851 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                         net (fo=2, routed)           0.672    10.523    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    10.647 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1/O
                         net (fo=8, routed)           1.217    11.864    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X62Y59         LUT4 (Prop_lut4_I2_O)        0.124    11.988 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10/O
                         net (fo=193, routed)         5.883    17.872    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/ADDRD1
    SLICE_X88Y74         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.592    27.208    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/WCLK
    SLICE_X88Y74         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMB/CLK
                         clock pessimism              0.429    27.637    
                         clock uncertainty           -0.056    27.580    
    SLICE_X88Y74         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.058    27.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -17.872    
  -------------------------------------------------------------------
                         slack                                  9.766    

Slack (MET) :             9.766ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 0.828ns (8.057%)  route 9.448ns (91.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.208ns = ( 27.208 - 20.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
    SLICE_X65Y56         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                         net (fo=21, routed)          1.676     9.727    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.851 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                         net (fo=2, routed)           0.672    10.523    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    10.647 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1/O
                         net (fo=8, routed)           1.217    11.864    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X62Y59         LUT4 (Prop_lut4_I2_O)        0.124    11.988 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10/O
                         net (fo=193, routed)         5.883    17.872    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/ADDRD1
    SLICE_X88Y74         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.592    27.208    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/WCLK
    SLICE_X88Y74         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMB_D1/CLK
                         clock pessimism              0.429    27.637    
                         clock uncertainty           -0.056    27.580    
    SLICE_X88Y74         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.058    27.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -17.872    
  -------------------------------------------------------------------
                         slack                                  9.766    

Slack (MET) :             9.766ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 0.828ns (8.057%)  route 9.448ns (91.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.208ns = ( 27.208 - 20.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
    SLICE_X65Y56         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                         net (fo=21, routed)          1.676     9.727    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.851 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                         net (fo=2, routed)           0.672    10.523    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    10.647 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1/O
                         net (fo=8, routed)           1.217    11.864    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X62Y59         LUT4 (Prop_lut4_I2_O)        0.124    11.988 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10/O
                         net (fo=193, routed)         5.883    17.872    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/ADDRD1
    SLICE_X88Y74         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.592    27.208    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/WCLK
    SLICE_X88Y74         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMC/CLK
                         clock pessimism              0.429    27.637    
                         clock uncertainty           -0.056    27.580    
    SLICE_X88Y74         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.058    27.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMC
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -17.872    
  -------------------------------------------------------------------
                         slack                                  9.766    

Slack (MET) :             9.766ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 0.828ns (8.057%)  route 9.448ns (91.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.208ns = ( 27.208 - 20.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
    SLICE_X65Y56         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                         net (fo=21, routed)          1.676     9.727    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.851 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                         net (fo=2, routed)           0.672    10.523    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    10.647 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1/O
                         net (fo=8, routed)           1.217    11.864    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X62Y59         LUT4 (Prop_lut4_I2_O)        0.124    11.988 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10/O
                         net (fo=193, routed)         5.883    17.872    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/ADDRD1
    SLICE_X88Y74         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.592    27.208    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/WCLK
    SLICE_X88Y74         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMC_D1/CLK
                         clock pessimism              0.429    27.637    
                         clock uncertainty           -0.056    27.580    
    SLICE_X88Y74         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.058    27.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -17.872    
  -------------------------------------------------------------------
                         slack                                  9.766    

Slack (MET) :             9.766ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 0.828ns (8.057%)  route 9.448ns (91.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.208ns = ( 27.208 - 20.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
    SLICE_X65Y56         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                         net (fo=21, routed)          1.676     9.727    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.851 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                         net (fo=2, routed)           0.672    10.523    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    10.647 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1/O
                         net (fo=8, routed)           1.217    11.864    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X62Y59         LUT4 (Prop_lut4_I2_O)        0.124    11.988 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10/O
                         net (fo=193, routed)         5.883    17.872    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/ADDRD1
    SLICE_X88Y74         RAMS32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.592    27.208    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/WCLK
    SLICE_X88Y74         RAMS32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMD/CLK
                         clock pessimism              0.429    27.637    
                         clock uncertainty           -0.056    27.580    
    SLICE_X88Y74         RAMS32 (Setup_rams32_CLK_ADR1)
                                                      0.058    27.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMD
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -17.872    
  -------------------------------------------------------------------
                         slack                                  9.766    

Slack (MET) :             9.766ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 0.828ns (8.057%)  route 9.448ns (91.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.208ns = ( 27.208 - 20.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
    SLICE_X65Y56         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                         net (fo=21, routed)          1.676     9.727    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.851 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                         net (fo=2, routed)           0.672    10.523    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    10.647 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1/O
                         net (fo=8, routed)           1.217    11.864    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X62Y59         LUT4 (Prop_lut4_I2_O)        0.124    11.988 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10/O
                         net (fo=193, routed)         5.883    17.872    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/ADDRD1
    SLICE_X88Y74         RAMS32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.592    27.208    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/WCLK
    SLICE_X88Y74         RAMS32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMD_D1/CLK
                         clock pessimism              0.429    27.637    
                         clock uncertainty           -0.056    27.580    
    SLICE_X88Y74         RAMS32 (Setup_rams32_CLK_ADR1)
                                                      0.058    27.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0/RAMD_D1
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -17.872    
  -------------------------------------------------------------------
                         slack                                  9.766    

Slack (MET) :             9.963ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.077ns  (logic 0.828ns (8.216%)  route 9.249ns (91.784%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.206ns = ( 27.206 - 20.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
    SLICE_X65Y56         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                         net (fo=21, routed)          1.676     9.727    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.851 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                         net (fo=2, routed)           0.672    10.523    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    10.647 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1/O
                         net (fo=8, routed)           1.217    11.864    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X62Y59         LUT4 (Prop_lut4_I2_O)        0.124    11.988 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10/O
                         net (fo=193, routed)         5.685    17.673    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/ADDRD1
    SLICE_X84Y75         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.590    27.206    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/WCLK
    SLICE_X84Y75         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA/CLK
                         clock pessimism              0.429    27.635    
                         clock uncertainty           -0.056    27.578    
    SLICE_X84Y75         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.058    27.636    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         27.636    
                         arrival time                         -17.673    
  -------------------------------------------------------------------
                         slack                                  9.963    

Slack (MET) :             9.963ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        10.077ns  (logic 0.828ns (8.216%)  route 9.249ns (91.784%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.206ns = ( 27.206 - 20.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
    SLICE_X65Y56         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                         net (fo=21, routed)          1.676     9.727    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.124     9.851 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                         net (fo=2, routed)           0.672    10.523    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.124    10.647 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1/O
                         net (fo=8, routed)           1.217    11.864    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X62Y59         LUT4 (Prop_lut4_I2_O)        0.124    11.988 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10/O
                         net (fo=193, routed)         5.685    17.673    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/ADDRD1
    SLICE_X84Y75         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.590    27.206    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/WCLK
    SLICE_X84Y75         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.429    27.635    
                         clock uncertainty           -0.056    27.578    
    SLICE_X84Y75         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.058    27.636    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         27.636    
                         arrival time                         -17.673    
  -------------------------------------------------------------------
                         slack                                  9.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_fall3_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.295%)  route 0.249ns (62.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.599     2.258    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X78Y50         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y50         FDRE (Prop_fdre_C_Q)         0.148     2.406 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4][0]/Q
                         net (fo=2, routed)           0.249     2.655    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4]_215
    SLICE_X78Y49         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_fall3_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.930     3.129    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X78Y49         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_fall3_r_reg[4]/C
                         clock pessimism             -0.544     2.584    
    SLICE_X78Y49         FDRE (Hold_fdre_C_D)        -0.001     2.583    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_fall3_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.810%)  route 0.131ns (48.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.601     2.260    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/CLK
    SLICE_X86Y64         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.141     2.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]/Q
                         net (fo=3, routed)           0.131     2.532    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/DIA0
    SLICE_X84Y64         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.871     3.070    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/WCLK
    SLICE_X84Y64         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.773     2.296    
    SLICE_X84Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.443    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.796ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.557     2.216    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X71Y79         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDRE (Prop_fdre_C_Q)         0.141     2.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_reg/Q
                         net (fo=3, routed)           0.079     2.436    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if
    SLICE_X70Y79         SRL16E                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.827     3.026    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X70Y79         SRL16E                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8/CLK
                         clock pessimism             -0.796     2.229    
    SLICE_X70Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.346    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.371%)  route 0.323ns (69.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.604     2.263    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X83Y54         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.141     2.404 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2]/Q
                         net (fo=1, routed)           0.323     2.728    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg_n_0_[2]
    SLICE_X80Y48         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.930     3.129    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X80Y48         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2][0]/C
                         clock pessimism             -0.544     2.584    
    SLICE_X80Y48         FDRE (Hold_fdre_C_D)         0.053     2.637    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.695%)  route 0.277ns (66.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.606     2.265    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y51         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     2.406 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/Q
                         net (fo=108, routed)         0.277     2.684    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/ADDRD0
    SLICE_X88Y52         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.878     3.077    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X88Y52         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.795     2.281    
    SLICE_X88Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.591    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.695%)  route 0.277ns (66.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.606     2.265    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y51         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     2.406 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/Q
                         net (fo=108, routed)         0.277     2.684    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/ADDRD0
    SLICE_X88Y52         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.878     3.077    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X88Y52         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.795     2.281    
    SLICE_X88Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.591    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.695%)  route 0.277ns (66.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.606     2.265    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y51         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     2.406 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/Q
                         net (fo=108, routed)         0.277     2.684    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/ADDRD0
    SLICE_X88Y52         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.878     3.077    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X88Y52         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.795     2.281    
    SLICE_X88Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.591    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.695%)  route 0.277ns (66.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.606     2.265    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y51         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     2.406 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/Q
                         net (fo=108, routed)         0.277     2.684    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/ADDRD0
    SLICE_X88Y52         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.878     3.077    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X88Y52         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.795     2.281    
    SLICE_X88Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.591    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.695%)  route 0.277ns (66.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.606     2.265    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y51         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     2.406 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/Q
                         net (fo=108, routed)         0.277     2.684    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/ADDRD0
    SLICE_X88Y52         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.878     3.077    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X88Y52         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.795     2.281    
    SLICE_X88Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.591    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.695%)  route 0.277ns (66.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.606     2.265    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y51         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     2.406 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/Q
                         net (fo=108, routed)         0.277     2.684    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/ADDRD0
    SLICE_X88Y52         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.878     3.077    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X88Y52         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism             -0.795     2.281    
    SLICE_X88Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.591    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         20.000      15.000     IN_FIFO_X1Y4      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         20.000      15.000     OUT_FIFO_X1Y4     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         20.000      15.000     OUT_FIFO_X1Y5     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         20.000      15.000     IN_FIFO_X1Y6      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         20.000      15.000     OUT_FIFO_X1Y6     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         20.000      15.000     OUT_FIFO_X1Y7     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         20.000      17.050     PHY_CONTROL_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         20.000      17.640     IDELAY_X1Y52      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         20.000      17.640     IDELAY_X1Y54      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         20.000      17.640     IDELAY_X1Y55      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y4      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y4      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y4     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y4     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y6      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y6      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y6     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y6     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y4      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y4      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y4     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y4     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y6      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y6      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y6     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y6     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 2.188 7.188 }
Period(ns):         80.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         80.000      78.751     PLLE2_ADV_X1Y1       mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       80.000      80.000     PLLE2_ADV_X1Y1       mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         5.000       3.750      PHASER_IN_PHY_X1Y4   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         5.000       3.750      PHASER_IN_PHY_X1Y4   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         5.000       3.750      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         5.000       3.750      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         5.000       3.750      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         5.000       3.750      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         5.000       3.750      PHASER_IN_PHY_X1Y6   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         5.000       3.750      PHASER_IN_PHY_X1Y6   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         5.000       3.750      PHASER_OUT_PHY_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         5.000       3.750      PHASER_OUT_PHY_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mem_read_write/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_register_reg[1][24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 1.304ns (20.864%)  route 4.946ns (79.136%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -2.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/ui_clk
    SLICE_X64Y55         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=42, routed)          1.399     9.451    w_mem_ready
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.575 f  r_register[0][31]_i_17/O
                         net (fo=1, routed)           0.490    10.065    r_register[0][31]_i_17_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.189 f  r_register[0][31]_i_11/O
                         net (fo=1, routed)           0.582    10.771    r_register[0][31]_i_11_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.895 f  r_register[0][31]_i_8/O
                         net (fo=6, routed)           0.738    11.633    r_register[0][31]_i_8_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.150    11.783 r  r_register[1][31]_i_2/O
                         net (fo=2, routed)           0.628    12.411    r_register[1][31]_i_2_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.737 r  r_register[1][31]_i_1/O
                         net (fo=16, routed)          1.109    13.846    r_register[1][31]_i_1_n_0
    SLICE_X31Y53         FDRE                                         r  r_register_reg[1][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.520    14.943    i_Clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  r_register_reg[1][24]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.211    14.912    
    SLICE_X31Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.707    r_register_reg[1][24]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -13.846    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_register_reg[1][26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 1.304ns (20.924%)  route 4.928ns (79.076%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -2.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/ui_clk
    SLICE_X64Y55         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=42, routed)          1.399     9.451    w_mem_ready
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.575 f  r_register[0][31]_i_17/O
                         net (fo=1, routed)           0.490    10.065    r_register[0][31]_i_17_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.189 f  r_register[0][31]_i_11/O
                         net (fo=1, routed)           0.582    10.771    r_register[0][31]_i_11_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.895 f  r_register[0][31]_i_8/O
                         net (fo=6, routed)           0.738    11.633    r_register[0][31]_i_8_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.150    11.783 r  r_register[1][31]_i_2/O
                         net (fo=2, routed)           0.628    12.411    r_register[1][31]_i_2_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.737 r  r_register[1][31]_i_1/O
                         net (fo=16, routed)          1.091    13.828    r_register[1][31]_i_1_n_0
    SLICE_X35Y52         FDRE                                         r  r_register_reg[1][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.520    14.943    i_Clk_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  r_register_reg[1][26]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.211    14.912    
    SLICE_X35Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.707    r_register_reg[1][26]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -13.828    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_register_reg[1][25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 1.304ns (21.042%)  route 4.893ns (78.958%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/ui_clk
    SLICE_X64Y55         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=42, routed)          1.399     9.451    w_mem_ready
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.575 f  r_register[0][31]_i_17/O
                         net (fo=1, routed)           0.490    10.065    r_register[0][31]_i_17_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.189 f  r_register[0][31]_i_11/O
                         net (fo=1, routed)           0.582    10.771    r_register[0][31]_i_11_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.895 f  r_register[0][31]_i_8/O
                         net (fo=6, routed)           0.738    11.633    r_register[0][31]_i_8_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.150    11.783 r  r_register[1][31]_i_2/O
                         net (fo=2, routed)           0.628    12.411    r_register[1][31]_i_2_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.737 r  r_register[1][31]_i_1/O
                         net (fo=16, routed)          1.056    13.793    r_register[1][31]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  r_register_reg[1][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.518    14.941    i_Clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  r_register_reg[1][25]/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.211    14.910    
    SLICE_X41Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.705    r_register_reg[1][25]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_register_reg[1][27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 1.304ns (21.042%)  route 4.893ns (78.958%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/ui_clk
    SLICE_X64Y55         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=42, routed)          1.399     9.451    w_mem_ready
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.575 f  r_register[0][31]_i_17/O
                         net (fo=1, routed)           0.490    10.065    r_register[0][31]_i_17_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.189 f  r_register[0][31]_i_11/O
                         net (fo=1, routed)           0.582    10.771    r_register[0][31]_i_11_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.895 f  r_register[0][31]_i_8/O
                         net (fo=6, routed)           0.738    11.633    r_register[0][31]_i_8_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.150    11.783 r  r_register[1][31]_i_2/O
                         net (fo=2, routed)           0.628    12.411    r_register[1][31]_i_2_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.737 r  r_register[1][31]_i_1/O
                         net (fo=16, routed)          1.056    13.793    r_register[1][31]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  r_register_reg[1][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.518    14.941    i_Clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  r_register_reg[1][27]/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.211    14.910    
    SLICE_X41Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.705    r_register_reg[1][27]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_register_reg[1][17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.304ns (20.570%)  route 5.035ns (79.430%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -2.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/ui_clk
    SLICE_X64Y55         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=42, routed)          1.399     9.451    w_mem_ready
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.575 f  r_register[0][31]_i_17/O
                         net (fo=1, routed)           0.490    10.065    r_register[0][31]_i_17_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.189 f  r_register[0][31]_i_11/O
                         net (fo=1, routed)           0.582    10.771    r_register[0][31]_i_11_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.895 f  r_register[0][31]_i_8/O
                         net (fo=6, routed)           0.738    11.633    r_register[0][31]_i_8_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.150    11.783 r  r_register[1][31]_i_2/O
                         net (fo=2, routed)           0.628    12.411    r_register[1][31]_i_2_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.737 r  r_register[1][31]_i_1/O
                         net (fo=16, routed)          1.198    13.935    r_register[1][31]_i_1_n_0
    SLICE_X22Y44         FDRE                                         r  r_register_reg[1][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.689    15.111    i_Clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  r_register_reg[1][17]/C
                         clock pessimism              0.180    15.291    
                         clock uncertainty           -0.211    15.081    
    SLICE_X22Y44         FDRE (Setup_fdre_C_CE)      -0.205    14.876    r_register_reg[1][17]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_register_reg[1][21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.304ns (20.570%)  route 5.035ns (79.430%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -2.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/ui_clk
    SLICE_X64Y55         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=42, routed)          1.399     9.451    w_mem_ready
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.575 f  r_register[0][31]_i_17/O
                         net (fo=1, routed)           0.490    10.065    r_register[0][31]_i_17_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.189 f  r_register[0][31]_i_11/O
                         net (fo=1, routed)           0.582    10.771    r_register[0][31]_i_11_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.895 f  r_register[0][31]_i_8/O
                         net (fo=6, routed)           0.738    11.633    r_register[0][31]_i_8_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.150    11.783 r  r_register[1][31]_i_2/O
                         net (fo=2, routed)           0.628    12.411    r_register[1][31]_i_2_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.737 r  r_register[1][31]_i_1/O
                         net (fo=16, routed)          1.198    13.935    r_register[1][31]_i_1_n_0
    SLICE_X22Y44         FDRE                                         r  r_register_reg[1][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.689    15.111    i_Clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  r_register_reg[1][21]/C
                         clock pessimism              0.180    15.291    
                         clock uncertainty           -0.211    15.081    
    SLICE_X22Y44         FDRE (Setup_fdre_C_CE)      -0.205    14.876    r_register_reg[1][21]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_register_reg[1][29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.304ns (20.570%)  route 5.035ns (79.430%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -2.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/ui_clk
    SLICE_X64Y55         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=42, routed)          1.399     9.451    w_mem_ready
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.575 f  r_register[0][31]_i_17/O
                         net (fo=1, routed)           0.490    10.065    r_register[0][31]_i_17_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.189 f  r_register[0][31]_i_11/O
                         net (fo=1, routed)           0.582    10.771    r_register[0][31]_i_11_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.895 f  r_register[0][31]_i_8/O
                         net (fo=6, routed)           0.738    11.633    r_register[0][31]_i_8_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.150    11.783 r  r_register[1][31]_i_2/O
                         net (fo=2, routed)           0.628    12.411    r_register[1][31]_i_2_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.737 r  r_register[1][31]_i_1/O
                         net (fo=16, routed)          1.198    13.935    r_register[1][31]_i_1_n_0
    SLICE_X22Y44         FDRE                                         r  r_register_reg[1][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.689    15.111    i_Clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  r_register_reg[1][29]/C
                         clock pessimism              0.180    15.291    
                         clock uncertainty           -0.211    15.081    
    SLICE_X22Y44         FDRE (Setup_fdre_C_CE)      -0.205    14.876    r_register_reg[1][29]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_register_reg[1][23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 1.304ns (20.790%)  route 4.968ns (79.210%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -2.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/ui_clk
    SLICE_X64Y55         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=42, routed)          1.399     9.451    w_mem_ready
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.575 f  r_register[0][31]_i_17/O
                         net (fo=1, routed)           0.490    10.065    r_register[0][31]_i_17_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.189 f  r_register[0][31]_i_11/O
                         net (fo=1, routed)           0.582    10.771    r_register[0][31]_i_11_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.895 f  r_register[0][31]_i_8/O
                         net (fo=6, routed)           0.738    11.633    r_register[0][31]_i_8_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.150    11.783 r  r_register[1][31]_i_2/O
                         net (fo=2, routed)           0.628    12.411    r_register[1][31]_i_2_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.737 r  r_register[1][31]_i_1/O
                         net (fo=16, routed)          1.131    13.868    r_register[1][31]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  r_register_reg[1][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.689    15.111    i_Clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  r_register_reg[1][23]/C
                         clock pessimism              0.180    15.291    
                         clock uncertainty           -0.211    15.081    
    SLICE_X27Y49         FDRE (Setup_fdre_C_CE)      -0.205    14.876    r_register_reg[1][23]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -13.868    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_register_reg[1][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.304ns (20.967%)  route 4.915ns (79.033%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/ui_clk
    SLICE_X64Y55         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=42, routed)          1.399     9.451    w_mem_ready
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.575 f  r_register[0][31]_i_17/O
                         net (fo=1, routed)           0.490    10.065    r_register[0][31]_i_17_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.189 f  r_register[0][31]_i_11/O
                         net (fo=1, routed)           0.582    10.771    r_register[0][31]_i_11_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.895 f  r_register[0][31]_i_8/O
                         net (fo=6, routed)           0.738    11.633    r_register[0][31]_i_8_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.150    11.783 r  r_register[1][31]_i_2/O
                         net (fo=2, routed)           0.488    12.271    r_register[1][31]_i_2_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.326    12.597 r  r_register[1][15]_i_1/O
                         net (fo=16, routed)          1.218    13.815    r_register[1][15]_i_1_n_0
    SLICE_X23Y36         FDRE                                         r  r_register_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.684    15.106    i_Clk_IBUF_BUFG
    SLICE_X23Y36         FDRE                                         r  r_register_reg[1][10]/C
                         clock pessimism              0.180    15.286    
                         clock uncertainty           -0.211    15.076    
    SLICE_X23Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.871    r_register_reg[1][10]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -13.815    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_register_reg[1][20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 1.304ns (21.506%)  route 4.759ns (78.494%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -2.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.631     7.596    mem_read_write/ddr2_control/ui_clk
    SLICE_X64Y55         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.456     8.052 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=42, routed)          1.399     9.451    w_mem_ready
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.575 f  r_register[0][31]_i_17/O
                         net (fo=1, routed)           0.490    10.065    r_register[0][31]_i_17_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.189 f  r_register[0][31]_i_11/O
                         net (fo=1, routed)           0.582    10.771    r_register[0][31]_i_11_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.895 f  r_register[0][31]_i_8/O
                         net (fo=6, routed)           0.738    11.633    r_register[0][31]_i_8_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.150    11.783 r  r_register[1][31]_i_2/O
                         net (fo=2, routed)           0.628    12.411    r_register[1][31]_i_2_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.326    12.737 r  r_register[1][31]_i_1/O
                         net (fo=16, routed)          0.922    13.659    r_register[1][31]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  r_register_reg[1][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.520    14.943    i_Clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  r_register_reg[1][20]/C
                         clock pessimism              0.180    15.123    
                         clock uncertainty           -0.211    14.912    
    SLICE_X34Y50         FDRE (Setup_fdre_C_CE)      -0.169    14.743    r_register_reg[1][20]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -13.659    
  -------------------------------------------------------------------
                         slack                                  1.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_msg_reg[53]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.600%)  route 0.205ns (52.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.567     2.226    mem_read_write/ddr2_control/ui_clk
    SLICE_X69Y51         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDRE (Prop_fdre_C_Q)         0.141     2.367 f  mem_read_write/ddr2_control/o_mem_read_data_reg[103]/Q
                         net (fo=11, routed)          0.205     2.572    w_mem_read_data[103]
    SLICE_X68Y47         LUT6 (Prop_lut6_I3_O)        0.045     2.617 r  r_msg[53]_i_1/O
                         net (fo=1, routed)           0.000     2.617    r_msg[53]_i_1_n_0
    SLICE_X68Y47         FDSE                                         r  r_msg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.911     2.076    i_Clk_IBUF_BUFG
    SLICE_X68Y47         FDSE                                         r  r_msg_reg[53]/C
                         clock pessimism             -0.245     1.830    
                         clock uncertainty            0.211     2.041    
    SLICE_X68Y47         FDSE (Hold_fdse_C_D)         0.092     2.133    r_msg_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_msg_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.841%)  route 0.229ns (55.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.567     2.226    mem_read_write/ddr2_control/ui_clk
    SLICE_X67Y51         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y51         FDRE (Prop_fdre_C_Q)         0.141     2.367 f  mem_read_write/ddr2_control/o_mem_read_data_reg[113]/Q
                         net (fo=10, routed)          0.229     2.596    w_mem_read_data[113]
    SLICE_X67Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.641 r  r_msg[29]_i_1/O
                         net (fo=1, routed)           0.000     2.641    r_msg[29]_i_1_n_0
    SLICE_X67Y49         FDSE                                         r  r_msg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.911     2.076    i_Clk_IBUF_BUFG
    SLICE_X67Y49         FDSE                                         r  r_msg_reg[29]/C
                         clock pessimism             -0.245     1.830    
                         clock uncertainty            0.211     2.041    
    SLICE_X67Y49         FDSE (Hold_fdse_C_D)         0.092     2.133    r_msg_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_msg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.330%)  route 0.234ns (55.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.566     2.225    mem_read_write/ddr2_control/ui_clk
    SLICE_X69Y54         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y54         FDRE (Prop_fdre_C_Q)         0.141     2.366 r  mem_read_write/ddr2_control/o_mem_read_data_reg[119]/Q
                         net (fo=10, routed)          0.234     2.600    w_mem_read_data[119]
    SLICE_X67Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.645 r  r_msg[16]_i_1/O
                         net (fo=1, routed)           0.000     2.645    r_msg[16]_i_1_n_0
    SLICE_X67Y48         FDSE                                         r  r_msg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.911     2.076    i_Clk_IBUF_BUFG
    SLICE_X67Y48         FDSE                                         r  r_msg_reg[16]/C
                         clock pessimism             -0.245     1.830    
                         clock uncertainty            0.211     2.041    
    SLICE_X67Y48         FDSE (Hold_fdse_C_D)         0.092     2.133    r_msg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_msg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.563%)  route 0.273ns (59.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.567     2.226    mem_read_write/ddr2_control/ui_clk
    SLICE_X68Y51         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y51         FDRE (Prop_fdre_C_Q)         0.141     2.367 r  mem_read_write/ddr2_control/o_mem_read_data_reg[110]/Q
                         net (fo=12, routed)          0.273     2.640    w_mem_read_data[110]
    SLICE_X66Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.685 r  r_msg[38]_i_1/O
                         net (fo=1, routed)           0.000     2.685    r_msg[38]_i_1_n_0
    SLICE_X66Y48         FDRE                                         r  r_msg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.911     2.076    i_Clk_IBUF_BUFG
    SLICE_X66Y48         FDRE                                         r  r_msg_reg[38]/C
                         clock pessimism             -0.245     1.830    
                         clock uncertainty            0.211     2.041    
    SLICE_X66Y48         FDRE (Hold_fdre_C_D)         0.121     2.162    r_msg_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_msg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.212%)  route 0.277ns (59.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.567     2.226    mem_read_write/ddr2_control/ui_clk
    SLICE_X68Y51         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y51         FDRE (Prop_fdre_C_Q)         0.141     2.367 f  mem_read_write/ddr2_control/o_mem_read_data_reg[110]/Q
                         net (fo=12, routed)          0.277     2.644    w_mem_read_data[110]
    SLICE_X66Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.689 r  r_msg[36]_i_1/O
                         net (fo=1, routed)           0.000     2.689    r_msg[36]_i_1_n_0
    SLICE_X66Y48         FDRE                                         r  r_msg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.911     2.076    i_Clk_IBUF_BUFG
    SLICE_X66Y48         FDRE                                         r  r_msg_reg[36]/C
                         clock pessimism             -0.245     1.830    
                         clock uncertainty            0.211     2.041    
    SLICE_X66Y48         FDRE (Hold_fdre_C_D)         0.120     2.161    r_msg_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_msg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.898%)  route 0.280ns (60.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.566     2.225    mem_read_write/ddr2_control/ui_clk
    SLICE_X69Y54         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y54         FDRE (Prop_fdre_C_Q)         0.141     2.366 f  mem_read_write/ddr2_control/o_mem_read_data_reg[119]/Q
                         net (fo=10, routed)          0.280     2.647    w_mem_read_data[119]
    SLICE_X66Y47         LUT6 (Prop_lut6_I3_O)        0.045     2.692 r  r_msg[20]_i_1/O
                         net (fo=1, routed)           0.000     2.692    r_msg[20]_i_1_n_0
    SLICE_X66Y47         FDRE                                         r  r_msg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.911     2.076    i_Clk_IBUF_BUFG
    SLICE_X66Y47         FDRE                                         r  r_msg_reg[20]/C
                         clock pessimism             -0.245     1.830    
                         clock uncertainty            0.211     2.041    
    SLICE_X66Y47         FDRE (Hold_fdre_C_D)         0.120     2.161    r_msg_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_msg_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.074%)  route 0.267ns (58.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.566     2.225    mem_read_write/ddr2_control/ui_clk
    SLICE_X67Y54         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDRE (Prop_fdre_C_Q)         0.141     2.366 r  mem_read_write/ddr2_control/o_mem_read_data_reg[112]/Q
                         net (fo=6, routed)           0.267     2.633    w_mem_read_data[112]
    SLICE_X65Y47         LUT6 (Prop_lut6_I3_O)        0.045     2.678 r  r_msg[26]_i_1/O
                         net (fo=1, routed)           0.000     2.678    r_msg[26]_i_1_n_0
    SLICE_X65Y47         FDSE                                         r  r_msg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.911     2.076    i_Clk_IBUF_BUFG
    SLICE_X65Y47         FDSE                                         r  r_msg_reg[26]/C
                         clock pessimism             -0.245     1.830    
                         clock uncertainty            0.211     2.041    
    SLICE_X65Y47         FDSE (Hold_fdse_C_D)         0.092     2.133    r_msg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_msg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (41.011%)  route 0.268ns (58.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.566     2.225    mem_read_write/ddr2_control/ui_clk
    SLICE_X67Y54         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDRE (Prop_fdre_C_Q)         0.141     2.366 r  mem_read_write/ddr2_control/o_mem_read_data_reg[112]/Q
                         net (fo=6, routed)           0.268     2.634    w_mem_read_data[112]
    SLICE_X67Y47         LUT6 (Prop_lut6_I5_O)        0.045     2.679 r  r_msg[24]_i_1/O
                         net (fo=1, routed)           0.000     2.679    r_msg[24]_i_1_n_0
    SLICE_X67Y47         FDRE                                         r  r_msg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.911     2.076    i_Clk_IBUF_BUFG
    SLICE_X67Y47         FDRE                                         r  r_msg_reg[24]/C
                         clock pessimism             -0.245     1.830    
                         clock uncertainty            0.211     2.041    
    SLICE_X67Y47         FDRE (Hold_fdre_C_D)         0.092     2.133    r_msg_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_msg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.972%)  route 0.210ns (53.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.567     2.226    mem_read_write/ddr2_control/ui_clk
    SLICE_X67Y51         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y51         FDRE (Prop_fdre_C_Q)         0.141     2.367 f  mem_read_write/ddr2_control/o_mem_read_data_reg[123]/Q
                         net (fo=10, routed)          0.210     2.577    w_mem_read_data[123]
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.622 r  r_msg[12]_i_2/O
                         net (fo=1, routed)           0.000     2.622    r_msg[12]_i_2_n_0
    SLICE_X65Y50         FDRE                                         r  r_msg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.841     2.006    i_Clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  r_msg_reg[12]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.211     1.971    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.092     2.063    r_msg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_msg_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.113%)  route 0.217ns (53.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.567     2.226    mem_read_write/ddr2_control/ui_clk
    SLICE_X67Y51         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y51         FDRE (Prop_fdre_C_Q)         0.141     2.367 r  mem_read_write/ddr2_control/o_mem_read_data_reg[123]/Q
                         net (fo=10, routed)          0.217     2.585    w_mem_read_data[123]
    SLICE_X64Y50         LUT6 (Prop_lut6_I3_O)        0.045     2.630 r  r_msg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.630    r_msg[14]_i_1_n_0
    SLICE_X64Y50         FDSE                                         r  r_msg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.841     2.006    i_Clk_IBUF_BUFG
    SLICE_X64Y50         FDSE                                         r  r_msg_reg[14]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.211     1.971    
    SLICE_X64Y50         FDSE (Hold_fdse_C_D)         0.092     2.063    r_msg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.567    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.423ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.423ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.482ns  (logic 0.456ns (13.095%)  route 3.026ns (86.905%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88                                      0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X67Y88         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=57, routed)          3.026     3.482    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X33Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y123        FDRE (Setup_fdre_C_D)       -0.095    19.905    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                 16.423    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       21.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       74.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 3.867ns (56.383%)  route 2.991ns (43.617%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 10.867 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.991    11.025    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    R8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    13.621 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.621    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    14.436 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.436    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    35.867    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.174    
                         clock uncertainty           -0.239    35.935    
    ILOGIC_X1Y52         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.770    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.770    
                         arrival time                         -14.436    
  -------------------------------------------------------------------
                         slack                                 21.334    

Slack (MET) :             21.479ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 3.867ns (57.612%)  route 2.845ns (42.388%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 10.866 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.845    10.879    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    U6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    13.475 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.475    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    14.290 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.290    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y55         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    35.866    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y55         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.173    
                         clock uncertainty           -0.239    35.934    
    ILOGIC_X1Y55         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.769    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.769    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                 21.479    

Slack (MET) :             21.482ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 3.867ns (57.637%)  route 2.842ns (42.363%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 10.866 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.842    10.876    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    R7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    13.472 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.472    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    14.287 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.287    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y54         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    35.866    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y54         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.173    
                         clock uncertainty           -0.239    35.934    
    ILOGIC_X1Y54         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.769    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.769    
                         arrival time                         -14.287    
  -------------------------------------------------------------------
                         slack                                 21.482    

Slack (MET) :             21.641ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 3.867ns (59.040%)  route 2.683ns (40.960%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 10.866 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.683    10.717    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    U7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    13.313 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.313    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    14.128 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.128    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y56         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    35.866    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.173    
                         clock uncertainty           -0.239    35.934    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.769    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.769    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                 21.641    

Slack (MET) :             21.820ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 3.867ns (60.677%)  route 2.506ns (39.324%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 10.868 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.506    10.540    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    V6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    13.136 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.136    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.951 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.951    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.427    35.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.175    
                         clock uncertainty           -0.239    35.936    
    ILOGIC_X1Y59         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.771    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.771    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                 21.820    

Slack (MET) :             21.984ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 3.867ns (62.263%)  route 2.344ns (37.737%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.370ns = ( 10.870 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.344    10.377    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    V7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    12.973 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.973    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.788 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.788    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y60         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    35.870    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y60         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.177    
                         clock uncertainty           -0.239    35.938    
    ILOGIC_X1Y60         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.773    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.773    
                         arrival time                         -13.788    
  -------------------------------------------------------------------
                         slack                                 21.984    

Slack (MET) :             22.168ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 3.867ns (64.160%)  route 2.160ns (35.840%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.370ns = ( 10.870 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.160    10.194    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    R5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    12.790 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.790    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.605 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.605    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y61         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    35.870    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y61         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.177    
                         clock uncertainty           -0.239    35.938    
    ILOGIC_X1Y61         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.773    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.773    
                         arrival time                         -13.605    
  -------------------------------------------------------------------
                         slack                                 22.168    

Slack (MET) :             22.524ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 3.867ns (68.190%)  route 1.804ns (31.810%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.370ns = ( 10.870 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.804     9.838    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    R6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    12.434 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.434    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.249 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.249    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    35.870    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.177    
                         clock uncertainty           -0.239    35.938    
    ILOGIC_X1Y62         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.773    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.773    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                 22.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.877ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        1.932ns  (logic 1.068ns (55.281%)  route 0.864ns (44.719%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.490ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.864   103.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    R6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   103.902 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   103.902    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.145 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.145    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    29.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.973    
                         clock uncertainty            0.239    29.212    
    ILOGIC_X1Y62         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.268    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.268    
                         arrival time                         104.145    
  -------------------------------------------------------------------
                         slack                                 74.877    

Slack (MET) :             75.015ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.069ns  (logic 1.068ns (51.615%)  route 1.001ns (48.385%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.490ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.001   103.355    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    R5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.039 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.039    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.282 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.282    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y61         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    29.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y61         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.973    
                         clock uncertainty            0.239    29.212    
    ILOGIC_X1Y61         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.268    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.268    
                         arrival time                         104.282    
  -------------------------------------------------------------------
                         slack                                 75.015    

Slack (MET) :             75.094ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.149ns  (logic 1.068ns (49.702%)  route 1.081ns (50.298%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.490ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.081   103.435    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    V7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.119 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.119    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.362 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.362    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y60         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    29.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y60         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.973    
                         clock uncertainty            0.239    29.212    
    ILOGIC_X1Y60         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.268    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.268    
                         arrival time                         104.362    
  -------------------------------------------------------------------
                         slack                                 75.094    

Slack (MET) :             75.154ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.207ns  (logic 1.068ns (48.388%)  route 1.139ns (51.612%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.489ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.139   103.493    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    V6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.177 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.177    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.420 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.420    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    29.489    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.972    
                         clock uncertainty            0.239    29.211    
    ILOGIC_X1Y59         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.267    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.267    
                         arrival time                         104.420    
  -------------------------------------------------------------------
                         slack                                 75.154    

Slack (MET) :             75.272ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.324ns  (logic 1.068ns (45.959%)  route 1.256ns (54.041%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.487ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.256   103.610    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    U7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.294 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.294    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.537 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.537    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y56         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    29.487    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y56         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.970    
                         clock uncertainty            0.239    29.209    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.265    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.265    
                         arrival time                         104.537    
  -------------------------------------------------------------------
                         slack                                 75.272    

Slack (MET) :             75.331ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.382ns  (logic 1.068ns (44.833%)  route 1.314ns (55.167%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.487ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.314   103.668    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    U6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.352 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.352    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.595 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.595    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y55         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    29.487    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y55         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.970    
                         clock uncertainty            0.239    29.209    
    ILOGIC_X1Y55         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.265    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.265    
                         arrival time                         104.595    
  -------------------------------------------------------------------
                         slack                                 75.331    

Slack (MET) :             75.349ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.401ns  (logic 1.068ns (44.478%)  route 1.333ns (55.522%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.333   103.687    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    R7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.371 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.371    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.614 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.614    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y54         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    29.488    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y54         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.971    
                         clock uncertainty            0.239    29.210    
    ILOGIC_X1Y54         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.266    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.266    
                         arrival time                         104.615    
  -------------------------------------------------------------------
                         slack                                 75.349    

Slack (MET) :             75.416ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.468ns  (logic 1.068ns (43.266%)  route 1.400ns (56.734%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.400   103.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    R8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.439 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.439    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.682 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.682    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    29.488    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.971    
                         clock uncertainty            0.239    29.210    
    ILOGIC_X1Y52         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.266    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.266    
                         arrival time                         104.682    
  -------------------------------------------------------------------
                         slack                                 75.416    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       21.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       74.942ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.340ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 3.867ns (56.649%)  route 2.959ns (43.351%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 10.841 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.959    10.993    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    13.589 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.589    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    14.404 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.404    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    35.841    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y85         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.148    
                         clock uncertainty           -0.239    35.909    
    ILOGIC_X1Y85         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.744    
                         arrival time                         -14.404    
  -------------------------------------------------------------------
                         slack                                 21.340    

Slack (MET) :             21.481ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 3.867ns (57.844%)  route 2.818ns (42.156%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 10.841 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.818    10.852    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    13.448 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.448    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    14.263 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.263    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    35.841    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y84         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.148    
                         clock uncertainty           -0.239    35.909    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.744    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                 21.481    

Slack (MET) :             21.640ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 3.867ns (59.272%)  route 2.657ns (40.728%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 10.839 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.657    10.691    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    13.287 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.287    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    14.102 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.102    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.410    35.839    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.146    
                         clock uncertainty           -0.239    35.907    
    ILOGIC_X1Y83         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.742    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.742    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                 21.640    

Slack (MET) :             21.960ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 3.867ns (62.349%)  route 2.335ns (37.651%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.337ns = ( 10.837 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.335    10.369    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    12.965 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.965    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.780 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.780    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    35.837    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.144    
                         clock uncertainty           -0.239    35.905    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.740    
                         arrival time                         -13.780    
  -------------------------------------------------------------------
                         slack                                 21.960    

Slack (MET) :             21.971ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 3.867ns (62.466%)  route 2.324ns (37.534%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.337ns = ( 10.837 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.324    10.357    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    12.953 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.953    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.768 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.768    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    35.837    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y79         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.144    
                         clock uncertainty           -0.239    35.905    
    ILOGIC_X1Y79         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.740    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                 21.971    

Slack (MET) :             22.261ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 3.867ns (65.532%)  route 2.034ns (34.468%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.337ns = ( 10.837 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.034    10.068    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    12.664 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.664    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.479 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.479    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    35.837    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y77         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.144    
                         clock uncertainty           -0.239    35.905    
    ILOGIC_X1Y77         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.740    
                         arrival time                         -13.479    
  -------------------------------------------------------------------
                         slack                                 22.261    

Slack (MET) :             22.442ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 3.867ns (67.589%)  route 1.854ns (32.411%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.338ns = ( 10.838 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.854     9.888    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    12.484 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.484    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.299 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.299    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    35.838    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.145    
                         clock uncertainty           -0.239    35.906    
    ILOGIC_X1Y76         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.741    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.741    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                 22.442    

Slack (MET) :             22.472ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 3.867ns (67.950%)  route 1.824ns (32.050%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.338ns = ( 10.838 - 2.500 ) 
    Source Clock Delay      (SCD):    7.578ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.613     7.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     8.034 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.824     9.858    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    12.454 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.454    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.269 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    35.838    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.145    
                         clock uncertainty           -0.239    35.906    
    ILOGIC_X1Y75         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.741    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.741    
                         arrival time                         -13.269    
  -------------------------------------------------------------------
                         slack                                 22.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.942ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        1.980ns  (logic 1.068ns (53.942%)  route 0.912ns (46.058%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.912   103.266    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   103.950 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   103.950    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.193 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.193    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    29.473    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.956    
                         clock uncertainty            0.239    29.195    
    ILOGIC_X1Y75         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.251    
                         arrival time                         104.193    
  -------------------------------------------------------------------
                         slack                                 74.942    

Slack (MET) :             74.960ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        1.998ns  (logic 1.068ns (53.444%)  route 0.930ns (46.556%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.930   103.285    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   103.969 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   103.969    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.212 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.212    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    29.474    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.957    
                         clock uncertainty            0.239    29.196    
    ILOGIC_X1Y76         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.252    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.252    
                         arrival time                         104.212    
  -------------------------------------------------------------------
                         slack                                 74.960    

Slack (MET) :             75.038ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.077ns  (logic 1.068ns (51.423%)  route 1.009ns (48.577%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.009   103.363    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.047 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.047    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.290 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.290    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    29.474    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y77         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.957    
                         clock uncertainty            0.239    29.196    
    ILOGIC_X1Y77         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.252    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.252    
                         arrival time                         104.290    
  -------------------------------------------------------------------
                         slack                                 75.038    

Slack (MET) :             75.158ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.196ns  (logic 1.068ns (48.643%)  route 1.128ns (51.357%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.128   103.482    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.166 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.166    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.409 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.409    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    29.473    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y79         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.956    
                         clock uncertainty            0.239    29.195    
    ILOGIC_X1Y79         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.251    
                         arrival time                         104.409    
  -------------------------------------------------------------------
                         slack                                 75.158    

Slack (MET) :             75.173ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.210ns  (logic 1.068ns (48.321%)  route 1.142ns (51.679%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.142   103.497    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.181 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.181    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.424 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.424    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    29.473    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.956    
                         clock uncertainty            0.239    29.195    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.251    
                         arrival time                         104.424    
  -------------------------------------------------------------------
                         slack                                 75.173    

Slack (MET) :             75.325ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.364ns  (logic 1.068ns (45.174%)  route 1.296ns (54.826%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.296   103.651    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.335 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.335    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.578 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    29.475    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.958    
                         clock uncertainty            0.239    29.197    
    ILOGIC_X1Y83         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.253    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.253    
                         arrival time                         104.578    
  -------------------------------------------------------------------
                         slack                                 75.325    

Slack (MET) :             75.399ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.439ns  (logic 1.068ns (43.784%)  route 1.371ns (56.216%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.371   103.726    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.410 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.410    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.653 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.653    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y84         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.959    
                         clock uncertainty            0.239    29.198    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.254    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.254    
                         arrival time                         104.653    
  -------------------------------------------------------------------
                         slack                                 75.399    

Slack (MET) :             75.454ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.494ns  (logic 1.068ns (42.818%)  route 1.426ns (57.182%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.554   102.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X65Y73         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141   102.354 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.426   103.781    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.465 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.465    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.708 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.708    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y85         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.959    
                         clock uncertainty            0.239    29.198    
    ILOGIC_X1Y85         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.254    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.254    
                         arrival time                         104.708    
  -------------------------------------------------------------------
                         slack                                 75.454    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        2.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.769ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@2.188ns fall@7.188ns period=80.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.812ns  (mem_refclk rise@5.000ns - sync_pulse rise@2.188ns)
  Data Path Delay:        0.621ns  (logic 0.000ns (0.000%)  route 0.621ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 10.639 - 5.000 ) 
    Source Clock Delay      (SCD):    5.357ns = ( 7.544 - 2.188 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      2.188     2.188 r  
    E3                                                0.000     2.188 r  i_Clk (IN)
                         net (fo=0)                   0.000     2.188    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.669 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.694    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.790 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     7.599    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.677 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.696    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.792 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     7.456    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.544 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.621     8.165    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589    10.639    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.307    10.946    
                         clock uncertainty           -0.213    10.733    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182    10.551    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  2.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@2.188ns fall@7.188ns period=80.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.188ns  (mem_refclk rise@0.000ns - sync_pulse rise@2.188ns)
  Data Path Delay:        0.589ns  (logic 0.000ns (0.000%)  route 0.589ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.978ns
    Source Clock Delay      (SCD):    5.050ns = ( 7.237 - 2.188 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      2.188     2.188 r  
    E3                                                0.000     2.188 r  i_Clk (IN)
                         net (fo=0)                   0.000     2.188    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.599 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.519    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.610 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683     7.293    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     3.599 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     5.522    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.613 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     7.154    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.237 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.589     7.826    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621     5.978    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.307     5.671    
                         clock uncertainty            0.213     5.883    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     6.057    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -6.057    
                         arrival time                           7.826    
  -------------------------------------------------------------------
                         slack                                  1.769    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        4.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.326ns = ( 19.326 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    14.936 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    14.936    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    19.326    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.420    19.746    
                         clock uncertainty           -0.061    19.685    
    OUT_FIFO_X1Y4        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    19.034    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.154    
                         clock uncertainty           -0.061    20.093    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385    19.708    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.708    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.154    
                         clock uncertainty           -0.061    20.093    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385    19.708    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.708    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.154    
                         clock uncertainty           -0.061    20.093    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385    19.708    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.708    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.154    
                         clock uncertainty           -0.061    20.093    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385    19.708    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.708    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             6.756ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.517ns (17.863%)  route 2.377ns (82.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.738ns = ( 19.738 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.377    12.492    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    19.738    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.158    
                         clock uncertainty           -0.061    20.097    
    OLOGIC_X1Y52         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.248    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.248    
                         arrival time                         -12.492    
  -------------------------------------------------------------------
                         slack                                  6.756    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.517ns (17.941%)  route 2.365ns (82.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.738ns = ( 19.738 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.365    12.479    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    19.738    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.158    
                         clock uncertainty           -0.061    20.097    
    OLOGIC_X1Y53         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.248    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.248    
                         arrival time                         -12.479    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.517ns (18.868%)  route 2.223ns (81.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.738ns = ( 19.738 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.223    12.338    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y54         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    19.738    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y54         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.158    
                         clock uncertainty           -0.061    20.097    
    OLOGIC_X1Y54         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.248    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.248    
                         arrival time                         -12.338    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.517ns (18.954%)  route 2.211ns (81.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.211    12.325    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.156    
                         clock uncertainty           -0.061    20.095    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.246    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.246    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.517ns (20.071%)  route 2.059ns (79.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.059    12.173    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.156    
                         clock uncertainty           -0.061    20.095    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.246    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.246    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  7.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     5.111 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.111    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.629    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.602     5.027    
    OUT_FIFO_X1Y4        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     5.016    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -5.016    
                         arrival time                           5.111    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.205    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     5.117    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.117    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.205    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     5.117    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.117    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.205    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     5.117    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.117    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.205    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     5.117    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.117    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.272ns (27.204%)  route 0.728ns (72.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.809ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.728     5.939    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y61         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     5.809    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y61         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.207    
    OLOGIC_X1Y61         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.766    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.766    
                         arrival time                           5.939    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.272ns (27.054%)  route 0.733ns (72.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.733     5.945    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y60         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y60         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.206    
    OLOGIC_X1Y60         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.765    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.765    
                         arrival time                           5.945    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.272ns (25.419%)  route 0.798ns (74.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.798     6.009    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.205    
    OLOGIC_X1Y59         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.764    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.764    
                         arrival time                           6.009    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.272ns (23.645%)  route 0.878ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.878     6.090    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.205    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.764    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.764    
                         arrival time                           6.090    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.272ns (23.532%)  route 0.884ns (76.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.884     6.095    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.205    
    OLOGIC_X1Y56         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.764    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.764    
                         arrival time                           6.095    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        4.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@15.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.316ns = ( 29.316 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    15.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    18.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    20.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    16.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    18.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    20.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    20.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    20.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    24.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    24.925 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    24.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    29.316    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.419    29.735    
                         clock uncertainty           -0.061    29.674    
    OUT_FIFO_X1Y5        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    29.023    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         29.023    
                         arrival time                         -24.925    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.712ns  (logic 0.517ns (19.067%)  route 2.195ns (80.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.716ns = ( 29.716 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.195    22.298    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y63         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    29.716    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y63         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.135    
                         clock uncertainty           -0.061    30.074    
    OLOGIC_X1Y63         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.225    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.225    
                         arrival time                         -22.298    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.699ns  (logic 0.517ns (19.155%)  route 2.182ns (80.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.716ns = ( 29.716 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.182    22.286    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    29.716    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.135    
                         clock uncertainty           -0.061    30.074    
    OLOGIC_X1Y64         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.225    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.225    
                         arrival time                         -22.286    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.557ns  (logic 0.517ns (20.216%)  route 2.040ns (79.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.716ns = ( 29.716 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.040    22.144    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    29.716    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.135    
                         clock uncertainty           -0.061    30.074    
    OLOGIC_X1Y65         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.225    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.225    
                         arrival time                         -22.144    
  -------------------------------------------------------------------
                         slack                                  7.081    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.545ns  (logic 0.517ns (20.316%)  route 2.028ns (79.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.716ns = ( 29.716 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.028    22.131    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    29.716    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.135    
                         clock uncertainty           -0.061    30.074    
    OLOGIC_X1Y66         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.225    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.225    
                         arrival time                         -22.131    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.498ns  (logic 0.517ns (20.701%)  route 1.981ns (79.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.715ns = ( 29.715 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.981    22.084    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    29.715    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.134    
                         clock uncertainty           -0.061    30.073    
    OLOGIC_X1Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.224    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.224    
                         arrival time                         -22.084    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.393ns  (logic 0.517ns (21.604%)  route 1.876ns (78.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.714ns = ( 29.714 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.876    21.980    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    29.714    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.133    
                         clock uncertainty           -0.061    30.072    
    OLOGIC_X1Y67         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.223    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                         -21.980    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.381ns  (logic 0.517ns (21.718%)  route 1.864ns (78.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.714ns = ( 29.714 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.864    21.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    29.714    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.133    
                         clock uncertainty           -0.061    30.072    
    OLOGIC_X1Y68         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.223    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                         -21.967    
  -------------------------------------------------------------------
                         slack                                  7.255    

Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.374ns  (logic 0.517ns (21.777%)  route 1.857ns (78.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.857    21.961    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.131    
                         clock uncertainty           -0.061    30.070    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.221    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.221    
                         arrival time                         -21.961    
  -------------------------------------------------------------------
                         slack                                  7.260    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.359ns  (logic 0.517ns (21.915%)  route 1.842ns (78.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.715ns = ( 29.715 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.842    21.946    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    29.715    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.134    
                         clock uncertainty           -0.061    30.073    
    OLOGIC_X1Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.224    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.224    
                         arrival time                         -21.946    
  -------------------------------------------------------------------
                         slack                                  7.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     5.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.620    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.600     5.020    
    OUT_FIFO_X1Y5        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     5.009    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -5.009    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.272ns (26.216%)  route 0.766ns (73.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.794ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.766     5.970    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     5.794    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.194    
    OLOGIC_X1Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.753    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.753    
                         arrival time                           5.970    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.272ns (24.802%)  route 0.825ns (75.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.794ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.825     6.029    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     5.794    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.194    
    OLOGIC_X1Y70         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.753    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.753    
                         arrival time                           6.029    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.272ns (24.709%)  route 0.829ns (75.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.829     6.033    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y72         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y72         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.195    
    OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.754    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.754    
                         arrival time                           6.033    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.272ns (23.630%)  route 0.879ns (76.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.794ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.879     6.083    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     5.794    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.194    
    OLOGIC_X1Y69         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.753    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.753    
                         arrival time                           6.083    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.272ns (23.366%)  route 0.892ns (76.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.796ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.892     6.096    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     5.796    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.196    
    OLOGIC_X1Y73         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.755    
                         arrival time                           6.096    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.272ns (23.316%)  route 0.895ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.794ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.895     6.099    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     5.794    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.194    
    OLOGIC_X1Y68         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.753    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.753    
                         arrival time                           6.099    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.272ns (23.206%)  route 0.900ns (76.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.794ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.900     6.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     5.794    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.194    
    OLOGIC_X1Y67         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.753    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.753    
                         arrival time                           6.104    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.272ns (22.341%)  route 0.946ns (77.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.796ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.946     6.150    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     5.796    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.196    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.755    
                         arrival time                           6.150    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.272ns (21.815%)  route 0.975ns (78.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.975     6.179    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.195    
    OLOGIC_X1Y66         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.754    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.754    
                         arrival time                           6.179    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        4.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.326ns = ( 19.326 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    14.936 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    14.936    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    19.326    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.420    19.746    
                         clock uncertainty           -0.061    19.685    
    OUT_FIFO_X1Y6        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    19.034    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.149    
                         clock uncertainty           -0.061    20.088    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385    19.703    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.703    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.149    
                         clock uncertainty           -0.061    20.088    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385    19.703    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.703    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.149    
                         clock uncertainty           -0.061    20.088    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385    19.703    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.703    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.149    
                         clock uncertainty           -0.061    20.088    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385    19.703    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.703    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.517ns (17.112%)  route 2.504ns (82.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.732ns = ( 19.732 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.504    12.619    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406    19.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.152    
                         clock uncertainty           -0.061    20.091    
    OLOGIC_X1Y86         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.242    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.242    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.517ns (17.934%)  route 2.366ns (82.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.732ns = ( 19.732 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.366    12.480    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y85         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406    19.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y85         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.152    
                         clock uncertainty           -0.061    20.091    
    OLOGIC_X1Y85         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.242    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.242    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.517ns (18.906%)  route 2.218ns (81.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.732ns = ( 19.732 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.218    12.332    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y84         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406    19.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y84         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.152    
                         clock uncertainty           -0.061    20.091    
    OLOGIC_X1Y84         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.242    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.242    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.517ns (19.990%)  route 2.069ns (80.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.069    12.184    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.149    
                         clock uncertainty           -0.061    20.088    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.239    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.239    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.344ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.517ns (22.506%)  route 1.780ns (77.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.780    11.895    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.149    
                         clock uncertainty           -0.061    20.088    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.239    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.239    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  7.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     5.111 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.111    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.629    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.602     5.027    
    OUT_FIFO_X1Y6        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     5.016    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -5.016    
                         arrival time                           5.111    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.805ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.805    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.203    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     5.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.115    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.805ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.805    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.203    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     5.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.115    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.805ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.805    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.203    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     5.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.115    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.805ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.805    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.203    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     5.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.115    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.272ns (28.288%)  route 0.690ns (71.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.805ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.690     5.901    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.805    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.203    
    OLOGIC_X1Y79         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.762    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.762    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.272ns (28.092%)  route 0.696ns (71.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.696     5.907    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.204    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.763    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                           5.907    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.272ns (26.721%)  route 0.746ns (73.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.746     5.957    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y75         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y75         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.204    
    OLOGIC_X1Y75         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.763    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                           5.957    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.272ns (26.597%)  route 0.751ns (73.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.751     5.962    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.204    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.763    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                           5.962    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.272ns (26.541%)  route 0.753ns (73.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.805ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.753     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y80         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.805    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.203    
    OLOGIC_X1Y80         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.762    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.762    
                         arrival time                           5.964    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        4.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@15.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.316ns = ( 29.316 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    15.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    18.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    20.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    16.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    18.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    20.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    20.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    20.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    24.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    24.925 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    24.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    29.316    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.419    29.735    
                         clock uncertainty           -0.061    29.674    
    OUT_FIFO_X1Y7        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    29.023    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         29.023    
                         arrival time                         -24.925    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        3.495ns  (logic 0.517ns (14.794%)  route 2.978ns (85.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.739ns = ( 29.739 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.978    23.081    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    29.739    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.158    
                         clock uncertainty           -0.061    30.097    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.248    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.248    
                         arrival time                         -23.081    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        3.356ns  (logic 0.517ns (15.404%)  route 2.839ns (84.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.738ns = ( 29.738 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.839    22.943    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422    29.738    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.157    
                         clock uncertainty           -0.061    30.096    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.247    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.247    
                         arrival time                         -22.943    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        3.208ns  (logic 0.517ns (16.116%)  route 2.691ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.738ns = ( 29.738 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.691    22.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422    29.738    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.157    
                         clock uncertainty           -0.061    30.096    
    OLOGIC_X1Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.247    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.247    
                         arrival time                         -22.795    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        2.919ns  (logic 0.517ns (17.712%)  route 2.402ns (82.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.402    22.505    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.154    
                         clock uncertainty           -0.061    30.093    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.244    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.244    
                         arrival time                         -22.505    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        2.771ns  (logic 0.517ns (18.660%)  route 2.254ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.254    22.357    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.154    
                         clock uncertainty           -0.061    30.093    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.244    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.244    
                         arrival time                         -22.357    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        2.622ns  (logic 0.517ns (19.715%)  route 2.105ns (80.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.105    22.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.154    
                         clock uncertainty           -0.061    30.093    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.244    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.244    
                         arrival time                         -22.209    
  -------------------------------------------------------------------
                         slack                                  7.035    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        2.474ns  (logic 0.517ns (20.897%)  route 1.957ns (79.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.737ns = ( 29.737 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.957    22.061    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421    29.737    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.156    
                         clock uncertainty           -0.061    30.095    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.246    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.246    
                         arrival time                         -22.061    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        2.326ns  (logic 0.517ns (22.229%)  route 1.809ns (77.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.737ns = ( 29.737 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.809    21.912    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421    29.737    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.156    
                         clock uncertainty           -0.061    30.095    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.246    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.246    
                         arrival time                         -21.912    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.484ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        2.177ns  (logic 0.517ns (23.743%)  route 1.660ns (76.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.739ns = ( 29.739 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.660    21.764    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    29.739    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.158    
                         clock uncertainty           -0.061    30.097    
    OLOGIC_X1Y90         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.248    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.248    
                         arrival time                         -21.764    
  -------------------------------------------------------------------
                         slack                                  7.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     5.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.620    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.600     5.020    
    OUT_FIFO_X1Y7        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     5.009    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -5.009    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.272ns (26.952%)  route 0.737ns (73.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.737     5.941    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     5.803    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.203    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.762    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.762    
                         arrival time                           5.941    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.272ns (25.362%)  route 0.800ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.800     6.005    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     5.803    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.203    
    OLOGIC_X1Y90         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.762    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.762    
                         arrival time                           6.005    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.272ns (23.949%)  route 0.864ns (76.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.802ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.864     6.068    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     5.802    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.202    
    OLOGIC_X1Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.761    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.761    
                         arrival time                           6.068    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.272ns (22.685%)  route 0.927ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.802ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.927     6.131    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     5.802    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.202    
    OLOGIC_X1Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.761    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.761    
                         arrival time                           6.131    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.272ns (21.547%)  route 0.990ns (78.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.802ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.990     6.195    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     5.802    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.202    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.761    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.761    
                         arrival time                           6.195    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.272ns (20.519%)  route 1.054ns (79.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.802ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.054     6.258    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     5.802    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.202    
    OLOGIC_X1Y94         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.761    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.761    
                         arrival time                           6.258    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.272ns (19.584%)  route 1.117ns (80.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.802ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.117     6.321    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     5.802    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.202    
    OLOGIC_X1Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.761    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.761    
                         arrival time                           6.321    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.272ns (18.036%)  route 1.236ns (81.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.236     6.440    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.204    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.763    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                           6.440    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.272ns (17.310%)  route 1.299ns (82.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.299     6.504    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.204    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.763    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                           6.504    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        6.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 r_mem_read_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.983ns  (logic 0.828ns (16.615%)  route 4.155ns (83.385%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.125ns = ( 27.125 - 20.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 15.402 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.799    15.402    i_Clk_IBUF_BUFG
    SLICE_X67Y34         FDRE                                         r  r_mem_read_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.456    15.858 r  r_mem_read_DV_reg/Q
                         net (fo=4, routed)           2.511    18.368    r_mem_read_DV_reg_n_0
    SLICE_X66Y55         LUT6 (Prop_lut6_I3_O)        0.124    18.492 r  state[2]_i_3/O
                         net (fo=1, routed)           0.494    18.987    state[2]_i_3_n_0
    SLICE_X66Y55         LUT6 (Prop_lut6_I0_O)        0.124    19.111 r  state[2]_i_2/O
                         net (fo=3, routed)           1.150    20.261    mem_read_write/ddr2_control/state
    SLICE_X66Y55         LUT6 (Prop_lut6_I1_O)        0.124    20.385 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000    20.385    state[2]_i_1_n_0
    SLICE_X66Y55         FDRE                                         r  mem_read_write/ddr2_control/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.509    27.125    mem_read_write/ddr2_control/ui_clk
    SLICE_X66Y55         FDRE                                         r  mem_read_write/ddr2_control/state_reg[2]/C
                         clock pessimism              0.180    27.305    
                         clock uncertainty           -0.211    27.094    
    SLICE_X66Y55         FDRE (Setup_fdre_C_D)        0.077    27.171    mem_read_write/ddr2_control/state_reg[2]
  -------------------------------------------------------------------
                         required time                         27.171    
                         arrival time                         -20.385    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 r_mem_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.466ns  (logic 0.419ns (9.382%)  route 4.047ns (90.618%))
  Logic Levels:           0  
  Clock Path Skew:        1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.125ns = ( 27.125 - 20.000 ) 
    Source Clock Delay      (SCD):    5.409ns = ( 15.409 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.806    15.409    i_Clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  r_mem_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.419    15.828 r  r_mem_addr_reg[3]/Q
                         net (fo=1, routed)           4.047    19.875    r_mem_addr_reg_n_0_[3]
    SLICE_X62Y51         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.509    27.125    mem_read_write/ddr2_control/ui_clk
    SLICE_X62Y51         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[3]/C
                         clock pessimism              0.180    27.305    
                         clock uncertainty           -0.211    27.094    
    SLICE_X62Y51         FDRE (Setup_fdre_C_D)       -0.203    26.891    mem_read_write/ddr2_control/app_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         26.891    
                         arrival time                         -19.875    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 r_mem_read_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.650ns  (logic 0.828ns (17.805%)  route 3.822ns (82.195%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.125ns = ( 27.125 - 20.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 15.402 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.799    15.402    i_Clk_IBUF_BUFG
    SLICE_X67Y34         FDRE                                         r  r_mem_read_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.456    15.858 r  r_mem_read_DV_reg/Q
                         net (fo=4, routed)           2.511    18.368    r_mem_read_DV_reg_n_0
    SLICE_X66Y55         LUT6 (Prop_lut6_I3_O)        0.124    18.492 r  state[2]_i_3/O
                         net (fo=1, routed)           0.494    18.987    state[2]_i_3_n_0
    SLICE_X66Y55         LUT6 (Prop_lut6_I0_O)        0.124    19.111 r  state[2]_i_2/O
                         net (fo=3, routed)           0.817    19.928    mem_read_write/ddr2_control/state
    SLICE_X65Y55         LUT6 (Prop_lut6_I1_O)        0.124    20.052 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000    20.052    state[1]_i_1_n_0
    SLICE_X65Y55         FDRE                                         r  mem_read_write/ddr2_control/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.509    27.125    mem_read_write/ddr2_control/ui_clk
    SLICE_X65Y55         FDRE                                         r  mem_read_write/ddr2_control/state_reg[1]/C
                         clock pessimism              0.180    27.305    
                         clock uncertainty           -0.211    27.094    
    SLICE_X65Y55         FDRE (Setup_fdre_C_D)        0.031    27.125    mem_read_write/ddr2_control/state_reg[1]
  -------------------------------------------------------------------
                         required time                         27.125    
                         arrival time                         -20.052    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 r_mem_read_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.619ns  (logic 0.828ns (17.924%)  route 3.791ns (82.076%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.125ns = ( 27.125 - 20.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 15.402 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.799    15.402    i_Clk_IBUF_BUFG
    SLICE_X67Y34         FDRE                                         r  r_mem_read_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDRE (Prop_fdre_C_Q)         0.456    15.858 r  r_mem_read_DV_reg/Q
                         net (fo=4, routed)           2.511    18.368    r_mem_read_DV_reg_n_0
    SLICE_X66Y55         LUT6 (Prop_lut6_I3_O)        0.124    18.492 r  state[2]_i_3/O
                         net (fo=1, routed)           0.494    18.987    state[2]_i_3_n_0
    SLICE_X66Y55         LUT6 (Prop_lut6_I0_O)        0.124    19.111 r  state[2]_i_2/O
                         net (fo=3, routed)           0.786    19.897    mem_read_write/ddr2_control/state
    SLICE_X65Y55         LUT5 (Prop_lut5_I1_O)        0.124    20.021 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000    20.021    state[0]_i_1_n_0
    SLICE_X65Y55         FDRE                                         r  mem_read_write/ddr2_control/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.509    27.125    mem_read_write/ddr2_control/ui_clk
    SLICE_X65Y55         FDRE                                         r  mem_read_write/ddr2_control/state_reg[0]/C
                         clock pessimism              0.180    27.305    
                         clock uncertainty           -0.211    27.094    
    SLICE_X65Y55         FDRE (Setup_fdre_C_D)        0.029    27.123    mem_read_write/ddr2_control/state_reg[0]
  -------------------------------------------------------------------
                         required time                         27.123    
                         arrival time                         -20.021    
  -------------------------------------------------------------------
                         slack                                  7.102    

Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 r_mem_write_data_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.430ns  (logic 0.456ns (10.294%)  route 3.974ns (89.706%))
  Logic Levels:           0  
  Clock Path Skew:        1.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.126ns = ( 27.126 - 20.000 ) 
    Source Clock Delay      (SCD):    5.409ns = ( 15.409 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.806    15.409    i_Clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  r_mem_write_data_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.456    15.865 r  r_mem_write_data_reg[120]/Q
                         net (fo=1, routed)           3.974    19.838    r_mem_write_data_reg_n_0_[120]
    SLICE_X66Y52         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.510    27.126    mem_read_write/ddr2_control/ui_clk
    SLICE_X66Y52         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[120]/C
                         clock pessimism              0.180    27.306    
                         clock uncertainty           -0.211    27.095    
    SLICE_X66Y52         FDRE (Setup_fdre_C_D)       -0.028    27.067    mem_read_write/ddr2_control/app_wdf_data_reg[120]
  -------------------------------------------------------------------
                         required time                         27.067    
                         arrival time                         -19.838    
  -------------------------------------------------------------------
                         slack                                  7.229    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 r_mem_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.387ns  (logic 0.518ns (11.808%)  route 3.869ns (88.192%))
  Logic Levels:           0  
  Clock Path Skew:        1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.123ns = ( 27.123 - 20.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 15.407 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.804    15.407    i_Clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  r_mem_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.518    15.925 r  r_mem_addr_reg[5]/Q
                         net (fo=1, routed)           3.869    19.794    r_mem_addr_reg_n_0_[5]
    SLICE_X61Y51         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.507    27.123    mem_read_write/ddr2_control/ui_clk
    SLICE_X61Y51         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[5]/C
                         clock pessimism              0.180    27.303    
                         clock uncertainty           -0.211    27.092    
    SLICE_X61Y51         FDRE (Setup_fdre_C_D)       -0.061    27.031    mem_read_write/ddr2_control/app_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         27.031    
                         arrival time                         -19.794    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.242ns  (required time - arrival time)
  Source:                 r_mem_write_data_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.414ns  (logic 0.518ns (11.736%)  route 3.896ns (88.264%))
  Logic Levels:           0  
  Clock Path Skew:        1.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.126ns = ( 27.126 - 20.000 ) 
    Source Clock Delay      (SCD):    5.409ns = ( 15.409 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.806    15.409    i_Clk_IBUF_BUFG
    SLICE_X70Y44         FDRE                                         r  r_mem_write_data_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.518    15.927 r  r_mem_write_data_reg[107]/Q
                         net (fo=1, routed)           3.896    19.822    r_mem_write_data_reg_n_0_[107]
    SLICE_X70Y50         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.510    27.126    mem_read_write/ddr2_control/ui_clk
    SLICE_X70Y50         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[107]/C
                         clock pessimism              0.180    27.306    
                         clock uncertainty           -0.211    27.095    
    SLICE_X70Y50         FDRE (Setup_fdre_C_D)       -0.031    27.064    mem_read_write/ddr2_control/app_wdf_data_reg[107]
  -------------------------------------------------------------------
                         required time                         27.064    
                         arrival time                         -19.822    
  -------------------------------------------------------------------
                         slack                                  7.242    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 r_mem_write_data_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.351ns  (logic 0.456ns (10.481%)  route 3.895ns (89.519%))
  Logic Levels:           0  
  Clock Path Skew:        1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.125ns = ( 27.125 - 20.000 ) 
    Source Clock Delay      (SCD):    5.409ns = ( 15.409 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.806    15.409    i_Clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  r_mem_write_data_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.456    15.865 r  r_mem_write_data_reg[123]/Q
                         net (fo=1, routed)           3.895    19.760    r_mem_write_data_reg_n_0_[123]
    SLICE_X64Y53         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.509    27.125    mem_read_write/ddr2_control/ui_clk
    SLICE_X64Y53         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[123]/C
                         clock pessimism              0.180    27.305    
                         clock uncertainty           -0.211    27.094    
    SLICE_X64Y53         FDRE (Setup_fdre_C_D)       -0.081    27.013    mem_read_write/ddr2_control/app_wdf_data_reg[123]
  -------------------------------------------------------------------
                         required time                         27.013    
                         arrival time                         -19.760    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.276ns  (required time - arrival time)
  Source:                 r_mem_write_data_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.365ns  (logic 0.518ns (11.867%)  route 3.847ns (88.133%))
  Logic Levels:           0  
  Clock Path Skew:        1.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.126ns = ( 27.126 - 20.000 ) 
    Source Clock Delay      (SCD):    5.409ns = ( 15.409 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.806    15.409    i_Clk_IBUF_BUFG
    SLICE_X66Y45         FDRE                                         r  r_mem_write_data_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y45         FDRE (Prop_fdre_C_Q)         0.518    15.927 r  r_mem_write_data_reg[110]/Q
                         net (fo=1, routed)           3.847    19.774    r_mem_write_data_reg_n_0_[110]
    SLICE_X66Y50         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.510    27.126    mem_read_write/ddr2_control/ui_clk
    SLICE_X66Y50         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[110]/C
                         clock pessimism              0.180    27.306    
                         clock uncertainty           -0.211    27.095    
    SLICE_X66Y50         FDRE (Setup_fdre_C_D)       -0.045    27.050    mem_read_write/ddr2_control/app_wdf_data_reg[110]
  -------------------------------------------------------------------
                         required time                         27.050    
                         arrival time                         -19.774    
  -------------------------------------------------------------------
                         slack                                  7.276    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 r_mem_write_data_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.162ns  (logic 0.419ns (10.067%)  route 3.743ns (89.933%))
  Logic Levels:           0  
  Clock Path Skew:        1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.125ns = ( 27.125 - 20.000 ) 
    Source Clock Delay      (SCD):    5.409ns = ( 15.409 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.806    15.409    i_Clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  r_mem_write_data_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.419    15.828 r  r_mem_write_data_reg[127]/Q
                         net (fo=1, routed)           3.743    19.571    r_mem_write_data_reg_n_0_[127]
    SLICE_X64Y53         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.509    27.125    mem_read_write/ddr2_control/ui_clk
    SLICE_X64Y53         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[127]/C
                         clock pessimism              0.180    27.305    
                         clock uncertainty           -0.211    27.094    
    SLICE_X64Y53         FDRE (Setup_fdre_C_D)       -0.233    26.861    mem_read_write/ddr2_control/app_wdf_data_reg[127]
  -------------------------------------------------------------------
                         required time                         26.861    
                         arrival time                         -19.571    
  -------------------------------------------------------------------
                         slack                                  7.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 r_mem_write_data_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.164ns (10.163%)  route 1.450ns (89.837%))
  Logic Levels:           0  
  Clock Path Skew:        1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.634     1.554    i_Clk_IBUF_BUFG
    SLICE_X66Y44         FDRE                                         r  r_mem_write_data_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y44         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  r_mem_write_data_reg[122]/Q
                         net (fo=1, routed)           1.450     3.168    r_mem_write_data_reg_n_0_[122]
    SLICE_X66Y52         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.839     3.038    mem_read_write/ddr2_control/ui_clk
    SLICE_X66Y52         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[122]/C
                         clock pessimism             -0.245     2.792    
                         clock uncertainty            0.211     3.003    
    SLICE_X66Y52         FDRE (Hold_fdre_C_D)         0.060     3.063    mem_read_write/ddr2_control/app_wdf_data_reg[122]
  -------------------------------------------------------------------
                         required time                         -3.063    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 r_mem_write_data_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.164ns (10.134%)  route 1.454ns (89.866%))
  Logic Levels:           0  
  Clock Path Skew:        1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.634     1.554    i_Clk_IBUF_BUFG
    SLICE_X70Y43         FDRE                                         r  r_mem_write_data_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y43         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  r_mem_write_data_reg[99]/Q
                         net (fo=1, routed)           1.454     3.172    r_mem_write_data_reg_n_0_[99]
    SLICE_X70Y51         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.839     3.038    mem_read_write/ddr2_control/ui_clk
    SLICE_X70Y51         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[99]/C
                         clock pessimism             -0.245     2.792    
                         clock uncertainty            0.211     3.003    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.064     3.067    mem_read_write/ddr2_control/app_wdf_data_reg[99]
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 r_mem_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.164ns (10.205%)  route 1.443ns (89.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.634     1.554    i_Clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  r_mem_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  r_mem_addr_reg[15]/Q
                         net (fo=1, routed)           1.443     3.161    r_mem_addr_reg_n_0_[15]
    SLICE_X62Y53         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.837     3.036    mem_read_write/ddr2_control/ui_clk
    SLICE_X62Y53         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[15]/C
                         clock pessimism             -0.245     2.790    
                         clock uncertainty            0.211     3.001    
    SLICE_X62Y53         FDRE (Hold_fdre_C_D)         0.052     3.053    mem_read_write/ddr2_control/app_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 r_mem_write_data_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.141ns (8.625%)  route 1.494ns (91.375%))
  Logic Levels:           0  
  Clock Path Skew:        1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.634     1.554    i_Clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  r_mem_write_data_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  r_mem_write_data_reg[111]/Q
                         net (fo=1, routed)           1.494     3.189    r_mem_write_data_reg_n_0_[111]
    SLICE_X66Y52         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.839     3.038    mem_read_write/ddr2_control/ui_clk
    SLICE_X66Y52         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[111]/C
                         clock pessimism             -0.245     2.792    
                         clock uncertainty            0.211     3.003    
    SLICE_X66Y52         FDRE (Hold_fdre_C_D)         0.076     3.079    mem_read_write/ddr2_control/app_wdf_data_reg[111]
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 r_mem_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.164ns (10.044%)  route 1.469ns (89.956%))
  Logic Levels:           0  
  Clock Path Skew:        1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.631     1.551    i_Clk_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  r_mem_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.164     1.715 r  r_mem_addr_reg[7]/Q
                         net (fo=1, routed)           1.469     3.184    r_mem_addr_reg_n_0_[7]
    SLICE_X61Y51         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.836     3.035    mem_read_write/ddr2_control/ui_clk
    SLICE_X61Y51         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[7]/C
                         clock pessimism             -0.245     2.789    
                         clock uncertainty            0.211     3.000    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.072     3.072    mem_read_write/ddr2_control/app_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 r_mem_write_data_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.141ns (8.737%)  route 1.473ns (91.263%))
  Logic Levels:           0  
  Clock Path Skew:        1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.634     1.554    i_Clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  r_mem_write_data_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  r_mem_write_data_reg[118]/Q
                         net (fo=1, routed)           1.473     3.168    r_mem_write_data_reg_n_0_[118]
    SLICE_X66Y50         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.839     3.038    mem_read_write/ddr2_control/ui_clk
    SLICE_X66Y50         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[118]/C
                         clock pessimism             -0.245     2.792    
                         clock uncertainty            0.211     3.003    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.053     3.056    mem_read_write/ddr2_control/app_wdf_data_reg[118]
  -------------------------------------------------------------------
                         required time                         -3.056    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 r_mem_write_data_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.164ns (10.144%)  route 1.453ns (89.856%))
  Logic Levels:           0  
  Clock Path Skew:        1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.634     1.554    i_Clk_IBUF_BUFG
    SLICE_X70Y44         FDRE                                         r  r_mem_write_data_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  r_mem_write_data_reg[98]/Q
                         net (fo=1, routed)           1.453     3.171    r_mem_write_data_reg_n_0_[98]
    SLICE_X70Y51         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.839     3.038    mem_read_write/ddr2_control/ui_clk
    SLICE_X70Y51         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[98]/C
                         clock pessimism             -0.245     2.792    
                         clock uncertainty            0.211     3.003    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.053     3.056    mem_read_write/ddr2_control/app_wdf_data_reg[98]
  -------------------------------------------------------------------
                         required time                         -3.056    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 r_mem_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.164ns (10.060%)  route 1.466ns (89.940%))
  Logic Levels:           0  
  Clock Path Skew:        1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.633     1.553    i_Clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  r_mem_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  r_mem_addr_reg[6]/Q
                         net (fo=1, routed)           1.466     3.183    r_mem_addr_reg_n_0_[6]
    SLICE_X62Y51         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.838     3.037    mem_read_write/ddr2_control/ui_clk
    SLICE_X62Y51         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[6]/C
                         clock pessimism             -0.245     2.791    
                         clock uncertainty            0.211     3.002    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.063     3.065    mem_read_write/ddr2_control/app_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 r_mem_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.141ns (8.610%)  route 1.497ns (91.390%))
  Logic Levels:           0  
  Clock Path Skew:        1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.634     1.554    i_Clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  r_mem_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  r_mem_addr_reg[13]/Q
                         net (fo=1, routed)           1.497     3.192    r_mem_addr_reg_n_0_[13]
    SLICE_X63Y51         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.838     3.037    mem_read_write/ddr2_control/ui_clk
    SLICE_X63Y51         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[13]/C
                         clock pessimism             -0.245     2.791    
                         clock uncertainty            0.211     3.002    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.070     3.072    mem_read_write/ddr2_control/app_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 r_mem_write_data_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.141ns (8.596%)  route 1.499ns (91.404%))
  Logic Levels:           0  
  Clock Path Skew:        1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.633     1.553    i_Clk_IBUF_BUFG
    SLICE_X68Y41         FDRE                                         r  r_mem_write_data_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  r_mem_write_data_reg[97]/Q
                         net (fo=1, routed)           1.499     3.193    r_mem_write_data_reg_n_0_[97]
    SLICE_X68Y52         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.839     3.038    mem_read_write/ddr2_control/ui_clk
    SLICE_X68Y52         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[97]/C
                         clock pessimism             -0.245     2.792    
                         clock uncertainty            0.211     3.003    
    SLICE_X68Y52         FDRE (Hold_fdre_C_D)         0.070     3.073    mem_read_write/ddr2_control/app_wdf_data_reg[97]
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       16.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.894ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.713ns  (logic 0.419ns (8.890%)  route 4.294ns (91.110%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.104ns
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           4.294     9.926    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X37Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.489    27.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X37Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.179    27.283    
                         clock uncertainty           -0.240    27.043    
    SLICE_X37Y125        FDRE (Setup_fdre_C_D)       -0.222    26.821    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         26.821    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                 16.894    

Slack (MET) :             16.921ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.865ns  (logic 0.456ns (9.372%)  route 4.409ns (90.628%))
  Logic Levels:           0  
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.106ns
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     5.211    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           4.409    10.077    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X36Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.491    27.106    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X36Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.179    27.285    
                         clock uncertainty           -0.240    27.045    
    SLICE_X36Y123        FDRE (Setup_fdre_C_D)       -0.047    26.998    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         26.998    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                 16.921    

Slack (MET) :             16.945ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.666ns  (logic 0.419ns (8.980%)  route 4.247ns (91.020%))
  Logic Levels:           0  
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.105ns
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           4.247     9.879    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X32Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.490    27.105    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.179    27.284    
                         clock uncertainty           -0.240    27.044    
    SLICE_X32Y125        FDRE (Setup_fdre_C_D)       -0.220    26.824    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         26.824    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                 16.945    

Slack (MET) :             17.074ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.710ns  (logic 0.456ns (9.682%)  route 4.254ns (90.318%))
  Logic Levels:           0  
  Clock Path Skew:        2.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.104ns
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     5.211    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           4.254     9.921    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X35Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.489    27.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X35Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.179    27.283    
                         clock uncertainty           -0.240    27.043    
    SLICE_X35Y125        FDRE (Setup_fdre_C_D)       -0.047    26.996    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         26.996    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                 17.074    

Slack (MET) :             17.105ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.676ns  (logic 0.456ns (9.751%)  route 4.220ns (90.249%))
  Logic Levels:           0  
  Clock Path Skew:        2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.103ns
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456     5.669 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           4.220     9.890    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X41Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.488    27.103    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X41Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.179    27.282    
                         clock uncertainty           -0.240    27.042    
    SLICE_X41Y125        FDRE (Setup_fdre_C_D)       -0.047    26.995    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         26.995    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                 17.105    

Slack (MET) :             17.180ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.430ns  (logic 0.419ns (9.458%)  route 4.011ns (90.542%))
  Logic Levels:           0  
  Clock Path Skew:        2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.107ns
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           4.011     9.643    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X35Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.492    27.107    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X35Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.179    27.286    
                         clock uncertainty           -0.240    27.046    
    SLICE_X35Y122        FDRE (Setup_fdre_C_D)       -0.222    26.824    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         26.824    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                 17.180    

Slack (MET) :             17.253ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.560ns  (logic 0.456ns (10.000%)  route 4.104ns (90.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.103ns
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456     5.669 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           4.104     9.773    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X38Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.488    27.103    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X38Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.179    27.282    
                         clock uncertainty           -0.240    27.042    
    SLICE_X38Y125        FDRE (Setup_fdre_C_D)       -0.016    27.026    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         27.026    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                 17.253    

Slack (MET) :             17.264ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.550ns  (logic 0.456ns (10.022%)  route 4.094ns (89.978%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.104ns
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456     5.669 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           4.094     9.763    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X34Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.489    27.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X34Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.179    27.283    
                         clock uncertainty           -0.240    27.043    
    SLICE_X34Y125        FDRE (Setup_fdre_C_D)       -0.016    27.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         27.027    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 17.264    

Slack (MET) :             17.385ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.401ns  (logic 0.456ns (10.360%)  route 3.945ns (89.640%))
  Logic Levels:           0  
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.106ns
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     5.211    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           3.945     9.613    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X36Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.491    27.106    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X36Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.179    27.285    
                         clock uncertainty           -0.240    27.045    
    SLICE_X36Y126        FDRE (Setup_fdre_C_D)       -0.047    26.998    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         26.998    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                 17.385    

Slack (MET) :             17.480ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.305ns  (logic 0.456ns (10.591%)  route 3.849ns (89.409%))
  Logic Levels:           0  
  Clock Path Skew:        2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.107ns
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     5.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456     5.669 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           3.849     9.519    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X37Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.492    27.107    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X37Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.179    27.286    
                         clock uncertainty           -0.240    27.046    
    SLICE_X37Y127        FDRE (Setup_fdre_C_D)       -0.047    26.999    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         26.999    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 17.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.128ns (7.659%)  route 1.543ns (92.341%))
  Logic Levels:           0  
  Clock Path Skew:        1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     1.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.128     1.604 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.543     3.148    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X40Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.820     3.019    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X40Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism             -0.245     2.773    
                         clock uncertainty            0.240     3.014    
    SLICE_X40Y125        FDRE (Hold_fdre_C_D)         0.022     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.036    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.128ns (7.619%)  route 1.552ns (92.381%))
  Logic Levels:           0  
  Clock Path Skew:        1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     1.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.128     1.604 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.552     3.156    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X35Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.823     3.023    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X35Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism             -0.245     2.777    
                         clock uncertainty            0.240     3.018    
    SLICE_X35Y122        FDRE (Hold_fdre_C_D)         0.022     3.040    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.141ns (7.794%)  route 1.668ns (92.206%))
  Logic Levels:           0  
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     1.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           1.668     3.286    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X36Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.825     3.024    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X36Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism             -0.245     2.778    
                         clock uncertainty            0.240     3.019    
    SLICE_X36Y128        FDRE (Hold_fdre_C_D)         0.075     3.094    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.128ns (7.298%)  route 1.626ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     1.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.128     1.604 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.626     3.230    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X32Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.822     3.021    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism             -0.245     2.775    
                         clock uncertainty            0.240     3.016    
    SLICE_X32Y125        FDRE (Hold_fdre_C_D)         0.022     3.038    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.141ns (7.793%)  route 1.668ns (92.207%))
  Logic Levels:           0  
  Clock Path Skew:        1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     1.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           1.668     3.286    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X37Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.823     3.023    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X37Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism             -0.245     2.777    
                         clock uncertainty            0.240     3.018    
    SLICE_X37Y127        FDRE (Hold_fdre_C_D)         0.075     3.093    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.128ns (7.187%)  route 1.653ns (92.813%))
  Logic Levels:           0  
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     1.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.128     1.604 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           1.653     3.257    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X37Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.821     3.020    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X37Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism             -0.245     2.774    
                         clock uncertainty            0.240     3.015    
    SLICE_X37Y125        FDRE (Hold_fdre_C_D)         0.021     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.036    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.141ns (7.671%)  route 1.697ns (92.329%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     1.475    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           1.697     3.313    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X35Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.821     3.020    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X35Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism             -0.245     2.774    
                         clock uncertainty            0.240     3.015    
    SLICE_X35Y125        FDRE (Hold_fdre_C_D)         0.075     3.090    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.141ns (7.701%)  route 1.690ns (92.299%))
  Logic Levels:           0  
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     1.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           1.690     3.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X34Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.821     3.020    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X34Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism             -0.245     2.774    
                         clock uncertainty            0.240     3.015    
    SLICE_X34Y125        FDRE (Hold_fdre_C_D)         0.060     3.075    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.141ns (7.633%)  route 1.706ns (92.367%))
  Logic Levels:           0  
  Clock Path Skew:        1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     1.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           1.706     3.324    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X41Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.820     3.019    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X41Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism             -0.245     2.773    
                         clock uncertainty            0.240     3.014    
    SLICE_X41Y125        FDRE (Hold_fdre_C_D)         0.075     3.089    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.141ns (7.681%)  route 1.695ns (92.319%))
  Logic Levels:           0  
  Clock Path Skew:        1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     1.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           1.695     3.312    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X38Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.820     3.019    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X38Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism             -0.245     2.773    
                         clock uncertainty            0.240     3.014    
    SLICE_X38Y125        FDRE (Hold_fdre_C_D)         0.060     3.074    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       17.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.790ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.456ns (25.238%)  route 1.351ns (74.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.222ns = ( 27.222 - 20.000 ) 
    Source Clock Delay      (SCD):    7.593ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.628     7.593    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y88         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDPE (Prop_fdpe_C_Q)         0.456     8.049 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/Q
                         net (fo=21, routed)          1.351     9.400    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    SLICE_X87Y88         FDCE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        1.606    27.222    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X87Y88         FDCE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.429    27.651    
                         clock uncertainty           -0.056    27.594    
    SLICE_X87Y88         FDCE (Recov_fdce_C_CLR)     -0.405    27.189    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         27.189    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                 17.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.730%)  route 0.612ns (81.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.564     2.223    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y88         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDPE (Prop_fdpe_C_Q)         0.141     2.364 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/Q
                         net (fo=21, routed)          0.612     2.976    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    SLICE_X87Y88         FDCE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=1483, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3884, routed)        0.875     3.074    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X87Y88         FDCE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.773     2.300    
    SLICE_X87Y88         FDCE (Remov_fdce_C_CLR)     -0.092     2.208    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.768    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.171ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.829ns  (logic 0.456ns (16.121%)  route 2.373ns (83.879%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88                                      0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X67Y88         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=57, routed)          2.373     2.829    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                  2.171    





