Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 30 22:31:41 2020
| Host         : PC201909161014 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file AWS_aes_top_timing_summary_routed.rpt -pb AWS_aes_top_timing_summary_routed.pb -rpx AWS_aes_top_timing_summary_routed.rpx -warn_on_violation
| Design       : AWS_aes_top
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: I_qspi_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.138       -0.825                     11                  808        0.105        0.000                      0                  808        3.000        0.000                       0                   489  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sclk                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 33.333}     66.667          15.000          
  clk_out2_clk_wiz_0  {16.667 50.000}    66.667          15.000          
  clk_out3_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                   64.511        0.000                       0                     2  
  clk_out2_clk_wiz_0       64.083        0.000                      0                   20        0.230        0.000                      0                   20       32.833        0.000                       0                    22  
  clk_out3_clk_wiz_0       12.258        0.000                      0                  767        0.105        0.000                      0                  767        9.500        0.000                       0                   461  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0        1.686        0.000                      0                    1        3.089        0.000                      0                    1  
clk_out2_clk_wiz_0  clk_out3_clk_wiz_0       -0.138       -0.825                     11                  218        3.034        0.000                      0                  218  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       64.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         66.667      64.511     BUFGCTRL_X0Y0    light_sensor_inst/clk_wiz_0_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         66.667      65.418     MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       64.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.083ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/aes_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ADC_EN_N_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.400ns  (logic 0.642ns (26.745%)  route 1.758ns (73.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 82.001 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 15.946 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.698    15.946    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/aes_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDCE (Prop_fdce_C_Q)         0.518    16.464 r  light_sensor_inst/ad_drive_inst/aes_ok_reg/Q
                         net (fo=3, routed)           1.380    17.844    light_sensor_inst/ad_drive_inst/aes_ok
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.124    17.968 r  light_sensor_inst/ad_drive_inst/ADC_EN_N0/O
                         net (fo=2, routed)           0.378    18.346    light_sensor_inst/ad_drive_inst/ADC_EN_N0__0
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ADC_EN_N_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.577    82.001    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ADC_EN_N_reg_lopt_replica/C
                         clock pessimism              0.589    82.591    
                         clock uncertainty           -0.100    82.490    
    SLICE_X39Y11         FDCE (Setup_fdce_C_D)       -0.061    82.429    light_sensor_inst/ad_drive_inst/ADC_EN_N_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         82.429    
                         arrival time                         -18.346    
  -------------------------------------------------------------------
                         slack                                 64.083    

Slack (MET) :             64.291ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/data128_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.352ns  (logic 0.642ns (27.292%)  route 1.710ns (72.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 81.999 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 15.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.696    15.944    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.518    16.462 r  light_sensor_inst/ad_drive_inst/data128_reg[15]/Q
                         net (fo=2, routed)           1.710    18.172    light_sensor_inst/ad_drive_inst/data128_reg[119]_0[0]
    SLICE_X38Y14         LUT3 (Prop_lut3_I2_O)        0.124    18.296 r  light_sensor_inst/ad_drive_inst/data128[15]_i_1/O
                         net (fo=1, routed)           0.000    18.296    light_sensor_inst/ad_drive_inst/data128[15]_i_1_n_0
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.575    81.999    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[15]/C
                         clock pessimism              0.611    82.611    
                         clock uncertainty           -0.100    82.510    
    SLICE_X38Y14         FDCE (Setup_fdce_C_D)        0.077    82.587    light_sensor_inst/ad_drive_inst/data128_reg[15]
  -------------------------------------------------------------------
                         required time                         82.587    
                         arrival time                         -18.296    
  -------------------------------------------------------------------
                         slack                                 64.291    

Slack (MET) :             64.309ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/count1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/count1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.998ns  (logic 0.743ns (37.192%)  route 1.255ns (62.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 82.001 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 15.946 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.698    15.946    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.419    16.365 r  light_sensor_inst/ad_drive_inst/count1_reg[1]/Q
                         net (fo=3, routed)           0.683    17.048    light_sensor_inst/ad_drive_inst/count1_reg_n_0_[1]
    SLICE_X39Y11         LUT3 (Prop_lut3_I2_O)        0.324    17.372 r  light_sensor_inst/ad_drive_inst/count1[2]_i_1/O
                         net (fo=1, routed)           0.572    17.944    light_sensor_inst/ad_drive_inst/count1[2]_i_1_n_0
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.577    82.001    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count1_reg[2]/C
                         clock pessimism              0.611    82.613    
                         clock uncertainty           -0.100    82.512    
    SLICE_X39Y11         FDCE (Setup_fdce_C_D)       -0.260    82.252    light_sensor_inst/ad_drive_inst/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         82.252    
                         arrival time                         -17.944    
  -------------------------------------------------------------------
                         slack                                 64.309    

Slack (MET) :             64.331ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_reg[119]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/data128_reg[119]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.312ns  (logic 0.642ns (27.768%)  route 1.670ns (72.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 81.998 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 15.942 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.694    15.942    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y15         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    16.460 r  light_sensor_inst/ad_drive_inst/data128_reg[119]/Q
                         net (fo=2, routed)           1.670    18.130    light_sensor_inst/ad_drive_inst/data128_reg[119]_0[3]
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.124    18.254 r  light_sensor_inst/ad_drive_inst/data128[119]_i_1/O
                         net (fo=1, routed)           0.000    18.254    light_sensor_inst/ad_drive_inst/data128[119]_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.574    81.998    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y15         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[119]/C
                         clock pessimism              0.610    82.609    
                         clock uncertainty           -0.100    82.508    
    SLICE_X38Y15         FDCE (Setup_fdce_C_D)        0.077    82.585    light_sensor_inst/ad_drive_inst/data128_reg[119]
  -------------------------------------------------------------------
                         required time                         82.585    
                         arrival time                         -18.254    
  -------------------------------------------------------------------
                         slack                                 64.331    

Slack (MET) :             64.542ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.104ns  (logic 0.642ns (30.520%)  route 1.462ns (69.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 82.001 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 15.946 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.698    15.946    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDCE (Prop_fdce_C_Q)         0.518    16.464 r  light_sensor_inst/ad_drive_inst/count_reg[0]/Q
                         net (fo=4, routed)           1.462    17.925    light_sensor_inst/ad_drive_inst/count[0]
    SLICE_X38Y11         LUT3 (Prop_lut3_I1_O)        0.124    18.049 r  light_sensor_inst/ad_drive_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000    18.049    light_sensor_inst/ad_drive_inst/count[1]_i_1_n_0
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.577    82.001    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[1]/C
                         clock pessimism              0.611    82.613    
                         clock uncertainty           -0.100    82.512    
    SLICE_X38Y11         FDCE (Setup_fdce_C_D)        0.079    82.591    light_sensor_inst/ad_drive_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         82.591    
                         arrival time                         -18.049    
  -------------------------------------------------------------------
                         slack                                 64.542    

Slack (MET) :             64.551ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/aes_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.022ns  (logic 0.642ns (31.750%)  route 1.380ns (68.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 82.001 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 15.946 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.698    15.946    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/aes_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDCE (Prop_fdce_C_Q)         0.518    16.464 r  light_sensor_inst/ad_drive_inst/aes_ok_reg/Q
                         net (fo=3, routed)           1.380    17.844    light_sensor_inst/ad_drive_inst/aes_ok
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.124    17.968 r  light_sensor_inst/ad_drive_inst/ADC_EN_N0/O
                         net (fo=2, routed)           0.000    17.968    light_sensor_inst/ad_drive_inst/ADC_EN_N0__0
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.577    82.001    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/C
                         clock pessimism              0.589    82.591    
                         clock uncertainty           -0.100    82.490    
    SLICE_X39Y11         FDCE (Setup_fdce_C_D)        0.029    82.519    light_sensor_inst/ad_drive_inst/ADC_EN_N_reg
  -------------------------------------------------------------------
                         required time                         82.519    
                         arrival time                         -17.968    
  -------------------------------------------------------------------
                         slack                                 64.551    

Slack (MET) :             64.552ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.133ns  (logic 0.671ns (31.465%)  route 1.462ns (68.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 82.001 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 15.946 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.698    15.946    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDCE (Prop_fdce_C_Q)         0.518    16.464 r  light_sensor_inst/ad_drive_inst/count_reg[0]/Q
                         net (fo=4, routed)           1.462    17.925    light_sensor_inst/ad_drive_inst/count[0]
    SLICE_X38Y11         LUT4 (Prop_lut4_I1_O)        0.153    18.078 r  light_sensor_inst/ad_drive_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    18.078    light_sensor_inst/ad_drive_inst/count[2]_i_1_n_0
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.577    82.001    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[2]/C
                         clock pessimism              0.611    82.613    
                         clock uncertainty           -0.100    82.512    
    SLICE_X38Y11         FDCE (Setup_fdce_C_D)        0.118    82.630    light_sensor_inst/ad_drive_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         82.630    
                         arrival time                         -18.078    
  -------------------------------------------------------------------
                         slack                                 64.552    

Slack (MET) :             64.925ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/en2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/data128_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.626ns  (logic 0.642ns (39.491%)  route 0.984ns (60.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 81.992 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 15.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.696    15.944    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/en2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.518    16.462 r  light_sensor_inst/ad_drive_inst/en2_reg/Q
                         net (fo=6, routed)           0.984    17.446    light_sensor_inst/ad_drive_inst/en2
    SLICE_X32Y19         LUT2 (Prop_lut2_I0_O)        0.124    17.570 r  light_sensor_inst/ad_drive_inst/data128_en_i_1/O
                         net (fo=1, routed)           0.000    17.570    light_sensor_inst/ad_drive_inst/data128_en_i_1_n_0
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.568    81.992    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
                         clock pessimism              0.570    82.563    
                         clock uncertainty           -0.100    82.462    
    SLICE_X32Y19         FDCE (Setup_fdce_C_D)        0.032    82.494    light_sensor_inst/ad_drive_inst/data128_en_reg
  -------------------------------------------------------------------
                         required time                         82.494    
                         arrival time                         -17.570    
  -------------------------------------------------------------------
                         slack                                 64.925    

Slack (MET) :             65.182ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/led_open_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/data128_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.476ns  (logic 0.664ns (44.984%)  route 0.812ns (55.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 81.998 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 15.944 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.696    15.944    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/led_open_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.518    16.462 r  light_sensor_inst/ad_drive_inst/led_open_reg/Q
                         net (fo=4, routed)           0.812    17.274    light_sensor_inst/ad_drive_inst/led_open_reg_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.146    17.420 r  light_sensor_inst/ad_drive_inst/data128[95]_i_1/O
                         net (fo=1, routed)           0.000    17.420    light_sensor_inst/ad_drive_inst/data128[95]_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.574    81.998    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y15         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[95]/C
                         clock pessimism              0.586    82.585    
                         clock uncertainty           -0.100    82.484    
    SLICE_X38Y15         FDCE (Setup_fdce_C_D)        0.118    82.602    light_sensor_inst/ad_drive_inst/data128_reg[95]
  -------------------------------------------------------------------
                         required time                         82.602    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                 65.182    

Slack (MET) :             65.213ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/count1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/count1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.428ns  (logic 0.743ns (52.028%)  route 0.685ns (47.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 82.001 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 15.946 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.698    15.946    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.419    16.365 r  light_sensor_inst/ad_drive_inst/count1_reg[1]/Q
                         net (fo=3, routed)           0.685    17.050    light_sensor_inst/ad_drive_inst/count1_reg_n_0_[1]
    SLICE_X39Y11         LUT2 (Prop_lut2_I1_O)        0.324    17.374 r  light_sensor_inst/ad_drive_inst/count1[1]_i_1/O
                         net (fo=1, routed)           0.000    17.374    light_sensor_inst/ad_drive_inst/count1[1]_i_1_n_0
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.577    82.001    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count1_reg[1]/C
                         clock pessimism              0.611    82.613    
                         clock uncertainty           -0.100    82.512    
    SLICE_X39Y11         FDCE (Setup_fdce_C_D)        0.075    82.587    light_sensor_inst/ad_drive_inst/count1_reg[1]
  -------------------------------------------------------------------
                         required time                         82.587    
                         arrival time                         -17.374    
  -------------------------------------------------------------------
                         slack                                 65.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/en1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 15.897 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 16.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    16.131    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.141    16.272 r  light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/Q
                         net (fo=1, routed)           0.172    16.444    light_sensor_inst/ad_drive_inst/ADC_EN_N_OBUF
    SLICE_X39Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.859    15.897    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X39Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/en1_reg/C
                         clock pessimism              0.248    16.144    
    SLICE_X39Y14         FDCE (Hold_fdce_C_D)         0.070    16.214    light_sensor_inst/ad_drive_inst/en1_reg
  -------------------------------------------------------------------
                         required time                        -16.214    
                         arrival time                          16.444    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.183%)  route 0.105ns (29.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 16.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    16.131    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDCE (Prop_fdce_C_Q)         0.148    16.279 r  light_sensor_inst/ad_drive_inst/count_reg[2]/Q
                         net (fo=2, routed)           0.105    16.384    light_sensor_inst/ad_drive_inst/count[2]
    SLICE_X38Y11         LUT6 (Prop_lut6_I2_O)        0.098    16.482 r  light_sensor_inst/ad_drive_inst/ad_data_0[7]_i_1/O
                         net (fo=1, routed)           0.000    16.482    light_sensor_inst/ad_drive_inst/ad_data_0[7]_i_1_n_0
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/C
                         clock pessimism              0.232    16.131    
    SLICE_X38Y11         FDCE (Hold_fdce_C_D)         0.120    16.251    light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]
  -------------------------------------------------------------------
                         required time                        -16.251    
                         arrival time                          16.482    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/count1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 16.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    16.131    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.141    16.272 r  light_sensor_inst/ad_drive_inst/count1_reg[2]/Q
                         net (fo=2, routed)           0.138    16.410    light_sensor_inst/ad_drive_inst/count1_reg_n_0_[2]
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.045    16.455 r  light_sensor_inst/ad_drive_inst/ADC_EN_N0/O
                         net (fo=2, routed)           0.000    16.455    light_sensor_inst/ad_drive_inst/ADC_EN_N0__0
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/C
                         clock pessimism              0.232    16.131    
    SLICE_X39Y11         FDCE (Hold_fdce_C_D)         0.091    16.222    light_sensor_inst/ad_drive_inst/ADC_EN_N_reg
  -------------------------------------------------------------------
                         required time                        -16.222    
                         arrival time                          16.455    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.330%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 16.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    16.131    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDCE (Prop_fdce_C_Q)         0.164    16.295 r  light_sensor_inst/ad_drive_inst/count_reg[0]/Q
                         net (fo=4, routed)           0.149    16.445    light_sensor_inst/ad_drive_inst/count[0]
    SLICE_X38Y11         LUT2 (Prop_lut2_I0_O)        0.045    16.490 r  light_sensor_inst/ad_drive_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000    16.490    light_sensor_inst/ad_drive_inst/count[0]_i_1_n_0
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count_reg[0]/C
                         clock pessimism              0.232    16.131    
    SLICE_X38Y11         FDCE (Hold_fdce_C_D)         0.121    16.252    light_sensor_inst/ad_drive_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                        -16.252    
                         arrival time                          16.490    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/en2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/en3_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.032%)  route 0.200ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 15.891 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 16.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.589    16.129    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/en2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.164    16.293 r  light_sensor_inst/ad_drive_inst/en2_reg/Q
                         net (fo=6, routed)           0.200    16.493    light_sensor_inst/ad_drive_inst/en2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/en3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.853    15.891    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/en3_reg/C
                         clock pessimism              0.269    16.159    
    SLICE_X32Y19         FDCE (Hold_fdce_C_D)         0.066    16.225    light_sensor_inst/ad_drive_inst/en3_reg
  -------------------------------------------------------------------
                         required time                        -16.225    
                         arrival time                          16.493    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/data128_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (59.992%)  route 0.166ns (40.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 15.897 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 16.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.589    16.129    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.148    16.277 r  light_sensor_inst/ad_drive_inst/data128_reg[39]/Q
                         net (fo=2, routed)           0.166    16.443    light_sensor_inst/ad_drive_inst/data128_reg[119]_0[1]
    SLICE_X38Y14         LUT3 (Prop_lut3_I2_O)        0.101    16.544 r  light_sensor_inst/ad_drive_inst/data128[39]_i_1/O
                         net (fo=1, routed)           0.000    16.544    light_sensor_inst/ad_drive_inst/data128[39]_i_1_n_0
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.859    15.897    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[39]/C
                         clock pessimism              0.233    16.129    
    SLICE_X38Y14         FDCE (Hold_fdce_C_D)         0.131    16.260    light_sensor_inst/ad_drive_inst/data128_reg[39]
  -------------------------------------------------------------------
                         required time                        -16.260    
                         arrival time                          16.544    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/data128_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (59.992%)  route 0.166ns (40.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 15.896 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 16.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.589    16.129    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y15         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.148    16.277 r  light_sensor_inst/ad_drive_inst/data128_reg[95]/Q
                         net (fo=2, routed)           0.166    16.443    light_sensor_inst/ad_drive_inst/data128_reg[119]_0[2]
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.101    16.544 r  light_sensor_inst/ad_drive_inst/data128[95]_i_1/O
                         net (fo=1, routed)           0.000    16.544    light_sensor_inst/ad_drive_inst/data128[95]_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    15.896    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y15         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[95]/C
                         clock pessimism              0.234    16.129    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.131    16.260    light_sensor_inst/ad_drive_inst/data128_reg[95]
  -------------------------------------------------------------------
                         required time                        -16.260    
                         arrival time                          16.544    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/en2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/data128_reg[119]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.532%)  route 0.222ns (51.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 15.896 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 16.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.589    16.129    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/en2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.164    16.293 r  light_sensor_inst/ad_drive_inst/en2_reg/Q
                         net (fo=6, routed)           0.222    16.515    light_sensor_inst/ad_drive_inst/en2
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.045    16.560 r  light_sensor_inst/ad_drive_inst/data128[119]_i_1/O
                         net (fo=1, routed)           0.000    16.560    light_sensor_inst/ad_drive_inst/data128[119]_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.858    15.896    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y15         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[119]/C
                         clock pessimism              0.248    16.143    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.120    16.263    light_sensor_inst/ad_drive_inst/data128_reg[119]
  -------------------------------------------------------------------
                         required time                        -16.263    
                         arrival time                          16.560    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/led_open_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/data128_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.583%)  route 0.213ns (50.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 15.897 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 16.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.589    16.129    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/led_open_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.164    16.293 r  light_sensor_inst/ad_drive_inst/led_open_reg/Q
                         net (fo=4, routed)           0.213    16.506    light_sensor_inst/ad_drive_inst/led_open_reg_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.045    16.551 r  light_sensor_inst/ad_drive_inst/data128[15]_i_1/O
                         net (fo=1, routed)           0.000    16.551    light_sensor_inst/ad_drive_inst/data128[15]_i_1_n_0
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.859    15.897    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[15]/C
                         clock pessimism              0.233    16.129    
    SLICE_X38Y14         FDCE (Hold_fdce_C_D)         0.120    16.249    light_sensor_inst/ad_drive_inst/data128_reg[15]
  -------------------------------------------------------------------
                         required time                        -16.249    
                         arrival time                          16.551    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/count1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            light_sensor_inst/ad_drive_inst/count1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.422%)  route 0.230ns (55.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 16.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    16.866 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.306    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    15.030 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    15.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.541 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    16.131    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.141    16.272 r  light_sensor_inst/ad_drive_inst/count1_reg[0]/Q
                         net (fo=4, routed)           0.230    16.502    light_sensor_inst/ad_drive_inst/count1_reg_n_0_[0]
    SLICE_X39Y11         LUT2 (Prop_lut2_I0_O)        0.043    16.545 r  light_sensor_inst/ad_drive_inst/count1[1]_i_1/O
                         net (fo=1, routed)           0.000    16.545    light_sensor_inst/ad_drive_inst/count1[1]_i_1_n_0
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X39Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/count1_reg[1]/C
                         clock pessimism              0.232    16.131    
    SLICE_X39Y11         FDCE (Hold_fdce_C_D)         0.107    16.238    light_sensor_inst/ad_drive_inst/count1_reg[1]
  -------------------------------------------------------------------
                         required time                        -16.238    
                         arrival time                          16.545    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 16.667 50.000 }
Period(ns):         66.667
Sources:            { light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         66.667      64.511     BUFGCTRL_X0Y3    light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         66.667      65.418     MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/ADC_EN_N_reg_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X38Y11     light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X38Y11     light_sensor_inst/ad_drive_inst/aes_ok_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/count1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/count1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/count1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         66.667      65.667     SLICE_X38Y11     light_sensor_inst/ad_drive_inst/count_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/ADC_EN_N_reg_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X38Y11     light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X38Y11     light_sensor_inst/ad_drive_inst/aes_ok_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/count1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/count1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/count1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X38Y11     light_sensor_inst/ad_drive_inst/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X38Y11     light_sensor_inst/ad_drive_inst/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X38Y11     light_sensor_inst/ad_drive_inst/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/ADC_EN_N_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/ADC_EN_N_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X38Y11     light_sensor_inst/ad_drive_inst/ad_data_0_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X38Y11     light_sensor_inst/ad_drive_inst/aes_ok_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/count1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/count1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X39Y11     light_sensor_inst/ad_drive_inst/count1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X38Y11     light_sensor_inst/ad_drive_inst/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X38Y11     light_sensor_inst/ad_drive_inst/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X38Y11     light_sensor_inst/ad_drive_inst/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.258ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa12_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa20_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.071ns  (logic 2.932ns (41.467%)  route 4.139ns (58.533%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.653    -0.766    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.688 r  aes_cipher_top_inst/sa12_reg/DOADO[7]
                         net (fo=10, routed)          2.310     3.998    aes_cipher_top_inst/sa12_sub[7]
    SLICE_X32Y15         LUT3 (Prop_lut3_I1_O)        0.152     4.150 r  aes_cipher_top_inst/sa20_reg_i_25/O
                         net (fo=2, routed)           0.869     5.019    aes_cipher_top_inst/u0/sa30_reg_10
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.326     5.345 r  aes_cipher_top_inst/u0/sa20_reg_i_9/O
                         net (fo=1, routed)           0.959     6.304    aes_cipher_top_inst/u0_n_280
    RAMB18_X0Y2          RAMB18E1                                     r  aes_cipher_top_inst/sa20_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.549    18.639    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  aes_cipher_top_inst/sa20_reg/CLKBWRCLK
                         clock pessimism              0.570    19.210    
                         clock uncertainty           -0.081    19.129    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    18.563    aes_cipher_top_inst/sa20_reg
  -------------------------------------------------------------------
                         required time                         18.563    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                 12.258    

Slack (MET) :             12.334ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa12_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa22_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 2.702ns (38.634%)  route 4.292ns (61.366%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.649    -0.770    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.684 r  aes_cipher_top_inst/sa12_reg/DOBDO[7]
                         net (fo=12, routed)          2.599     4.282    aes_cipher_top_inst/u0/text_out_reg[55][7]
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.124     4.406 r  aes_cipher_top_inst/u0/sa22_reg_i_17/O
                         net (fo=1, routed)           0.788     5.195    aes_cipher_top_inst/u0/sa22_next__7[7]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.124     5.319 r  aes_cipher_top_inst/u0/sa22_reg_i_1/O
                         net (fo=1, routed)           0.905     6.223    aes_cipher_top_inst/u0_n_296
    RAMB18_X0Y4          RAMB18E1                                     r  aes_cipher_top_inst/sa22_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.544    18.634    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y4          RAMB18E1                                     r  aes_cipher_top_inst/sa22_reg/CLKARDCLK
                         clock pessimism              0.570    19.205    
                         clock uncertainty           -0.081    19.124    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.558    aes_cipher_top_inst/sa22_reg
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                 12.334    

Slack (MET) :             12.366ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa20_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa12_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 2.702ns (38.944%)  route 4.236ns (61.056%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.666    -0.753    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  aes_cipher_top_inst/sa20_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.701 r  aes_cipher_top_inst/sa20_reg/DOADO[7]
                         net (fo=12, routed)          2.437     4.138    aes_cipher_top_inst/u0/text_out_reg[47][7]
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124     4.262 r  aes_cipher_top_inst/u0/sa12_reg_i_17/O
                         net (fo=1, routed)           0.935     5.197    aes_cipher_top_inst/u0/sa12_next__7[7]
    SLICE_X28Y22         LUT3 (Prop_lut3_I1_O)        0.124     5.321 r  aes_cipher_top_inst/u0/sa12_reg_i_1/O
                         net (fo=1, routed)           0.864     6.185    aes_cipher_top_inst/u0_n_256
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.537    18.627    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/CLKARDCLK
                         clock pessimism              0.570    19.198    
                         clock uncertainty           -0.081    19.117    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.551    aes_cipher_top_inst/sa12_reg
  -------------------------------------------------------------------
                         required time                         18.551    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                 12.366    

Slack (MET) :             12.389ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa02_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa12_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 2.702ns (39.082%)  route 4.212ns (60.918%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.667    -0.752    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y1          RAMB18E1                                     r  aes_cipher_top_inst/sa02_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.702 r  aes_cipher_top_inst/sa02_reg/DOADO[6]
                         net (fo=6, routed)           2.656     4.358    aes_cipher_top_inst/u0/text_out_reg[63][6]
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.124     4.482 r  aes_cipher_top_inst/u0/sa12_reg_i_18/O
                         net (fo=1, routed)           0.733     5.215    aes_cipher_top_inst/u0/sa12_next__7[6]
    SLICE_X28Y21         LUT3 (Prop_lut3_I1_O)        0.124     5.339 r  aes_cipher_top_inst/u0/sa12_reg_i_2/O
                         net (fo=1, routed)           0.823     6.161    aes_cipher_top_inst/u0_n_257
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.537    18.627    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/CLKARDCLK
                         clock pessimism              0.570    19.198    
                         clock uncertainty           -0.081    19.117    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    18.551    aes_cipher_top_inst/sa12_reg
  -------------------------------------------------------------------
                         required time                         18.551    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                 12.389    

Slack (MET) :             12.412ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa02_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa12_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 2.702ns (39.236%)  route 4.184ns (60.764%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.668    -0.751    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y1          RAMB18E1                                     r  aes_cipher_top_inst/sa02_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.703 r  aes_cipher_top_inst/sa02_reg/DOBDO[2]
                         net (fo=6, routed)           2.487     4.189    aes_cipher_top_inst/u0/text_out_reg[31][2]
    SLICE_X28Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.313 r  aes_cipher_top_inst/u0/sa12_reg_i_30/O
                         net (fo=1, routed)           0.637     4.950    aes_cipher_top_inst/u0/sa13_next__7[2]
    SLICE_X28Y18         LUT3 (Prop_lut3_I1_O)        0.124     5.074 r  aes_cipher_top_inst/u0/sa12_reg_i_14/O
                         net (fo=1, routed)           1.061     6.135    aes_cipher_top_inst/u0_n_237
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.534    18.624    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/CLKBWRCLK
                         clock pessimism              0.570    19.195    
                         clock uncertainty           -0.081    19.114    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    18.548    aes_cipher_top_inst/sa12_reg
  -------------------------------------------------------------------
                         required time                         18.548    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                 12.412    

Slack (MET) :             12.424ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa12_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa12_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 2.702ns (39.105%)  route 4.208ns (60.895%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.649    -0.770    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.684 r  aes_cipher_top_inst/sa12_reg/DOBDO[7]
                         net (fo=12, routed)          2.220     3.904    aes_cipher_top_inst/sa13_sub[7]
    SLICE_X29Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.028 r  aes_cipher_top_inst/sa12_reg_i_21/O
                         net (fo=1, routed)           1.024     5.051    aes_cipher_top_inst/u0/sa12_reg_5
    SLICE_X29Y18         LUT4 (Prop_lut4_I2_O)        0.124     5.175 r  aes_cipher_top_inst/u0/sa12_reg_i_5/O
                         net (fo=1, routed)           0.964     6.139    aes_cipher_top_inst/u0_n_260
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.537    18.627    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/CLKARDCLK
                         clock pessimism              0.583    19.211    
                         clock uncertainty           -0.081    19.130    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.564    aes_cipher_top_inst/sa12_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                 12.424    

Slack (MET) :             12.495ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa20_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa12_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 2.702ns (39.708%)  route 4.103ns (60.292%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.667    -0.752    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  aes_cipher_top_inst/sa20_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.702 r  aes_cipher_top_inst/sa20_reg/DOBDO[7]
                         net (fo=12, routed)          1.899     3.600    aes_cipher_top_inst/sa21_sub[7]
    SLICE_X30Y13         LUT6 (Prop_lut6_I2_O)        0.124     3.724 r  aes_cipher_top_inst/sa12_reg_i_31/O
                         net (fo=1, routed)           0.806     4.530    aes_cipher_top_inst/u0/sa12_reg_3
    SLICE_X31Y14         LUT4 (Prop_lut4_I2_O)        0.124     4.654 r  aes_cipher_top_inst/u0/sa12_reg_i_15/O
                         net (fo=1, routed)           1.398     6.052    aes_cipher_top_inst/u0_n_238
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.534    18.624    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/CLKBWRCLK
                         clock pessimism              0.570    19.195    
                         clock uncertainty           -0.081    19.114    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    18.548    aes_cipher_top_inst/sa12_reg
  -------------------------------------------------------------------
                         required time                         18.548    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                 12.495    

Slack (MET) :             12.526ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa12_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa30_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 2.932ns (43.121%)  route 3.868ns (56.879%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.653    -0.766    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.688 r  aes_cipher_top_inst/sa12_reg/DOADO[7]
                         net (fo=10, routed)          2.310     3.998    aes_cipher_top_inst/sa12_sub[7]
    SLICE_X32Y15         LUT3 (Prop_lut3_I1_O)        0.152     4.150 r  aes_cipher_top_inst/sa20_reg_i_25/O
                         net (fo=2, routed)           0.871     5.021    aes_cipher_top_inst/u0/sa30_reg_10
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.326     5.347 r  aes_cipher_top_inst/u0/sa30_reg_i_9/O
                         net (fo=1, routed)           0.686     6.033    aes_cipher_top_inst/u0_n_272
    RAMB18_X0Y5          RAMB18E1                                     r  aes_cipher_top_inst/sa30_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.546    18.636    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y5          RAMB18E1                                     r  aes_cipher_top_inst/sa30_reg/CLKBWRCLK
                         clock pessimism              0.570    19.207    
                         clock uncertainty           -0.081    19.126    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    18.560    aes_cipher_top_inst/sa30_reg
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                 12.526    

Slack (MET) :             12.618ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa20_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa12_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 2.702ns (40.411%)  route 3.984ns (59.589%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.666    -0.753    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y2          RAMB18E1                                     r  aes_cipher_top_inst/sa20_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.701 r  aes_cipher_top_inst/sa20_reg/DOADO[7]
                         net (fo=12, routed)          2.331     4.032    aes_cipher_top_inst/u0/text_out_reg[47][7]
    SLICE_X28Y19         LUT6 (Prop_lut6_I3_O)        0.124     4.156 r  aes_cipher_top_inst/u0/sa12_reg_i_24/O
                         net (fo=1, routed)           0.669     4.825    aes_cipher_top_inst/u0/sa12_next__7[0]
    SLICE_X28Y21         LUT3 (Prop_lut3_I1_O)        0.124     4.949 r  aes_cipher_top_inst/u0/sa12_reg_i_8/O
                         net (fo=1, routed)           0.984     5.933    aes_cipher_top_inst/u0_n_263
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.537    18.627    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/CLKARDCLK
                         clock pessimism              0.570    19.198    
                         clock uncertainty           -0.081    19.117    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.551    aes_cipher_top_inst/sa12_reg
  -------------------------------------------------------------------
                         required time                         18.551    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                 12.618    

Slack (MET) :             12.661ns  (required time - arrival time)
  Source:                 aes_cipher_top_inst/sa12_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/sa02_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 2.702ns (40.498%)  route 3.970ns (59.502%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.649    -0.770    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y10         RAMB18E1                                     r  aes_cipher_top_inst/sa12_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.684 r  aes_cipher_top_inst/sa12_reg/DOBDO[7]
                         net (fo=12, routed)          2.365     4.048    aes_cipher_top_inst/u0/text_out_reg[55][7]
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.172 r  aes_cipher_top_inst/u0/sa02_reg_i_23/O
                         net (fo=1, routed)           0.810     4.982    aes_cipher_top_inst/u0/sa02_reg_i_23_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.124     5.106 r  aes_cipher_top_inst/u0/sa02_reg_i_7/O
                         net (fo=1, routed)           0.795     5.902    aes_cipher_top_inst/u0_n_214
    RAMB18_X0Y1          RAMB18E1                                     r  aes_cipher_top_inst/sa02_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.549    18.639    aes_cipher_top_inst/clk_out3
    RAMB18_X0Y1          RAMB18E1                                     r  aes_cipher_top_inst/sa02_reg/CLKARDCLK
                         clock pessimism              0.570    19.210    
                         clock uncertainty           -0.081    19.129    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.563    aes_cipher_top_inst/sa02_reg
  -------------------------------------------------------------------
                         required time                         18.563    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                 12.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ram_count_inst/ram_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.365%)  route 0.313ns (65.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.555    -0.571    ram_count_inst/CLK
    SLICE_X26Y21         FDCE                                         r  ram_count_inst/ram_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  ram_count_inst/ram_data_reg[4]/Q
                         net (fo=1, routed)           0.313    -0.094    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y11         RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.865    -0.764    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.269    -0.495    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.199    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ram_count_inst/ram_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.670%)  route 0.351ns (71.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.558    -0.568    ram_count_inst/CLK
    SLICE_X25Y18         FDCE                                         r  ram_count_inst/ram_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  ram_count_inst/ram_data_reg[0]/Q
                         net (fo=1, routed)           0.351    -0.077    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y11         RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.865    -0.764    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.269    -0.495    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.199    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 aes_cipher_top_inst/text_out_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_count_inst/data13_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.041%)  route 0.115ns (44.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.559    -0.567    aes_cipher_top_inst/clk_out3
    SLICE_X23Y16         FDRE                                         r  aes_cipher_top_inst/text_out_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  aes_cipher_top_inst/text_out_reg[106]/Q
                         net (fo=1, routed)           0.115    -0.311    ram_count_inst/text_out[106]
    SLICE_X24Y16         FDCE                                         r  ram_count_inst/data13_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.827    -0.802    ram_count_inst/CLK
    SLICE_X24Y16         FDCE                                         r  ram_count_inst/data13_reg[2]/C
                         clock pessimism              0.269    -0.533    
    SLICE_X24Y16         FDCE (Hold_fdce_C_D)         0.076    -0.457    ram_count_inst/data13_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 aes_cipher_top_inst/text_out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_count_inst/data5_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.557    -0.569    aes_cipher_top_inst/clk_out3
    SLICE_X27Y19         FDRE                                         r  aes_cipher_top_inst/text_out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  aes_cipher_top_inst/text_out_reg[40]/Q
                         net (fo=1, routed)           0.100    -0.328    ram_count_inst/text_out[40]
    SLICE_X25Y19         FDCE                                         r  ram_count_inst/data5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.824    -0.805    ram_count_inst/CLK
    SLICE_X25Y19         FDCE                                         r  ram_count_inst/data5_reg[0]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X25Y19         FDCE (Hold_fdce_C_D)         0.075    -0.480    ram_count_inst/data5_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ram_count_inst/ram_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.164ns (31.203%)  route 0.362ns (68.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.555    -0.571    ram_count_inst/CLK
    SLICE_X24Y21         FDCE                                         r  ram_count_inst/ram_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  ram_count_inst/ram_data_reg[7]/Q
                         net (fo=1, routed)           0.362    -0.046    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y11         RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.865    -0.764    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.269    -0.495    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296    -0.199    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 aes_cipher_top_inst/text_out_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_count_inst/data15_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.583    -0.543    aes_cipher_top_inst/clk_out3
    SLICE_X35Y21         FDRE                                         r  aes_cipher_top_inst/text_out_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  aes_cipher_top_inst/text_out_reg[127]/Q
                         net (fo=1, routed)           0.100    -0.302    ram_count_inst/text_out[127]
    SLICE_X33Y21         FDCE                                         r  ram_count_inst/data15_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.851    -0.778    ram_count_inst/CLK
    SLICE_X33Y21         FDCE                                         r  ram_count_inst/data15_reg[7]/C
                         clock pessimism              0.249    -0.529    
    SLICE_X33Y21         FDCE (Hold_fdce_C_D)         0.070    -0.459    ram_count_inst/data15_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 aes_cipher_top_inst/u0/r0/rcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_cipher_top_inst/u0/r0/out_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.391%)  route 0.107ns (36.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.580    -0.546    aes_cipher_top_inst/u0/r0/clk_out3
    SLICE_X35Y24         FDRE                                         r  aes_cipher_top_inst/u0/r0/rcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  aes_cipher_top_inst/u0/r0/rcnt_reg[1]/Q
                         net (fo=11, routed)          0.107    -0.298    aes_cipher_top_inst/u0/r0/rcnt_reg__0[1]
    SLICE_X34Y24         LUT3 (Prop_lut3_I2_O)        0.045    -0.253 r  aes_cipher_top_inst/u0/r0/out[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    aes_cipher_top_inst/u0/r0/frcon[24]
    SLICE_X34Y24         FDSE                                         r  aes_cipher_top_inst/u0/r0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.847    -0.782    aes_cipher_top_inst/u0/r0/clk_out3
    SLICE_X34Y24         FDSE                                         r  aes_cipher_top_inst/u0/r0/out_reg[24]/C
                         clock pessimism              0.249    -0.533    
    SLICE_X34Y24         FDSE (Hold_fdse_C_D)         0.121    -0.412    aes_cipher_top_inst/u0/r0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ram_count_inst/ram_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.594%)  route 0.222ns (63.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.554    -0.572    ram_count_inst/CLK
    SLICE_X31Y26         FDCE                                         r  ram_count_inst/ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.128    -0.444 r  ram_count_inst/ram_addr_reg[4]/Q
                         net (fo=4, routed)           0.222    -0.223    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y11         RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.865    -0.764    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.250    -0.514    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129    -0.385    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ram_count_inst/ram_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.779%)  route 0.369ns (69.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.557    -0.569    ram_count_inst/CLK
    SLICE_X24Y19         FDCE                                         r  ram_count_inst/ram_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  ram_count_inst/ram_data_reg[1]/Q
                         net (fo=1, routed)           0.369    -0.037    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y11         RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.865    -0.764    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.269    -0.495    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.199    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 aes_cipher_top_inst/text_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_count_inst/data7_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.971%)  route 0.120ns (46.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.557    -0.569    aes_cipher_top_inst/clk_out3
    SLICE_X27Y19         FDRE                                         r  aes_cipher_top_inst/text_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  aes_cipher_top_inst/text_out_reg[62]/Q
                         net (fo=1, routed)           0.120    -0.308    ram_count_inst/text_out[62]
    SLICE_X22Y19         FDCE                                         r  ram_count_inst/data7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.824    -0.805    ram_count_inst/CLK
    SLICE_X22Y19         FDCE                                         r  ram_count_inst/data7_reg[6]/C
                         clock pessimism              0.269    -0.536    
    SLICE_X22Y19         FDCE (Hold_fdce_C_D)         0.064    -0.472    ram_count_inst/data7_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10     aes_cipher_top_inst/sa12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10     aes_cipher_top_inst/sa12_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y1      aes_cipher_top_inst/sa02_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y1      aes_cipher_top_inst/sa02_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y4      aes_cipher_top_inst/sa22_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y4      aes_cipher_top_inst/sa22_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y3      aes_cipher_top_inst/sa32_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y3      aes_cipher_top_inst/sa32_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y8      aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y8      aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y17     aes_cipher_top_inst/text_out_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y14     aes_cipher_top_inst/text_out_reg[18]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X37Y24     aes_cipher_top_inst/u0/w_reg[3][3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X37Y24     aes_cipher_top_inst/u0/w_reg[3][4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X38Y23     aes_cipher_top_inst/u0/w_reg[3][8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X23Y15     ram_count_inst/data15_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y17     aes_cipher_top_inst/text_out_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y13     aes_cipher_top_inst/text_out_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y14     aes_cipher_top_inst/text_out_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y13     aes_cipher_top_inst/text_out_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y15     aes_cipher_top_inst/text_out_reg[122]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y19     aes_cipher_top_inst/text_out_reg[124]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y19     aes_cipher_top_inst/text_out_reg[126]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y15     aes_cipher_top_inst/text_out_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y14     aes_cipher_top_inst/text_out_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y16     aes_cipher_top_inst/text_out_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y16     aes_cipher_top_inst/text_out_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X35Y17     aes_cipher_top_inst/u0/w_reg[3][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y11     key_128test_inst/en_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X39Y13     key_128test_inst/key_data_reg[39]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    light_sensor_inst/clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 key_128test_inst/en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/aes_ok_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out3_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        1.303ns  (logic 0.716ns (54.969%)  route 0.587ns (45.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 82.001 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 79.279 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    81.431 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.664    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    75.800 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    77.485    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    77.581 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.698    79.279    key_128test_inst/CLK
    SLICE_X37Y11         FDCE                                         r  key_128test_inst/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.419    79.698 r  key_128test_inst/en_reg/Q
                         net (fo=1, routed)           0.587    80.285    light_sensor_inst/ad_drive_inst/KEY_DONE_en
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.297    80.582 r  light_sensor_inst/ad_drive_inst/aes_ok_i_1/O
                         net (fo=1, routed)           0.000    80.582    light_sensor_inst/ad_drive_inst/aes_ok_i_1_n_0
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/aes_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    84.694 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.856    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    78.728 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    80.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.424 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.577    82.001    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/aes_ok_reg/C
                         clock pessimism              0.406    82.407    
                         clock uncertainty           -0.220    82.187    
    SLICE_X38Y11         FDCE (Setup_fdce_C_D)        0.081    82.268    light_sensor_inst/ad_drive_inst/aes_ok_reg
  -------------------------------------------------------------------
                         required time                         82.268    
                         arrival time                         -80.582    
  -------------------------------------------------------------------
                         slack                                  1.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.089ns  (arrival time - required time)
  Source:                 key_128test_inst/en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            light_sensor_inst/ad_drive_inst/aes_ok_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.415ns  (logic 0.226ns (54.515%)  route 0.189ns (45.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 15.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 19.465 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    20.199 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.640    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    18.363 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    18.848    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.874 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.591    19.465    key_128test_inst/CLK
    SLICE_X37Y11         FDCE                                         r  key_128test_inst/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.128    19.593 r  key_128test_inst/en_reg/Q
                         net (fo=1, routed)           0.189    19.781    light_sensor_inst/ad_drive_inst/KEY_DONE_en
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.098    19.879 r  light_sensor_inst/ad_drive_inst/aes_ok_i_1/O
                         net (fo=1, routed)           0.000    19.879    light_sensor_inst/ad_drive_inst/aes_ok_i_1_n_0
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/aes_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    17.053 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.534    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    14.480 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    15.009    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    15.038 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.862    15.900    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y11         FDCE                                         r  light_sensor_inst/ad_drive_inst/aes_ok_reg/C
                         clock pessimism              0.549    16.449    
                         clock uncertainty            0.220    16.669    
    SLICE_X38Y11         FDCE (Hold_fdce_C_D)         0.121    16.790    light_sensor_inst/ad_drive_inst/aes_ok_reg
  -------------------------------------------------------------------
                         required time                        -16.790    
                         arrival time                          19.879    
  -------------------------------------------------------------------
                         slack                                  3.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           11  Failing Endpoints,  Worst Slack       -0.138ns,  Total Violation       -0.825ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.138ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.451ns  (logic 0.704ns (28.722%)  route 1.747ns (71.278%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 15.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.686    15.934    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.456    16.390 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.363    16.753    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124    16.877 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=109, routed)         0.653    17.530    aes_cipher_top_inst/u0/ad_data128_en
    SLICE_X31Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.654 r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0_i_11/O
                         net (fo=1, routed)           0.731    18.385    aes_cipher_top_inst/u0/sel[5]
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.537    18.627    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/CLKBWRCLK
                         clock pessimism              0.406    19.033    
                         clock uncertainty           -0.220    18.813    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    18.247    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -18.385    
  -------------------------------------------------------------------
                         slack                                 -0.138    

Slack (VIOLATED) :        -0.118ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.431ns  (logic 0.704ns (28.959%)  route 1.727ns (71.040%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 15.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.686    15.934    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.456    16.390 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.363    16.753    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124    16.877 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=109, routed)         0.736    17.613    aes_cipher_top_inst/u0/ad_data128_en
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.737 r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel_i_9/O
                         net (fo=1, routed)           0.627    18.365    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel_i_9_n_0
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.537    18.627    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/CLKBWRCLK
                         clock pessimism              0.406    19.033    
                         clock uncertainty           -0.220    18.813    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    18.247    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                 -0.118    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.406ns  (logic 0.704ns (29.265%)  route 1.702ns (70.735%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 15.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.686    15.934    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.456    16.390 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.363    16.753    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124    16.877 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=109, routed)         0.761    17.638    aes_cipher_top_inst/u0/ad_data128_en
    SLICE_X30Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.762 r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0_i_1/O
                         net (fo=1, routed)           0.577    18.339    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0_i_1_n_0
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.534    18.624    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/CLKARDCLK
                         clock pessimism              0.406    19.030    
                         clock uncertainty           -0.220    18.810    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.244    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                         -18.339    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.404ns  (logic 0.704ns (29.284%)  route 1.700ns (70.716%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 15.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.686    15.934    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.456    16.390 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.363    16.753    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124    16.877 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=109, routed)         0.745    17.622    aes_cipher_top_inst/u0/ad_data128_en
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.746 r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0_i_9/O
                         net (fo=1, routed)           0.592    18.338    aes_cipher_top_inst/u0/sel[7]
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.537    18.627    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/CLKBWRCLK
                         clock pessimism              0.406    19.033    
                         clock uncertainty           -0.220    18.813    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    18.247    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -18.338    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.401ns  (logic 0.704ns (29.322%)  route 1.697ns (70.678%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 15.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.686    15.934    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.456    16.390 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.363    16.753    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124    16.877 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=109, routed)         0.740    17.617    aes_cipher_top_inst/u0/r0/ad_data128_en
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.741 r  aes_cipher_top_inst/u0/r0/w_reg[3]_rep_bsel_i_8/O
                         net (fo=1, routed)           0.594    18.335    aes_cipher_top_inst/u0/r0_n_7
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.534    18.624    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/CLKARDCLK
                         clock pessimism              0.406    19.030    
                         clock uncertainty           -0.220    18.810    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.244    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                         -18.335    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.387ns  (logic 0.704ns (29.493%)  route 1.683ns (70.507%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 15.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.686    15.934    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.456    16.390 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.363    16.753    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124    16.877 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=109, routed)         0.483    17.360    aes_cipher_top_inst/u0/ad_data128_en
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.484 r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0_i_7/O
                         net (fo=1, routed)           0.837    18.321    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0_i_7_n_0
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.534    18.624    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/CLKARDCLK
                         clock pessimism              0.406    19.030    
                         clock uncertainty           -0.220    18.810    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.244    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                         -18.321    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.383ns  (logic 0.704ns (29.538%)  route 1.679ns (70.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 15.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.686    15.934    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.456    16.390 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.363    16.753    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124    16.877 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=109, routed)         0.637    17.514    aes_cipher_top_inst/u0/r0/ad_data128_en
    SLICE_X35Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.638 r  aes_cipher_top_inst/u0/r0/w_reg[3]_rep_bsel_i_1/O
                         net (fo=1, routed)           0.679    18.317    aes_cipher_top_inst/u0/r0_n_0
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.534    18.624    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/CLKARDCLK
                         clock pessimism              0.406    19.030    
                         clock uncertainty           -0.220    18.810    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.244    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                         -18.317    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.373ns  (logic 0.704ns (29.664%)  route 1.669ns (70.336%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 15.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.686    15.934    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.456    16.390 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.363    16.753    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124    16.877 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=109, routed)         0.486    17.363    aes_cipher_top_inst/u0/ad_data128_en
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.487 r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0_i_16/O
                         net (fo=1, routed)           0.820    18.307    aes_cipher_top_inst/u0/sel[0]
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.537    18.627    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y9          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0/CLKBWRCLK
                         clock pessimism              0.406    19.033    
                         clock uncertainty           -0.220    18.813    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    18.247    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel__0
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -18.307    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.031ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.341ns  (logic 0.704ns (30.072%)  route 1.637ns (69.928%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 15.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.686    15.934    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.456    16.390 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.363    16.753    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124    16.877 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=109, routed)         0.460    17.337    aes_cipher_top_inst/u0/r0/ad_data128_en
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.461 r  aes_cipher_top_inst/u0/r0/w_reg[3]_rep_bsel_i_6/O
                         net (fo=1, routed)           0.814    18.275    aes_cipher_top_inst/u0/r0_n_5
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.534    18.624    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/CLKARDCLK
                         clock pessimism              0.406    19.030    
                         clock uncertainty           -0.220    18.810    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.244    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                         -18.275    
  -------------------------------------------------------------------
                         slack                                 -0.031    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        2.341ns  (logic 0.704ns (30.075%)  route 1.637ns (69.925%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 15.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    H4                                                0.000    16.667 r  sclk (IN)
                         net (fo=0)                   0.000    16.667    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    18.098 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.331    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    12.467 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    14.151    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.247 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          1.686    15.934    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.456    16.390 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.363    16.753    light_sensor_inst/ad_drive_inst/data128_en_reg_0
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124    16.877 r  light_sensor_inst/ad_drive_inst/out[31]_i_1/O
                         net (fo=109, routed)         0.601    17.478    aes_cipher_top_inst/u0/r0/ad_data128_en
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.602 r  aes_cipher_top_inst/u0/r0/w_reg[3]_rep_bsel_i_3/O
                         net (fo=1, routed)           0.673    18.275    aes_cipher_top_inst/u0/r0_n_2
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  sclk (IN)
                         net (fo=0)                   0.000    20.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.523    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    15.394 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    17.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.091 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         1.534    18.624    aes_cipher_top_inst/u0/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  aes_cipher_top_inst/u0/w_reg[3]_rep_bsel/CLKARDCLK
                         clock pessimism              0.406    19.030    
                         clock uncertainty           -0.220    18.810    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.244    aes_cipher_top_inst/u0/w_reg[3]_rep_bsel
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                         -18.275    
  -------------------------------------------------------------------
                         slack                                 -0.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.034ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3][29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.787%)  route 0.142ns (43.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 79.224 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 82.792 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.585    82.792    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.141    82.933 f  light_sensor_inst/ad_drive_inst/en3_reg/Q
                         net (fo=75, routed)          0.142    83.075    aes_cipher_top_inst/u0/r0/en3
    SLICE_X33Y19         LUT6 (Prop_lut6_I1_O)        0.045    83.120 r  aes_cipher_top_inst/u0/r0/w[3][29]_i_1/O
                         net (fo=1, routed)           0.000    83.120    aes_cipher_top_inst/u0/r0_n_37
    SLICE_X33Y19         FDSE                                         r  aes_cipher_top_inst/u0/w_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.853    79.224    aes_cipher_top_inst/u0/clk_out3
    SLICE_X33Y19         FDSE                                         r  aes_cipher_top_inst/u0/w_reg[3][29]/C
                         clock pessimism              0.549    79.773    
                         clock uncertainty            0.220    79.993    
    SLICE_X33Y19         FDSE (Hold_fdse_C_D)         0.092    80.085    aes_cipher_top_inst/u0/w_reg[3][29]
  -------------------------------------------------------------------
                         required time                        -80.085    
                         arrival time                          83.119    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.054ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/text_in_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.142%)  route 0.163ns (49.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 79.230 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 82.796 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.589    82.796    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.164    82.960 r  light_sensor_inst/ad_drive_inst/data128_reg[15]/Q
                         net (fo=2, routed)           0.163    83.123    aes_cipher_top_inst/text_in_r_reg[119]_0[0]
    SLICE_X37Y14         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.859    79.230    aes_cipher_top_inst/clk_out3
    SLICE_X37Y14         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[15]/C
                         clock pessimism              0.549    79.779    
                         clock uncertainty            0.220    79.999    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.070    80.069    aes_cipher_top_inst/text_in_r_reg[15]
  -------------------------------------------------------------------
                         required time                        -80.069    
                         arrival time                          83.123    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.055ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_reg[119]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/text_in_r_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.142%)  route 0.163ns (49.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 79.229 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 82.796 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.589    82.796    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y15         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.164    82.960 r  light_sensor_inst/ad_drive_inst/data128_reg[119]/Q
                         net (fo=2, routed)           0.163    83.123    aes_cipher_top_inst/text_in_r_reg[119]_0[3]
    SLICE_X37Y15         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.858    79.229    aes_cipher_top_inst/clk_out3
    SLICE_X37Y15         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[119]/C
                         clock pessimism              0.549    79.778    
                         clock uncertainty            0.220    79.998    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.070    80.068    aes_cipher_top_inst/text_in_r_reg[119]
  -------------------------------------------------------------------
                         required time                        -80.068    
                         arrival time                          83.123    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.105ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/text_in_r_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.573%)  route 0.177ns (54.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 79.229 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 82.796 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.589    82.796    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y14         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.148    82.944 r  light_sensor_inst/ad_drive_inst/data128_reg[39]/Q
                         net (fo=2, routed)           0.177    83.121    aes_cipher_top_inst/text_in_r_reg[119]_0[1]
    SLICE_X35Y14         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.858    79.229    aes_cipher_top_inst/clk_out3
    SLICE_X35Y14         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[39]/C
                         clock pessimism              0.549    79.778    
                         clock uncertainty            0.220    79.998    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.017    80.015    aes_cipher_top_inst/text_in_r_reg[39]
  -------------------------------------------------------------------
                         required time                        -80.015    
                         arrival time                          83.121    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.116ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.337%)  route 0.224ns (54.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 79.225 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 82.792 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.585    82.792    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.141    82.933 r  light_sensor_inst/ad_drive_inst/en3_reg/Q
                         net (fo=75, routed)          0.224    83.157    aes_cipher_top_inst/u0/en3
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.045    83.202 r  aes_cipher_top_inst/u0/w[1][3]_i_1/O
                         net (fo=1, routed)           0.000    83.202    aes_cipher_top_inst/u0/w[1][3]_i_1_n_0
    SLICE_X33Y18         FDRE                                         r  aes_cipher_top_inst/u0/w_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.854    79.225    aes_cipher_top_inst/u0/clk_out3
    SLICE_X33Y18         FDRE                                         r  aes_cipher_top_inst/u0/w_reg[1][3]/C
                         clock pessimism              0.549    79.774    
                         clock uncertainty            0.220    79.994    
    SLICE_X33Y18         FDRE (Hold_fdre_C_D)         0.092    80.086    aes_cipher_top_inst/u0/w_reg[1][3]
  -------------------------------------------------------------------
                         required time                        -80.086    
                         arrival time                          83.202    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.125ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3][28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.398%)  route 0.233ns (55.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 79.224 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 82.792 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.585    82.792    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.141    82.933 f  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.233    83.166    aes_cipher_top_inst/u0/r0/data128_en
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.045    83.211 r  aes_cipher_top_inst/u0/r0/w[3][28]_i_1/O
                         net (fo=1, routed)           0.000    83.211    aes_cipher_top_inst/u0/r0_n_36
    SLICE_X35Y19         FDSE                                         r  aes_cipher_top_inst/u0/w_reg[3][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.853    79.224    aes_cipher_top_inst/u0/clk_out3
    SLICE_X35Y19         FDSE                                         r  aes_cipher_top_inst/u0/w_reg[3][28]/C
                         clock pessimism              0.549    79.773    
                         clock uncertainty            0.220    79.993    
    SLICE_X35Y19         FDSE (Hold_fdse_C_D)         0.092    80.085    aes_cipher_top_inst/u0/w_reg[3][28]
  -------------------------------------------------------------------
                         required time                        -80.085    
                         arrival time                          83.211    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.127ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3][31]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.292%)  route 0.234ns (55.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 79.224 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 82.792 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.585    82.792    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.141    82.933 f  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.234    83.167    aes_cipher_top_inst/u0/r0/data128_en
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.045    83.212 r  aes_cipher_top_inst/u0/r0/w[3][31]_i_2/O
                         net (fo=1, routed)           0.000    83.212    aes_cipher_top_inst/u0/r0_n_39
    SLICE_X35Y19         FDSE                                         r  aes_cipher_top_inst/u0/w_reg[3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.853    79.224    aes_cipher_top_inst/u0/clk_out3
    SLICE_X35Y19         FDSE                                         r  aes_cipher_top_inst/u0/w_reg[3][31]/C
                         clock pessimism              0.549    79.773    
                         clock uncertainty            0.220    79.993    
    SLICE_X35Y19         FDSE (Hold_fdse_C_D)         0.091    80.084    aes_cipher_top_inst/u0/w_reg[3][31]
  -------------------------------------------------------------------
                         required time                        -80.084    
                         arrival time                          83.212    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.164ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/text_in_r_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.699%)  route 0.234ns (61.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 79.228 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 82.796 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.589    82.796    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X38Y15         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.148    82.944 r  light_sensor_inst/ad_drive_inst/data128_reg[95]/Q
                         net (fo=2, routed)           0.234    83.178    aes_cipher_top_inst/text_in_r_reg[119]_0[2]
    SLICE_X33Y15         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.857    79.228    aes_cipher_top_inst/clk_out3
    SLICE_X33Y15         FDRE                                         r  aes_cipher_top_inst/text_in_r_reg[95]/C
                         clock pessimism              0.549    79.777    
                         clock uncertainty            0.220    79.997    
    SLICE_X33Y15         FDRE (Hold_fdre_C_D)         0.017    80.014    aes_cipher_top_inst/text_in_r_reg[95]
  -------------------------------------------------------------------
                         required time                        -80.014    
                         arrival time                          83.178    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.183ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/data128_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.825%)  route 0.319ns (63.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 79.225 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 82.792 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.585    82.792    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/data128_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.141    82.933 r  light_sensor_inst/ad_drive_inst/data128_en_reg/Q
                         net (fo=76, routed)          0.319    83.252    aes_cipher_top_inst/u0/data128_en
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.045    83.297 r  aes_cipher_top_inst/u0/w[1][8]_i_1/O
                         net (fo=1, routed)           0.000    83.297    aes_cipher_top_inst/u0/w[1][8]_i_1_n_0
    SLICE_X34Y18         FDRE                                         r  aes_cipher_top_inst/u0/w_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.854    79.225    aes_cipher_top_inst/u0/clk_out3
    SLICE_X34Y18         FDRE                                         r  aes_cipher_top_inst/u0/w_reg[1][8]/C
                         clock pessimism              0.549    79.774    
                         clock uncertainty            0.220    79.994    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.120    80.114    aes_cipher_top_inst/u0/w_reg[1][8]
  -------------------------------------------------------------------
                         required time                        -80.114    
                         arrival time                          83.297    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.191ns  (arrival time - required time)
  Source:                 light_sensor_inst/ad_drive_inst/en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@50.000ns period=66.667ns})
  Destination:            aes_cipher_top_inst/u0/w_reg[3][27]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.333ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.342%)  route 0.299ns (61.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 79.226 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 82.792 - 83.333 ) 
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H4                                                0.000    83.333 r  sclk (IN)
                         net (fo=0)                   0.000    83.333    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199    83.533 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    83.973    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    81.696 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    82.181    light_sensor_inst/clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    82.207 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=20, routed)          0.585    82.792    light_sensor_inst/ad_drive_inst/clk_out2
    SLICE_X32Y19         FDCE                                         r  light_sensor_inst/ad_drive_inst/en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.141    82.933 f  light_sensor_inst/ad_drive_inst/en3_reg/Q
                         net (fo=75, routed)          0.299    83.232    aes_cipher_top_inst/u0/r0/en3
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.045    83.277 r  aes_cipher_top_inst/u0/r0/w[3][27]_i_1/O
                         net (fo=1, routed)           0.000    83.277    aes_cipher_top_inst/u0/r0_n_35
    SLICE_X33Y17         FDSE                                         r  aes_cipher_top_inst/u0/w_reg[3][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    H4                                                0.000    80.000 r  sclk (IN)
                         net (fo=0)                   0.000    80.000    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387    80.387 r  light_sensor_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    80.867    light_sensor_inst/clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    77.814 r  light_sensor_inst/clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    78.342    light_sensor_inst/clk_wiz_0_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    78.371 r  light_sensor_inst/clk_wiz_0_inst/inst/clkout3_buf/O
                         net (fo=459, routed)         0.855    79.226    aes_cipher_top_inst/u0/clk_out3
    SLICE_X33Y17         FDSE                                         r  aes_cipher_top_inst/u0/w_reg[3][27]/C
                         clock pessimism              0.549    79.775    
                         clock uncertainty            0.220    79.995    
    SLICE_X33Y17         FDSE (Hold_fdse_C_D)         0.091    80.086    aes_cipher_top_inst/u0/w_reg[3][27]
  -------------------------------------------------------------------
                         required time                        -80.086    
                         arrival time                          83.277    
  -------------------------------------------------------------------
                         slack                                  3.191    





