// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
// Date        : Tue Apr 11 23:01:58 2017
// Host        : ckdur-X550DP running 64-bit Ubuntu 16.04.2 LTS
// Command     : write_verilog -mode funcsim -nolib -force -file
//               /home/ckdur/Documents/mriscv_vivado_arty/mriscv_vivado.sim/sim_1/synth/func/impl_axi_tb_func_synth.v
// Design      : impl_axi
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35ticsg324-1L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* PROCESS = "3'b011" *) (* START_R = "3'b010" *) (* START_W = "3'b000" *) 
(* WAIT_BREADY = "3'b001" *) 
module ADC_interface_AXI
   (CLK,
    RST,
    AWVALID,
    WVALID,
    BREADY,
    AWADDR,
    WDATA,
    WSTRB,
    AWREADY,
    WREADY,
    BVALID,
    DATA,
    ARADDR,
    ARVALID,
    RREADY,
    ARREADY,
    RVALID,
    RDATA,
    BUSY);
  input CLK;
  input RST;
  input AWVALID;
  input WVALID;
  input BREADY;
  input [31:0]AWADDR;
  input [31:0]WDATA;
  input [3:0]WSTRB;
  output AWREADY;
  output WREADY;
  output BVALID;
  input [9:0]DATA;
  input [31:0]ARADDR;
  input ARVALID;
  input RREADY;
  output ARREADY;
  output RVALID;
  output [31:0]RDATA;
  input BUSY;

  wire \<const0> ;
  wire ARREADY_i_1_n_0;
  wire ARVALID;
  wire AWREADY;
  wire AWREADY_i_1_n_0;
  wire AWVALID;
  wire BREADY;
  wire BUSY;
  wire CLK;
  wire [9:0]DATA;
  wire [9:0]\^RDATA ;
  wire RREADY;
  wire RST;
  wire RVALID;
  wire WREADY;
  wire ena_rdata;
  wire ena_rdata_i_1_n_0;
  wire [9:0]latch_DATA;
  wire [0:0]state_read;
  wire \state_read[0]_i_1_n_0 ;
  wire [0:0]state_write;
  wire \state_write[0]_i_1_n_0 ;

  assign ARREADY = \<const0> ;
  assign BVALID = \<const0> ;
  assign RDATA[31] = \<const0> ;
  assign RDATA[30] = \<const0> ;
  assign RDATA[29] = \<const0> ;
  assign RDATA[28] = \<const0> ;
  assign RDATA[27] = \<const0> ;
  assign RDATA[26] = \<const0> ;
  assign RDATA[25] = \<const0> ;
  assign RDATA[24] = \<const0> ;
  assign RDATA[23] = \<const0> ;
  assign RDATA[22] = \<const0> ;
  assign RDATA[21] = \<const0> ;
  assign RDATA[20] = \<const0> ;
  assign RDATA[19] = \<const0> ;
  assign RDATA[18] = \<const0> ;
  assign RDATA[17] = \<const0> ;
  assign RDATA[16] = \<const0> ;
  assign RDATA[15] = \<const0> ;
  assign RDATA[14] = \<const0> ;
  assign RDATA[13] = \<const0> ;
  assign RDATA[12] = \<const0> ;
  assign RDATA[11] = \<const0> ;
  assign RDATA[10] = \<const0> ;
  assign RDATA[9:0] = \^RDATA [9:0];
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ARREADY_i_1
       (.I0(state_read),
        .I1(RST),
        .O(ARREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ARREADY_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ARREADY_i_1_n_0),
        .Q(RVALID),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    AWREADY_i_1
       (.I0(RST),
        .O(AWREADY_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    AWREADY_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(AWREADY_i_1_n_0),
        .D(1'b1),
        .Q(AWREADY));
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RDATA[0]_INST_0 
       (.I0(ena_rdata),
        .I1(latch_DATA[0]),
        .O(\^RDATA [0]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RDATA[1]_INST_0 
       (.I0(ena_rdata),
        .I1(latch_DATA[1]),
        .O(\^RDATA [1]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RDATA[2]_INST_0 
       (.I0(ena_rdata),
        .I1(latch_DATA[2]),
        .O(\^RDATA [2]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RDATA[3]_INST_0 
       (.I0(ena_rdata),
        .I1(latch_DATA[3]),
        .O(\^RDATA [3]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RDATA[4]_INST_0 
       (.I0(ena_rdata),
        .I1(latch_DATA[4]),
        .O(\^RDATA [4]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RDATA[5]_INST_0 
       (.I0(ena_rdata),
        .I1(latch_DATA[5]),
        .O(\^RDATA [5]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RDATA[6]_INST_0 
       (.I0(ena_rdata),
        .I1(latch_DATA[6]),
        .O(\^RDATA [6]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RDATA[7]_INST_0 
       (.I0(ena_rdata),
        .I1(latch_DATA[7]),
        .O(\^RDATA [7]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RDATA[8]_INST_0 
       (.I0(ena_rdata),
        .I1(latch_DATA[8]),
        .O(\^RDATA [8]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RDATA[9]_INST_0 
       (.I0(ena_rdata),
        .I1(latch_DATA[9]),
        .O(\^RDATA [9]));
  FDCE #(
    .INIT(1'b0)) 
    WREADY_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(AWREADY_i_1_n_0),
        .D(state_write),
        .Q(WREADY));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ena_rdata_i_1
       (.I0(state_read),
        .I1(RST),
        .I2(ena_rdata),
        .O(ena_rdata_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ena_rdata_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ena_rdata_i_1_n_0),
        .Q(ena_rdata),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \latch_DATA_reg[0] 
       (.C(CLK),
        .CE(BUSY),
        .D(DATA[0]),
        .Q(latch_DATA[0]),
        .R(AWREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \latch_DATA_reg[1] 
       (.C(CLK),
        .CE(BUSY),
        .D(DATA[1]),
        .Q(latch_DATA[1]),
        .R(AWREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \latch_DATA_reg[2] 
       (.C(CLK),
        .CE(BUSY),
        .D(DATA[2]),
        .Q(latch_DATA[2]),
        .R(AWREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \latch_DATA_reg[3] 
       (.C(CLK),
        .CE(BUSY),
        .D(DATA[3]),
        .Q(latch_DATA[3]),
        .R(AWREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \latch_DATA_reg[4] 
       (.C(CLK),
        .CE(BUSY),
        .D(DATA[4]),
        .Q(latch_DATA[4]),
        .R(AWREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \latch_DATA_reg[5] 
       (.C(CLK),
        .CE(BUSY),
        .D(DATA[5]),
        .Q(latch_DATA[5]),
        .R(AWREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \latch_DATA_reg[6] 
       (.C(CLK),
        .CE(BUSY),
        .D(DATA[6]),
        .Q(latch_DATA[6]),
        .R(AWREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \latch_DATA_reg[7] 
       (.C(CLK),
        .CE(BUSY),
        .D(DATA[7]),
        .Q(latch_DATA[7]),
        .R(AWREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \latch_DATA_reg[8] 
       (.C(CLK),
        .CE(BUSY),
        .D(DATA[8]),
        .Q(latch_DATA[8]),
        .R(AWREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \latch_DATA_reg[9] 
       (.C(CLK),
        .CE(BUSY),
        .D(DATA[9]),
        .Q(latch_DATA[9]),
        .R(AWREADY_i_1_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    \state_read[0]_i_1 
       (.I0(RREADY),
        .I1(state_read),
        .I2(ARVALID),
        .O(\state_read[0]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \state_read_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AWREADY_i_1_n_0),
        .D(\state_read[0]_i_1_n_0 ),
        .Q(state_read));
  LUT3 #(
    .INIT(8'h74)) 
    \state_write[0]_i_1 
       (.I0(BREADY),
        .I1(state_write),
        .I2(AWVALID),
        .O(\state_write[0]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \state_write_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AWREADY_i_1_n_0),
        .D(\state_write[0]_i_1_n_0 ),
        .Q(state_write));
endmodule

(* REG_ALU = "1'b1" *) (* REG_OUT = "1'b1" *) 
module ALU
   (clk,
    reset,
    en,
    decinst,
    rs2,
    imm,
    rs1,
    rd,
    cmp,
    carry,
    is_rd,
    is_inst,
    enz_0,
    enz_1,
    enz_2,
    enz_3,
    enz_4,
    enz_5,
    enz_6,
    enz_7,
    enz_8,
    enz_9,
    enz_10,
    enz_11,
    enz_12,
    enz_13,
    enz_14,
    enz_15,
    enz_16,
    enz_17,
    enz_18,
    enz_19,
    enz_20,
    enz_21,
    enz_22,
    enz_23,
    enz_24,
    enz_25,
    enz_26,
    enz_27,
    enz_28,
    enz_29,
    enz_30,
    enz_31);
  input clk;
  input reset;
  input en;
  input [11:0]decinst;
  input [31:0]rs2;
  input [31:0]imm;
  input [31:0]rs1;
  output [31:0]rd;
  output cmp;
  output carry;
  output is_rd;
  output is_inst;
  output enz_0;
  output enz_1;
  output enz_2;
  output enz_3;
  output enz_4;
  output enz_5;
  output enz_6;
  output enz_7;
  output enz_8;
  output enz_9;
  output enz_10;
  output enz_11;
  output enz_12;
  output enz_13;
  output enz_14;
  output enz_15;
  output enz_16;
  output enz_17;
  output enz_18;
  output enz_19;
  output enz_20;
  output enz_21;
  output enz_22;
  output enz_23;
  output enz_24;
  output enz_25;
  output enz_26;
  output enz_27;
  output enz_28;
  output enz_29;
  output enz_30;
  output enz_31;

  wire \<const0> ;
  wire ALU_add_inst_n_1;
  wire ALU_add_inst_n_10;
  wire ALU_add_inst_n_11;
  wire ALU_add_inst_n_12;
  wire ALU_add_inst_n_13;
  wire ALU_add_inst_n_14;
  wire ALU_add_inst_n_15;
  wire ALU_add_inst_n_16;
  wire ALU_add_inst_n_17;
  wire ALU_add_inst_n_18;
  wire ALU_add_inst_n_19;
  wire ALU_add_inst_n_2;
  wire ALU_add_inst_n_20;
  wire ALU_add_inst_n_21;
  wire ALU_add_inst_n_22;
  wire ALU_add_inst_n_23;
  wire ALU_add_inst_n_24;
  wire ALU_add_inst_n_25;
  wire ALU_add_inst_n_26;
  wire ALU_add_inst_n_27;
  wire ALU_add_inst_n_28;
  wire ALU_add_inst_n_29;
  wire ALU_add_inst_n_3;
  wire ALU_add_inst_n_30;
  wire ALU_add_inst_n_31;
  wire ALU_add_inst_n_32;
  wire ALU_add_inst_n_4;
  wire ALU_add_inst_n_5;
  wire ALU_add_inst_n_6;
  wire ALU_add_inst_n_7;
  wire ALU_add_inst_n_8;
  wire ALU_add_inst_n_9;
  wire [31:0]AND_Alu;
  wire BEQ_Alu;
  wire BLTU_Alu;
  wire BLT_Alu;
  wire [31:0]OR_Alu;
  wire [31:0]OUT_Alu;
  wire [31:0]OUT_Alu_rd;
  wire \OUT_Alu_rd[0]_i_3_n_0 ;
  wire \OUT_Alu_rd[0]_i_4_n_0 ;
  wire \OUT_Alu_rd[10]_i_2_n_0 ;
  wire \OUT_Alu_rd[10]_i_3_n_0 ;
  wire \OUT_Alu_rd[11]_i_2_n_0 ;
  wire \OUT_Alu_rd[11]_i_3_n_0 ;
  wire \OUT_Alu_rd[12]_i_2_n_0 ;
  wire \OUT_Alu_rd[12]_i_3_n_0 ;
  wire \OUT_Alu_rd[13]_i_2_n_0 ;
  wire \OUT_Alu_rd[13]_i_3_n_0 ;
  wire \OUT_Alu_rd[14]_i_2_n_0 ;
  wire \OUT_Alu_rd[14]_i_3_n_0 ;
  wire \OUT_Alu_rd[15]_i_2_n_0 ;
  wire \OUT_Alu_rd[15]_i_3_n_0 ;
  wire \OUT_Alu_rd[16]_i_2_n_0 ;
  wire \OUT_Alu_rd[16]_i_3_n_0 ;
  wire \OUT_Alu_rd[17]_i_2_n_0 ;
  wire \OUT_Alu_rd[17]_i_3_n_0 ;
  wire \OUT_Alu_rd[18]_i_2_n_0 ;
  wire \OUT_Alu_rd[18]_i_3_n_0 ;
  wire \OUT_Alu_rd[19]_i_2_n_0 ;
  wire \OUT_Alu_rd[19]_i_3_n_0 ;
  wire \OUT_Alu_rd[1]_i_2_n_0 ;
  wire \OUT_Alu_rd[1]_i_3_n_0 ;
  wire \OUT_Alu_rd[20]_i_2_n_0 ;
  wire \OUT_Alu_rd[20]_i_3_n_0 ;
  wire \OUT_Alu_rd[21]_i_2_n_0 ;
  wire \OUT_Alu_rd[21]_i_3_n_0 ;
  wire \OUT_Alu_rd[22]_i_2_n_0 ;
  wire \OUT_Alu_rd[22]_i_3_n_0 ;
  wire \OUT_Alu_rd[23]_i_2_n_0 ;
  wire \OUT_Alu_rd[23]_i_3_n_0 ;
  wire \OUT_Alu_rd[24]_i_2_n_0 ;
  wire \OUT_Alu_rd[24]_i_3_n_0 ;
  wire \OUT_Alu_rd[25]_i_2_n_0 ;
  wire \OUT_Alu_rd[25]_i_3_n_0 ;
  wire \OUT_Alu_rd[26]_i_2_n_0 ;
  wire \OUT_Alu_rd[26]_i_3_n_0 ;
  wire \OUT_Alu_rd[27]_i_2_n_0 ;
  wire \OUT_Alu_rd[27]_i_3_n_0 ;
  wire \OUT_Alu_rd[28]_i_2_n_0 ;
  wire \OUT_Alu_rd[28]_i_3_n_0 ;
  wire \OUT_Alu_rd[29]_i_2_n_0 ;
  wire \OUT_Alu_rd[29]_i_3_n_0 ;
  wire \OUT_Alu_rd[2]_i_2_n_0 ;
  wire \OUT_Alu_rd[2]_i_3_n_0 ;
  wire \OUT_Alu_rd[30]_i_2_n_0 ;
  wire \OUT_Alu_rd[30]_i_3_n_0 ;
  wire \OUT_Alu_rd[31]_i_2_n_0 ;
  wire \OUT_Alu_rd[31]_i_3_n_0 ;
  wire \OUT_Alu_rd[31]_i_4_n_0 ;
  wire \OUT_Alu_rd[3]_i_2_n_0 ;
  wire \OUT_Alu_rd[3]_i_3_n_0 ;
  wire \OUT_Alu_rd[4]_i_2_n_0 ;
  wire \OUT_Alu_rd[4]_i_3_n_0 ;
  wire \OUT_Alu_rd[5]_i_2_n_0 ;
  wire \OUT_Alu_rd[5]_i_3_n_0 ;
  wire \OUT_Alu_rd[6]_i_2_n_0 ;
  wire \OUT_Alu_rd[6]_i_3_n_0 ;
  wire \OUT_Alu_rd[7]_i_2_n_0 ;
  wire \OUT_Alu_rd[7]_i_3_n_0 ;
  wire \OUT_Alu_rd[8]_i_2_n_0 ;
  wire \OUT_Alu_rd[8]_i_3_n_0 ;
  wire \OUT_Alu_rd[9]_i_2_n_0 ;
  wire \OUT_Alu_rd[9]_i_3_n_0 ;
  wire \OUT_Alu_rd_reg[0]_i_2_n_0 ;
  wire [31:0]SLL_Alu;
  wire \SLTU_Alu_reg_n_0_[0] ;
  wire [0:0]SLT_Alu;
  wire [31:0]SRA_Alu;
  wire [31:0]SRL_Alu;
  wire [31:0]SUB_Alu;
  wire [31:0]XOR_Alu;
  wire clk;
  wire cmp;
  wire cmp_INST_0_i_1_n_0;
  wire cmp_INST_0_i_2_n_0;
  wire [11:0]decinst;
  wire en;
  wire en_reg;
  wire enz_31;
  wire [31:0]imm;
  wire is_inst;
  wire is_inst_INST_0_i_1_n_0;
  wire is_inst_INST_0_i_2_n_0;
  wire is_inst_INST_0_i_3_n_0;
  wire is_inst_nr;
  wire [1:0]is_inst_reg;
  wire is_rd;
  wire is_rd_INST_0_i_1_n_0;
  wire is_rd_INST_0_i_2_n_0;
  wire is_rd_INST_0_i_3_n_0;
  wire [1:0]is_rd_reg;
  wire \is_rd_reg[1]_i_1_n_0 ;
  wire [31:0]oper2;
  wire p_0_in;
  wire [31:0]rd;
  wire reset;
  wire [31:0]rs1;
  wire [31:0]rs2;
  wire sl_ok;
  wire [32:32]NLW_ALU_add_inst_ADD_Alu_UNCONNECTED;

  assign carry = \<const0> ;
  assign enz_0 = enz_31;
  assign enz_1 = enz_31;
  assign enz_10 = enz_31;
  assign enz_11 = enz_31;
  assign enz_12 = enz_31;
  assign enz_13 = enz_31;
  assign enz_14 = enz_31;
  assign enz_15 = enz_31;
  assign enz_16 = enz_31;
  assign enz_17 = enz_31;
  assign enz_18 = enz_31;
  assign enz_19 = enz_31;
  assign enz_2 = enz_31;
  assign enz_20 = enz_31;
  assign enz_21 = enz_31;
  assign enz_22 = enz_31;
  assign enz_23 = enz_31;
  assign enz_24 = enz_31;
  assign enz_25 = enz_31;
  assign enz_26 = enz_31;
  assign enz_27 = enz_31;
  assign enz_28 = enz_31;
  assign enz_29 = enz_31;
  assign enz_3 = enz_31;
  assign enz_30 = enz_31;
  assign enz_4 = enz_31;
  assign enz_5 = enz_31;
  assign enz_6 = enz_31;
  assign enz_7 = enz_31;
  assign enz_8 = enz_31;
  assign enz_9 = enz_31;
  (* REG_ALU = "1'b1" *) 
  (* REG_OUT = "1'b1" *) 
  ALU_add ALU_add_inst
       (.ADD_Alu({NLW_ALU_add_inst_ADD_Alu_UNCONNECTED[32],ALU_add_inst_n_1,ALU_add_inst_n_2,ALU_add_inst_n_3,ALU_add_inst_n_4,ALU_add_inst_n_5,ALU_add_inst_n_6,ALU_add_inst_n_7,ALU_add_inst_n_8,ALU_add_inst_n_9,ALU_add_inst_n_10,ALU_add_inst_n_11,ALU_add_inst_n_12,ALU_add_inst_n_13,ALU_add_inst_n_14,ALU_add_inst_n_15,ALU_add_inst_n_16,ALU_add_inst_n_17,ALU_add_inst_n_18,ALU_add_inst_n_19,ALU_add_inst_n_20,ALU_add_inst_n_21,ALU_add_inst_n_22,ALU_add_inst_n_23,ALU_add_inst_n_24,ALU_add_inst_n_25,ALU_add_inst_n_26,ALU_add_inst_n_27,ALU_add_inst_n_28,ALU_add_inst_n_29,ALU_add_inst_n_30,ALU_add_inst_n_31,ALU_add_inst_n_32}),
        .clk(clk),
        .oper2(oper2),
        .reset(reset),
        .rs1(rs1));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_1
       (.I0(rs2[31]),
        .I1(decinst[5]),
        .I2(imm[31]),
        .O(oper2[31]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_10
       (.I0(rs2[22]),
        .I1(decinst[5]),
        .I2(imm[22]),
        .O(oper2[22]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_11
       (.I0(rs2[21]),
        .I1(decinst[5]),
        .I2(imm[21]),
        .O(oper2[21]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_12
       (.I0(rs2[20]),
        .I1(decinst[5]),
        .I2(imm[20]),
        .O(oper2[20]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_13
       (.I0(rs2[19]),
        .I1(decinst[5]),
        .I2(imm[19]),
        .O(oper2[19]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_14
       (.I0(rs2[18]),
        .I1(decinst[5]),
        .I2(imm[18]),
        .O(oper2[18]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_15
       (.I0(rs2[17]),
        .I1(decinst[5]),
        .I2(imm[17]),
        .O(oper2[17]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_16
       (.I0(rs2[16]),
        .I1(decinst[5]),
        .I2(imm[16]),
        .O(oper2[16]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_17
       (.I0(rs2[15]),
        .I1(decinst[5]),
        .I2(imm[15]),
        .O(oper2[15]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_18
       (.I0(rs2[14]),
        .I1(decinst[5]),
        .I2(imm[14]),
        .O(oper2[14]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_19
       (.I0(rs2[13]),
        .I1(decinst[5]),
        .I2(imm[13]),
        .O(oper2[13]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_2
       (.I0(rs2[30]),
        .I1(decinst[5]),
        .I2(imm[30]),
        .O(oper2[30]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_20
       (.I0(rs2[12]),
        .I1(decinst[5]),
        .I2(imm[12]),
        .O(oper2[12]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_21
       (.I0(rs2[11]),
        .I1(decinst[5]),
        .I2(imm[11]),
        .O(oper2[11]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_22
       (.I0(rs2[10]),
        .I1(decinst[5]),
        .I2(imm[10]),
        .O(oper2[10]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_23
       (.I0(rs2[9]),
        .I1(decinst[5]),
        .I2(imm[9]),
        .O(oper2[9]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_24
       (.I0(rs2[8]),
        .I1(decinst[5]),
        .I2(imm[8]),
        .O(oper2[8]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_25
       (.I0(rs2[7]),
        .I1(decinst[5]),
        .I2(imm[7]),
        .O(oper2[7]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_26
       (.I0(rs2[6]),
        .I1(decinst[5]),
        .I2(imm[6]),
        .O(oper2[6]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_27
       (.I0(rs2[5]),
        .I1(decinst[5]),
        .I2(imm[5]),
        .O(oper2[5]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_28
       (.I0(rs2[4]),
        .I1(decinst[5]),
        .I2(imm[4]),
        .O(oper2[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_29
       (.I0(rs2[3]),
        .I1(decinst[5]),
        .I2(imm[3]),
        .O(oper2[3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_3
       (.I0(rs2[29]),
        .I1(decinst[5]),
        .I2(imm[29]),
        .O(oper2[29]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_30
       (.I0(rs2[2]),
        .I1(decinst[5]),
        .I2(imm[2]),
        .O(oper2[2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_31
       (.I0(rs2[1]),
        .I1(decinst[5]),
        .I2(imm[1]),
        .O(oper2[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_32
       (.I0(rs2[0]),
        .I1(decinst[5]),
        .I2(imm[0]),
        .O(oper2[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_4
       (.I0(rs2[28]),
        .I1(decinst[5]),
        .I2(imm[28]),
        .O(oper2[28]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_5
       (.I0(rs2[27]),
        .I1(decinst[5]),
        .I2(imm[27]),
        .O(oper2[27]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_6
       (.I0(rs2[26]),
        .I1(decinst[5]),
        .I2(imm[26]),
        .O(oper2[26]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_7
       (.I0(rs2[25]),
        .I1(decinst[5]),
        .I2(imm[25]),
        .O(oper2[25]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_8
       (.I0(rs2[24]),
        .I1(decinst[5]),
        .I2(imm[24]),
        .O(oper2[24]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ALU_add_inst_i_9
       (.I0(rs2[23]),
        .I1(decinst[5]),
        .I2(imm[23]),
        .O(oper2[23]));
  (* REG_ALU = "1'b1" *) 
  (* REG_OUT = "1'b1" *) 
  ALU_and ALU_and_inst
       (.AND_Alu(AND_Alu),
        .clk(clk),
        .oper2(oper2),
        .reset(reset),
        .rs1(rs1));
  (* REG_ALU = "1'b1" *) 
  (* REG_OUT = "1'b1" *) 
  ALU_beq ALU_beq_inst
       (.BEQ_Alu(BEQ_Alu),
        .clk(1'b0),
        .oper2(oper2),
        .reset(1'b0),
        .rs1(rs1));
  (* REG_ALU = "1'b1" *) 
  (* REG_OUT = "1'b1" *) 
  ALU_blt ALU_blt_inst
       (.BLT_Alu(BLT_Alu),
        .clk(1'b0),
        .oper2(oper2),
        .reset(1'b0),
        .rs1(rs1));
  (* REG_ALU = "1'b1" *) 
  (* REG_OUT = "1'b1" *) 
  ALU_bltu ALU_bltu_inst
       (.BLTU_Alu(BLTU_Alu),
        .clk(1'b0),
        .oper2(oper2),
        .reset(1'b0),
        .rs1(rs1));
  (* REG_ALU = "1'b1" *) 
  (* REG_OUT = "1'b1" *) 
  ALU_or ALU_or_inst
       (.OR_Alu(OR_Alu),
        .clk(clk),
        .oper2(oper2),
        .reset(reset),
        .rs1(rs1));
  (* REG_ALU = "1'b1" *) 
  (* REG_OUT = "1'b1" *) 
  ALU_sXXx ALU_sXXx_inst
       (.SLL_Alu(SLL_Alu),
        .SRA_Alu(SRA_Alu),
        .SRL_Alu(SRL_Alu),
        .clk(clk),
        .en(en_reg),
        .oper2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,oper2[4:0]}),
        .reset(reset),
        .rs1(rs1),
        .sl_ok(sl_ok));
  (* REG_ALU = "1'b1" *) 
  (* REG_OUT = "1'b1" *) 
  ALU_sub ALU_sub_inst
       (.SUB_Alu(SUB_Alu),
        .clk(clk),
        .oper2(oper2),
        .reset(reset),
        .rs1(rs1));
  (* REG_ALU = "1'b1" *) 
  (* REG_OUT = "1'b1" *) 
  ALU_xor ALU_xor_inst
       (.XOR_Alu(XOR_Alu),
        .clk(clk),
        .oper2(oper2),
        .reset(reset),
        .rs1(rs1));
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[0]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[0]),
        .I2(SUB_Alu[0]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd_reg[0]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[0]_i_3 
       (.I0(SRL_Alu[0]),
        .I1(XOR_Alu[0]),
        .I2(decinst[9]),
        .I3(SLL_Alu[0]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_32),
        .O(\OUT_Alu_rd[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[0]_i_4 
       (.I0(AND_Alu[0]),
        .I1(OR_Alu[0]),
        .I2(decinst[9]),
        .I3(\SLTU_Alu_reg_n_0_[0] ),
        .I4(decinst[7]),
        .I5(SLT_Alu),
        .O(\OUT_Alu_rd[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[10]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[10]),
        .I2(SUB_Alu[10]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[10]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[10]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[10]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[10]),
        .I2(decinst[7]),
        .I3(AND_Alu[10]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[10]_i_3_n_0 ),
        .O(\OUT_Alu_rd[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[10]_i_3 
       (.I0(SRL_Alu[10]),
        .I1(XOR_Alu[10]),
        .I2(decinst[9]),
        .I3(SLL_Alu[10]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_22),
        .O(\OUT_Alu_rd[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[11]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[11]),
        .I2(SUB_Alu[11]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[11]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[11]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[11]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[11]),
        .I2(decinst[7]),
        .I3(AND_Alu[11]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[11]_i_3_n_0 ),
        .O(\OUT_Alu_rd[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[11]_i_3 
       (.I0(SRL_Alu[11]),
        .I1(XOR_Alu[11]),
        .I2(decinst[9]),
        .I3(SLL_Alu[11]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_21),
        .O(\OUT_Alu_rd[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[12]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[12]),
        .I2(SUB_Alu[12]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[12]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[12]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[12]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[12]),
        .I2(decinst[7]),
        .I3(AND_Alu[12]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[12]_i_3_n_0 ),
        .O(\OUT_Alu_rd[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[12]_i_3 
       (.I0(SRL_Alu[12]),
        .I1(XOR_Alu[12]),
        .I2(decinst[9]),
        .I3(SLL_Alu[12]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_20),
        .O(\OUT_Alu_rd[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[13]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[13]),
        .I2(SUB_Alu[13]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[13]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[13]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[13]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[13]),
        .I2(decinst[7]),
        .I3(AND_Alu[13]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[13]_i_3_n_0 ),
        .O(\OUT_Alu_rd[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[13]_i_3 
       (.I0(SRL_Alu[13]),
        .I1(XOR_Alu[13]),
        .I2(decinst[9]),
        .I3(SLL_Alu[13]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_19),
        .O(\OUT_Alu_rd[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[14]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[14]),
        .I2(SUB_Alu[14]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[14]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[14]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[14]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[14]),
        .I2(decinst[7]),
        .I3(AND_Alu[14]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[14]_i_3_n_0 ),
        .O(\OUT_Alu_rd[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[14]_i_3 
       (.I0(SRL_Alu[14]),
        .I1(XOR_Alu[14]),
        .I2(decinst[9]),
        .I3(SLL_Alu[14]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_18),
        .O(\OUT_Alu_rd[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[15]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[15]),
        .I2(SUB_Alu[15]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[15]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[15]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[15]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[15]),
        .I2(decinst[7]),
        .I3(AND_Alu[15]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[15]_i_3_n_0 ),
        .O(\OUT_Alu_rd[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[15]_i_3 
       (.I0(SRL_Alu[15]),
        .I1(XOR_Alu[15]),
        .I2(decinst[9]),
        .I3(SLL_Alu[15]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_17),
        .O(\OUT_Alu_rd[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[16]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[16]),
        .I2(SUB_Alu[16]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[16]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[16]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[16]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[16]),
        .I2(decinst[7]),
        .I3(AND_Alu[16]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[16]_i_3_n_0 ),
        .O(\OUT_Alu_rd[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[16]_i_3 
       (.I0(SRL_Alu[16]),
        .I1(XOR_Alu[16]),
        .I2(decinst[9]),
        .I3(SLL_Alu[16]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_16),
        .O(\OUT_Alu_rd[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[17]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[17]),
        .I2(SUB_Alu[17]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[17]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[17]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[17]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[17]),
        .I2(decinst[7]),
        .I3(AND_Alu[17]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[17]_i_3_n_0 ),
        .O(\OUT_Alu_rd[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[17]_i_3 
       (.I0(SRL_Alu[17]),
        .I1(XOR_Alu[17]),
        .I2(decinst[9]),
        .I3(SLL_Alu[17]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_15),
        .O(\OUT_Alu_rd[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[18]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[18]),
        .I2(SUB_Alu[18]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[18]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[18]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[18]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[18]),
        .I2(decinst[7]),
        .I3(AND_Alu[18]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[18]_i_3_n_0 ),
        .O(\OUT_Alu_rd[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[18]_i_3 
       (.I0(SRL_Alu[18]),
        .I1(XOR_Alu[18]),
        .I2(decinst[9]),
        .I3(SLL_Alu[18]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_14),
        .O(\OUT_Alu_rd[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[19]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[19]),
        .I2(SUB_Alu[19]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[19]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[19]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[19]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[19]),
        .I2(decinst[7]),
        .I3(AND_Alu[19]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[19]_i_3_n_0 ),
        .O(\OUT_Alu_rd[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[19]_i_3 
       (.I0(SRL_Alu[19]),
        .I1(XOR_Alu[19]),
        .I2(decinst[9]),
        .I3(SLL_Alu[19]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_13),
        .O(\OUT_Alu_rd[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[1]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[1]),
        .I2(SUB_Alu[1]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[1]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[1]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[1]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[1]),
        .I2(decinst[7]),
        .I3(AND_Alu[1]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[1]_i_3_n_0 ),
        .O(\OUT_Alu_rd[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[1]_i_3 
       (.I0(SRL_Alu[1]),
        .I1(XOR_Alu[1]),
        .I2(decinst[9]),
        .I3(SLL_Alu[1]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_31),
        .O(\OUT_Alu_rd[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[20]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[20]),
        .I2(SUB_Alu[20]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[20]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[20]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[20]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[20]),
        .I2(decinst[7]),
        .I3(AND_Alu[20]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[20]_i_3_n_0 ),
        .O(\OUT_Alu_rd[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[20]_i_3 
       (.I0(SRL_Alu[20]),
        .I1(XOR_Alu[20]),
        .I2(decinst[9]),
        .I3(SLL_Alu[20]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_12),
        .O(\OUT_Alu_rd[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[21]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[21]),
        .I2(SUB_Alu[21]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[21]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[21]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[21]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[21]),
        .I2(decinst[7]),
        .I3(AND_Alu[21]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[21]_i_3_n_0 ),
        .O(\OUT_Alu_rd[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[21]_i_3 
       (.I0(SRL_Alu[21]),
        .I1(XOR_Alu[21]),
        .I2(decinst[9]),
        .I3(SLL_Alu[21]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_11),
        .O(\OUT_Alu_rd[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[22]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[22]),
        .I2(SUB_Alu[22]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[22]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[22]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[22]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[22]),
        .I2(decinst[7]),
        .I3(AND_Alu[22]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[22]_i_3_n_0 ),
        .O(\OUT_Alu_rd[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[22]_i_3 
       (.I0(SRL_Alu[22]),
        .I1(XOR_Alu[22]),
        .I2(decinst[9]),
        .I3(SLL_Alu[22]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_10),
        .O(\OUT_Alu_rd[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[23]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[23]),
        .I2(SUB_Alu[23]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[23]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[23]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[23]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[23]),
        .I2(decinst[7]),
        .I3(AND_Alu[23]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[23]_i_3_n_0 ),
        .O(\OUT_Alu_rd[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[23]_i_3 
       (.I0(SRL_Alu[23]),
        .I1(XOR_Alu[23]),
        .I2(decinst[9]),
        .I3(SLL_Alu[23]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_9),
        .O(\OUT_Alu_rd[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[24]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[24]),
        .I2(SUB_Alu[24]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[24]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[24]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[24]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[24]),
        .I2(decinst[7]),
        .I3(AND_Alu[24]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[24]_i_3_n_0 ),
        .O(\OUT_Alu_rd[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[24]_i_3 
       (.I0(SRL_Alu[24]),
        .I1(XOR_Alu[24]),
        .I2(decinst[9]),
        .I3(SLL_Alu[24]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_8),
        .O(\OUT_Alu_rd[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[25]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[25]),
        .I2(SUB_Alu[25]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[25]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[25]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[25]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[25]),
        .I2(decinst[7]),
        .I3(AND_Alu[25]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[25]_i_3_n_0 ),
        .O(\OUT_Alu_rd[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[25]_i_3 
       (.I0(SRL_Alu[25]),
        .I1(XOR_Alu[25]),
        .I2(decinst[9]),
        .I3(SLL_Alu[25]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_7),
        .O(\OUT_Alu_rd[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[26]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[26]),
        .I2(SUB_Alu[26]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[26]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[26]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[26]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[26]),
        .I2(decinst[7]),
        .I3(AND_Alu[26]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[26]_i_3_n_0 ),
        .O(\OUT_Alu_rd[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[26]_i_3 
       (.I0(SRL_Alu[26]),
        .I1(XOR_Alu[26]),
        .I2(decinst[9]),
        .I3(SLL_Alu[26]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_6),
        .O(\OUT_Alu_rd[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[27]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[27]),
        .I2(SUB_Alu[27]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[27]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[27]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[27]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[27]),
        .I2(decinst[7]),
        .I3(AND_Alu[27]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[27]_i_3_n_0 ),
        .O(\OUT_Alu_rd[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[27]_i_3 
       (.I0(SRL_Alu[27]),
        .I1(XOR_Alu[27]),
        .I2(decinst[9]),
        .I3(SLL_Alu[27]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_5),
        .O(\OUT_Alu_rd[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[28]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[28]),
        .I2(SUB_Alu[28]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[28]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[28]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[28]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[28]),
        .I2(decinst[7]),
        .I3(AND_Alu[28]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[28]_i_3_n_0 ),
        .O(\OUT_Alu_rd[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[28]_i_3 
       (.I0(SRL_Alu[28]),
        .I1(XOR_Alu[28]),
        .I2(decinst[9]),
        .I3(SLL_Alu[28]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_4),
        .O(\OUT_Alu_rd[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[29]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[29]),
        .I2(SUB_Alu[29]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[29]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[29]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[29]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[29]),
        .I2(decinst[7]),
        .I3(AND_Alu[29]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[29]_i_3_n_0 ),
        .O(\OUT_Alu_rd[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[29]_i_3 
       (.I0(SRL_Alu[29]),
        .I1(XOR_Alu[29]),
        .I2(decinst[9]),
        .I3(SLL_Alu[29]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_3),
        .O(\OUT_Alu_rd[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[2]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[2]),
        .I2(SUB_Alu[2]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[2]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[2]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[2]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[2]),
        .I2(decinst[7]),
        .I3(AND_Alu[2]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[2]_i_3_n_0 ),
        .O(\OUT_Alu_rd[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[2]_i_3 
       (.I0(SRL_Alu[2]),
        .I1(XOR_Alu[2]),
        .I2(decinst[9]),
        .I3(SLL_Alu[2]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_30),
        .O(\OUT_Alu_rd[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[30]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[30]),
        .I2(SUB_Alu[30]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[30]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[30]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[30]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[30]),
        .I2(decinst[7]),
        .I3(AND_Alu[30]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[30]_i_3_n_0 ),
        .O(\OUT_Alu_rd[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[30]_i_3 
       (.I0(SRL_Alu[30]),
        .I1(XOR_Alu[30]),
        .I2(decinst[9]),
        .I3(SLL_Alu[30]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_2),
        .O(\OUT_Alu_rd[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[31]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[31]),
        .I2(SUB_Alu[31]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[31]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[31]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[31]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[31]),
        .I2(decinst[7]),
        .I3(AND_Alu[31]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[31]_i_4_n_0 ),
        .O(\OUT_Alu_rd[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \OUT_Alu_rd[31]_i_3 
       (.I0(decinst[9]),
        .I1(decinst[11]),
        .I2(decinst[6]),
        .O(\OUT_Alu_rd[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[31]_i_4 
       (.I0(SRL_Alu[31]),
        .I1(XOR_Alu[31]),
        .I2(decinst[9]),
        .I3(SLL_Alu[31]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_1),
        .O(\OUT_Alu_rd[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[3]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[3]),
        .I2(SUB_Alu[3]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[3]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[3]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[3]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[3]),
        .I2(decinst[7]),
        .I3(AND_Alu[3]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[3]_i_3_n_0 ),
        .O(\OUT_Alu_rd[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[3]_i_3 
       (.I0(SRL_Alu[3]),
        .I1(XOR_Alu[3]),
        .I2(decinst[9]),
        .I3(SLL_Alu[3]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_29),
        .O(\OUT_Alu_rd[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[4]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[4]),
        .I2(SUB_Alu[4]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[4]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[4]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[4]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[4]),
        .I2(decinst[7]),
        .I3(AND_Alu[4]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[4]_i_3_n_0 ),
        .O(\OUT_Alu_rd[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[4]_i_3 
       (.I0(SRL_Alu[4]),
        .I1(XOR_Alu[4]),
        .I2(decinst[9]),
        .I3(SLL_Alu[4]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_28),
        .O(\OUT_Alu_rd[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[5]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[5]),
        .I2(SUB_Alu[5]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[5]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[5]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[5]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[5]),
        .I2(decinst[7]),
        .I3(AND_Alu[5]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[5]_i_3_n_0 ),
        .O(\OUT_Alu_rd[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[5]_i_3 
       (.I0(SRL_Alu[5]),
        .I1(XOR_Alu[5]),
        .I2(decinst[9]),
        .I3(SLL_Alu[5]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_27),
        .O(\OUT_Alu_rd[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[6]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[6]),
        .I2(SUB_Alu[6]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[6]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[6]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[6]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[6]),
        .I2(decinst[7]),
        .I3(AND_Alu[6]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[6]_i_3_n_0 ),
        .O(\OUT_Alu_rd[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[6]_i_3 
       (.I0(SRL_Alu[6]),
        .I1(XOR_Alu[6]),
        .I2(decinst[9]),
        .I3(SLL_Alu[6]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_26),
        .O(\OUT_Alu_rd[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[7]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[7]),
        .I2(SUB_Alu[7]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[7]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[7]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[7]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[7]),
        .I2(decinst[7]),
        .I3(AND_Alu[7]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[7]_i_3_n_0 ),
        .O(\OUT_Alu_rd[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[7]_i_3 
       (.I0(SRL_Alu[7]),
        .I1(XOR_Alu[7]),
        .I2(decinst[9]),
        .I3(SLL_Alu[7]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_25),
        .O(\OUT_Alu_rd[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[8]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[8]),
        .I2(SUB_Alu[8]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[8]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[8]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[8]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[8]),
        .I2(decinst[7]),
        .I3(AND_Alu[8]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[8]_i_3_n_0 ),
        .O(\OUT_Alu_rd[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[8]_i_3 
       (.I0(SRL_Alu[8]),
        .I1(XOR_Alu[8]),
        .I2(decinst[9]),
        .I3(SLL_Alu[8]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_24),
        .O(\OUT_Alu_rd[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC88CC88D8DDD888)) 
    \OUT_Alu_rd[9]_i_1 
       (.I0(decinst[10]),
        .I1(SRA_Alu[9]),
        .I2(SUB_Alu[9]),
        .I3(decinst[11]),
        .I4(\OUT_Alu_rd[9]_i_2_n_0 ),
        .I5(\OUT_Alu_rd[31]_i_3_n_0 ),
        .O(OUT_Alu[9]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \OUT_Alu_rd[9]_i_2 
       (.I0(decinst[9]),
        .I1(OR_Alu[9]),
        .I2(decinst[7]),
        .I3(AND_Alu[9]),
        .I4(decinst[8]),
        .I5(\OUT_Alu_rd[9]_i_3_n_0 ),
        .O(\OUT_Alu_rd[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \OUT_Alu_rd[9]_i_3 
       (.I0(SRL_Alu[9]),
        .I1(XOR_Alu[9]),
        .I2(decinst[9]),
        .I3(SLL_Alu[9]),
        .I4(decinst[7]),
        .I5(ALU_add_inst_n_23),
        .O(\OUT_Alu_rd[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[0]),
        .Q(OUT_Alu_rd[0]),
        .R(p_0_in));
  MUXF7 \OUT_Alu_rd_reg[0]_i_2 
       (.I0(\OUT_Alu_rd[0]_i_3_n_0 ),
        .I1(\OUT_Alu_rd[0]_i_4_n_0 ),
        .O(\OUT_Alu_rd_reg[0]_i_2_n_0 ),
        .S(decinst[8]));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[10]),
        .Q(OUT_Alu_rd[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[11]),
        .Q(OUT_Alu_rd[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[12]),
        .Q(OUT_Alu_rd[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[13]),
        .Q(OUT_Alu_rd[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[14]),
        .Q(OUT_Alu_rd[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[15]),
        .Q(OUT_Alu_rd[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[16]),
        .Q(OUT_Alu_rd[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[17]),
        .Q(OUT_Alu_rd[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[18]),
        .Q(OUT_Alu_rd[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[19]),
        .Q(OUT_Alu_rd[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[1]),
        .Q(OUT_Alu_rd[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[20]),
        .Q(OUT_Alu_rd[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[21]),
        .Q(OUT_Alu_rd[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[22]),
        .Q(OUT_Alu_rd[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[23]),
        .Q(OUT_Alu_rd[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[24]),
        .Q(OUT_Alu_rd[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[25]),
        .Q(OUT_Alu_rd[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[26]),
        .Q(OUT_Alu_rd[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[27]),
        .Q(OUT_Alu_rd[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[28]),
        .Q(OUT_Alu_rd[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[29]),
        .Q(OUT_Alu_rd[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[2]),
        .Q(OUT_Alu_rd[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[30]),
        .Q(OUT_Alu_rd[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[31]),
        .Q(OUT_Alu_rd[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[3]),
        .Q(OUT_Alu_rd[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[4]),
        .Q(OUT_Alu_rd[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[5]),
        .Q(OUT_Alu_rd[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[6]),
        .Q(OUT_Alu_rd[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[7]),
        .Q(OUT_Alu_rd[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[8]),
        .Q(OUT_Alu_rd[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OUT_Alu_rd_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(OUT_Alu[9]),
        .Q(OUT_Alu_rd[9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLTU_Alu_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(BLTU_Alu),
        .Q(\SLTU_Alu_reg_n_0_[0] ),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \SLT_Alu[0]_i_1 
       (.I0(reset),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLT_Alu_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(BLT_Alu),
        .Q(SLT_Alu),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    cmp_INST_0
       (.I0(decinst[11]),
        .I1(cmp_INST_0_i_1_n_0),
        .I2(decinst[0]),
        .I3(decinst[10]),
        .I4(decinst[3]),
        .I5(decinst[2]),
        .O(cmp));
  LUT4 #(
    .INIT(16'h0080)) 
    cmp_INST_0_i_1
       (.I0(cmp_INST_0_i_2_n_0),
        .I1(decinst[5]),
        .I2(decinst[6]),
        .I3(decinst[4]),
        .O(cmp_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0305FC0AF3050C0A)) 
    cmp_INST_0_i_2
       (.I0(BEQ_Alu),
        .I1(BLT_Alu),
        .I2(decinst[8]),
        .I3(decinst[9]),
        .I4(decinst[7]),
        .I5(BLTU_Alu),
        .O(cmp_INST_0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    en_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(en_reg),
        .R(\is_rd_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4705054500000000)) 
    enz_31_INST_0
       (.I0(decinst[10]),
        .I1(decinst[5]),
        .I2(decinst[11]),
        .I3(decinst[7]),
        .I4(decinst[9]),
        .I5(is_rd_INST_0_i_1_n_0),
        .O(enz_31));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    is_inst_INST_0
       (.I0(is_inst_INST_0_i_1_n_0),
        .I1(decinst[0]),
        .I2(decinst[2]),
        .I3(decinst[3]),
        .I4(is_inst_reg[1]),
        .I5(is_inst_reg[0]),
        .O(is_inst));
  LUT6 #(
    .INIT(64'h10001000100010FF)) 
    is_inst_INST_0_i_1
       (.I0(is_rd_INST_0_i_3_n_0),
        .I1(decinst[6]),
        .I2(is_rd_INST_0_i_2_n_0),
        .I3(decinst[4]),
        .I4(is_inst_INST_0_i_2_n_0),
        .I5(is_inst_INST_0_i_3_n_0),
        .O(is_inst_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'hE)) 
    is_inst_INST_0_i_2
       (.I0(decinst[11]),
        .I1(decinst[10]),
        .O(is_inst_INST_0_i_2_n_0));
  LUT5 #(
    .INIT(32'h7F77FFFF)) 
    is_inst_INST_0_i_3
       (.I0(en),
        .I1(decinst[5]),
        .I2(decinst[9]),
        .I3(decinst[8]),
        .I4(decinst[6]),
        .O(is_inst_INST_0_i_3_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    \is_inst_reg[0]_i_1 
       (.I0(decinst[3]),
        .I1(decinst[2]),
        .I2(decinst[0]),
        .I3(is_inst_INST_0_i_1_n_0),
        .O(is_inst_nr));
  FDRE #(
    .INIT(1'b0)) 
    \is_inst_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(is_inst_nr),
        .Q(is_inst_reg[0]),
        .R(\is_rd_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \is_inst_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_inst_reg[0]),
        .Q(is_inst_reg[1]),
        .R(\is_rd_reg[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    is_rd_INST_0
       (.I0(is_rd_INST_0_i_1_n_0),
        .I1(is_rd_INST_0_i_2_n_0),
        .I2(is_rd_reg[1]),
        .I3(is_rd_reg[0]),
        .O(is_rd));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    is_rd_INST_0_i_1
       (.I0(decinst[2]),
        .I1(decinst[3]),
        .I2(decinst[6]),
        .I3(is_rd_INST_0_i_3_n_0),
        .I4(decinst[4]),
        .I5(decinst[0]),
        .O(is_rd_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h00089F0F)) 
    is_rd_INST_0_i_2
       (.I0(decinst[9]),
        .I1(decinst[7]),
        .I2(decinst[11]),
        .I3(decinst[5]),
        .I4(decinst[10]),
        .O(is_rd_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hEF00EF0FEFFFEF0F)) 
    is_rd_INST_0_i_3
       (.I0(decinst[10]),
        .I1(decinst[11]),
        .I2(en),
        .I3(decinst[8]),
        .I4(decinst[7]),
        .I5(sl_ok),
        .O(is_rd_INST_0_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    \is_rd_reg[1]_i_1 
       (.I0(reset),
        .I1(en),
        .O(\is_rd_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \is_rd_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(enz_31),
        .Q(is_rd_reg[0]),
        .R(\is_rd_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \is_rd_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(is_rd_reg[0]),
        .Q(is_rd_reg[1]),
        .R(\is_rd_reg[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[0]_INST_0 
       (.I0(OUT_Alu_rd[0]),
        .O(rd[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[10]_INST_0 
       (.I0(OUT_Alu_rd[10]),
        .O(rd[10]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[11]_INST_0 
       (.I0(OUT_Alu_rd[11]),
        .O(rd[11]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[12]_INST_0 
       (.I0(OUT_Alu_rd[12]),
        .O(rd[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[13]_INST_0 
       (.I0(OUT_Alu_rd[13]),
        .O(rd[13]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[14]_INST_0 
       (.I0(OUT_Alu_rd[14]),
        .O(rd[14]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[15]_INST_0 
       (.I0(OUT_Alu_rd[15]),
        .O(rd[15]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[16]_INST_0 
       (.I0(OUT_Alu_rd[16]),
        .O(rd[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[17]_INST_0 
       (.I0(OUT_Alu_rd[17]),
        .O(rd[17]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[18]_INST_0 
       (.I0(OUT_Alu_rd[18]),
        .O(rd[18]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[19]_INST_0 
       (.I0(OUT_Alu_rd[19]),
        .O(rd[19]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[1]_INST_0 
       (.I0(OUT_Alu_rd[1]),
        .O(rd[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[20]_INST_0 
       (.I0(OUT_Alu_rd[20]),
        .O(rd[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[21]_INST_0 
       (.I0(OUT_Alu_rd[21]),
        .O(rd[21]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[22]_INST_0 
       (.I0(OUT_Alu_rd[22]),
        .O(rd[22]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[23]_INST_0 
       (.I0(OUT_Alu_rd[23]),
        .O(rd[23]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[24]_INST_0 
       (.I0(OUT_Alu_rd[24]),
        .O(rd[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[25]_INST_0 
       (.I0(OUT_Alu_rd[25]),
        .O(rd[25]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[26]_INST_0 
       (.I0(OUT_Alu_rd[26]),
        .O(rd[26]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[27]_INST_0 
       (.I0(OUT_Alu_rd[27]),
        .O(rd[27]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[28]_INST_0 
       (.I0(OUT_Alu_rd[28]),
        .O(rd[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[29]_INST_0 
       (.I0(OUT_Alu_rd[29]),
        .O(rd[29]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[2]_INST_0 
       (.I0(OUT_Alu_rd[2]),
        .O(rd[2]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[30]_INST_0 
       (.I0(OUT_Alu_rd[30]),
        .O(rd[30]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[31]_INST_0 
       (.I0(OUT_Alu_rd[31]),
        .O(rd[31]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[3]_INST_0 
       (.I0(OUT_Alu_rd[3]),
        .O(rd[3]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[4]_INST_0 
       (.I0(OUT_Alu_rd[4]),
        .O(rd[4]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[5]_INST_0 
       (.I0(OUT_Alu_rd[5]),
        .O(rd[5]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[6]_INST_0 
       (.I0(OUT_Alu_rd[6]),
        .O(rd[6]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[7]_INST_0 
       (.I0(OUT_Alu_rd[7]),
        .O(rd[7]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[8]_INST_0 
       (.I0(OUT_Alu_rd[8]),
        .O(rd[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[9]_INST_0 
       (.I0(OUT_Alu_rd[9]),
        .O(rd[9]));
endmodule

(* REG_ALU = "1'b1" *) (* REG_OUT = "1'b1" *) 
module ALU_add
   (clk,
    reset,
    rs1,
    oper2,
    ADD_Alu);
  input clk;
  input reset;
  input [31:0]rs1;
  input [31:0]oper2;
  output [32:0]ADD_Alu;

  wire \<const0> ;
  wire [31:0]\^ADD_Alu ;
  wire \ADD_Alu[11]_i_2_n_0 ;
  wire \ADD_Alu[11]_i_3_n_0 ;
  wire \ADD_Alu[11]_i_4_n_0 ;
  wire \ADD_Alu[11]_i_5_n_0 ;
  wire \ADD_Alu[15]_i_2_n_0 ;
  wire \ADD_Alu[15]_i_3_n_0 ;
  wire \ADD_Alu[15]_i_4_n_0 ;
  wire \ADD_Alu[15]_i_5_n_0 ;
  wire \ADD_Alu[19]_i_2_n_0 ;
  wire \ADD_Alu[19]_i_3_n_0 ;
  wire \ADD_Alu[19]_i_4_n_0 ;
  wire \ADD_Alu[19]_i_5_n_0 ;
  wire \ADD_Alu[23]_i_2_n_0 ;
  wire \ADD_Alu[23]_i_3_n_0 ;
  wire \ADD_Alu[23]_i_4_n_0 ;
  wire \ADD_Alu[23]_i_5_n_0 ;
  wire \ADD_Alu[27]_i_2_n_0 ;
  wire \ADD_Alu[27]_i_3_n_0 ;
  wire \ADD_Alu[27]_i_4_n_0 ;
  wire \ADD_Alu[27]_i_5_n_0 ;
  wire \ADD_Alu[31]_i_3_n_0 ;
  wire \ADD_Alu[31]_i_4_n_0 ;
  wire \ADD_Alu[31]_i_5_n_0 ;
  wire \ADD_Alu[31]_i_6_n_0 ;
  wire \ADD_Alu[3]_i_2_n_0 ;
  wire \ADD_Alu[3]_i_3_n_0 ;
  wire \ADD_Alu[3]_i_4_n_0 ;
  wire \ADD_Alu[3]_i_5_n_0 ;
  wire \ADD_Alu[7]_i_2_n_0 ;
  wire \ADD_Alu[7]_i_3_n_0 ;
  wire \ADD_Alu[7]_i_4_n_0 ;
  wire \ADD_Alu[7]_i_5_n_0 ;
  wire \ADD_Alu_reg[11]_i_1_n_0 ;
  wire \ADD_Alu_reg[11]_i_1_n_1 ;
  wire \ADD_Alu_reg[11]_i_1_n_2 ;
  wire \ADD_Alu_reg[11]_i_1_n_3 ;
  wire \ADD_Alu_reg[15]_i_1_n_0 ;
  wire \ADD_Alu_reg[15]_i_1_n_1 ;
  wire \ADD_Alu_reg[15]_i_1_n_2 ;
  wire \ADD_Alu_reg[15]_i_1_n_3 ;
  wire \ADD_Alu_reg[19]_i_1_n_0 ;
  wire \ADD_Alu_reg[19]_i_1_n_1 ;
  wire \ADD_Alu_reg[19]_i_1_n_2 ;
  wire \ADD_Alu_reg[19]_i_1_n_3 ;
  wire \ADD_Alu_reg[23]_i_1_n_0 ;
  wire \ADD_Alu_reg[23]_i_1_n_1 ;
  wire \ADD_Alu_reg[23]_i_1_n_2 ;
  wire \ADD_Alu_reg[23]_i_1_n_3 ;
  wire \ADD_Alu_reg[27]_i_1_n_0 ;
  wire \ADD_Alu_reg[27]_i_1_n_1 ;
  wire \ADD_Alu_reg[27]_i_1_n_2 ;
  wire \ADD_Alu_reg[27]_i_1_n_3 ;
  wire \ADD_Alu_reg[31]_i_2_n_1 ;
  wire \ADD_Alu_reg[31]_i_2_n_2 ;
  wire \ADD_Alu_reg[31]_i_2_n_3 ;
  wire \ADD_Alu_reg[3]_i_1_n_0 ;
  wire \ADD_Alu_reg[3]_i_1_n_1 ;
  wire \ADD_Alu_reg[3]_i_1_n_2 ;
  wire \ADD_Alu_reg[3]_i_1_n_3 ;
  wire \ADD_Alu_reg[7]_i_1_n_0 ;
  wire \ADD_Alu_reg[7]_i_1_n_1 ;
  wire \ADD_Alu_reg[7]_i_1_n_2 ;
  wire \ADD_Alu_reg[7]_i_1_n_3 ;
  wire clk;
  wire [31:0]oper2;
  wire p_0_in;
  wire [31:0]p_1_in;
  wire reset;
  wire [31:0]rs1;
  wire [3:3]\NLW_ADD_Alu_reg[31]_i_2_CO_UNCONNECTED ;

  assign ADD_Alu[32] = \<const0> ;
  assign ADD_Alu[31:0] = \^ADD_Alu [31:0];
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[11]_i_2 
       (.I0(rs1[11]),
        .I1(oper2[11]),
        .O(\ADD_Alu[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[11]_i_3 
       (.I0(rs1[10]),
        .I1(oper2[10]),
        .O(\ADD_Alu[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[11]_i_4 
       (.I0(rs1[9]),
        .I1(oper2[9]),
        .O(\ADD_Alu[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[11]_i_5 
       (.I0(rs1[8]),
        .I1(oper2[8]),
        .O(\ADD_Alu[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[15]_i_2 
       (.I0(rs1[15]),
        .I1(oper2[15]),
        .O(\ADD_Alu[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[15]_i_3 
       (.I0(rs1[14]),
        .I1(oper2[14]),
        .O(\ADD_Alu[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[15]_i_4 
       (.I0(rs1[13]),
        .I1(oper2[13]),
        .O(\ADD_Alu[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[15]_i_5 
       (.I0(rs1[12]),
        .I1(oper2[12]),
        .O(\ADD_Alu[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[19]_i_2 
       (.I0(rs1[19]),
        .I1(oper2[19]),
        .O(\ADD_Alu[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[19]_i_3 
       (.I0(rs1[18]),
        .I1(oper2[18]),
        .O(\ADD_Alu[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[19]_i_4 
       (.I0(rs1[17]),
        .I1(oper2[17]),
        .O(\ADD_Alu[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[19]_i_5 
       (.I0(rs1[16]),
        .I1(oper2[16]),
        .O(\ADD_Alu[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[23]_i_2 
       (.I0(rs1[23]),
        .I1(oper2[23]),
        .O(\ADD_Alu[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[23]_i_3 
       (.I0(rs1[22]),
        .I1(oper2[22]),
        .O(\ADD_Alu[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[23]_i_4 
       (.I0(rs1[21]),
        .I1(oper2[21]),
        .O(\ADD_Alu[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[23]_i_5 
       (.I0(rs1[20]),
        .I1(oper2[20]),
        .O(\ADD_Alu[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[27]_i_2 
       (.I0(rs1[27]),
        .I1(oper2[27]),
        .O(\ADD_Alu[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[27]_i_3 
       (.I0(rs1[26]),
        .I1(oper2[26]),
        .O(\ADD_Alu[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[27]_i_4 
       (.I0(rs1[25]),
        .I1(oper2[25]),
        .O(\ADD_Alu[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[27]_i_5 
       (.I0(rs1[24]),
        .I1(oper2[24]),
        .O(\ADD_Alu[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ADD_Alu[31]_i_1 
       (.I0(reset),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[31]_i_3 
       (.I0(rs1[31]),
        .I1(oper2[31]),
        .O(\ADD_Alu[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[31]_i_4 
       (.I0(rs1[30]),
        .I1(oper2[30]),
        .O(\ADD_Alu[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[31]_i_5 
       (.I0(rs1[29]),
        .I1(oper2[29]),
        .O(\ADD_Alu[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[31]_i_6 
       (.I0(rs1[28]),
        .I1(oper2[28]),
        .O(\ADD_Alu[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[3]_i_2 
       (.I0(rs1[3]),
        .I1(oper2[3]),
        .O(\ADD_Alu[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[3]_i_3 
       (.I0(rs1[2]),
        .I1(oper2[2]),
        .O(\ADD_Alu[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[3]_i_4 
       (.I0(rs1[1]),
        .I1(oper2[1]),
        .O(\ADD_Alu[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[3]_i_5 
       (.I0(rs1[0]),
        .I1(oper2[0]),
        .O(\ADD_Alu[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[7]_i_2 
       (.I0(rs1[7]),
        .I1(oper2[7]),
        .O(\ADD_Alu[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[7]_i_3 
       (.I0(rs1[6]),
        .I1(oper2[6]),
        .O(\ADD_Alu[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[7]_i_4 
       (.I0(rs1[5]),
        .I1(oper2[5]),
        .O(\ADD_Alu[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ADD_Alu[7]_i_5 
       (.I0(rs1[4]),
        .I1(oper2[4]),
        .O(\ADD_Alu[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(\^ADD_Alu [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[10]),
        .Q(\^ADD_Alu [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[11]),
        .Q(\^ADD_Alu [11]),
        .R(p_0_in));
  CARRY4 \ADD_Alu_reg[11]_i_1 
       (.CI(\ADD_Alu_reg[7]_i_1_n_0 ),
        .CO({\ADD_Alu_reg[11]_i_1_n_0 ,\ADD_Alu_reg[11]_i_1_n_1 ,\ADD_Alu_reg[11]_i_1_n_2 ,\ADD_Alu_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[11:8]),
        .O(p_1_in[11:8]),
        .S({\ADD_Alu[11]_i_2_n_0 ,\ADD_Alu[11]_i_3_n_0 ,\ADD_Alu[11]_i_4_n_0 ,\ADD_Alu[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[12]),
        .Q(\^ADD_Alu [12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[13]),
        .Q(\^ADD_Alu [13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[14]),
        .Q(\^ADD_Alu [14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[15]),
        .Q(\^ADD_Alu [15]),
        .R(p_0_in));
  CARRY4 \ADD_Alu_reg[15]_i_1 
       (.CI(\ADD_Alu_reg[11]_i_1_n_0 ),
        .CO({\ADD_Alu_reg[15]_i_1_n_0 ,\ADD_Alu_reg[15]_i_1_n_1 ,\ADD_Alu_reg[15]_i_1_n_2 ,\ADD_Alu_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[15:12]),
        .O(p_1_in[15:12]),
        .S({\ADD_Alu[15]_i_2_n_0 ,\ADD_Alu[15]_i_3_n_0 ,\ADD_Alu[15]_i_4_n_0 ,\ADD_Alu[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[16]),
        .Q(\^ADD_Alu [16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[17]),
        .Q(\^ADD_Alu [17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[18]),
        .Q(\^ADD_Alu [18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[19]),
        .Q(\^ADD_Alu [19]),
        .R(p_0_in));
  CARRY4 \ADD_Alu_reg[19]_i_1 
       (.CI(\ADD_Alu_reg[15]_i_1_n_0 ),
        .CO({\ADD_Alu_reg[19]_i_1_n_0 ,\ADD_Alu_reg[19]_i_1_n_1 ,\ADD_Alu_reg[19]_i_1_n_2 ,\ADD_Alu_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[19:16]),
        .O(p_1_in[19:16]),
        .S({\ADD_Alu[19]_i_2_n_0 ,\ADD_Alu[19]_i_3_n_0 ,\ADD_Alu[19]_i_4_n_0 ,\ADD_Alu[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(\^ADD_Alu [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[20]),
        .Q(\^ADD_Alu [20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[21]),
        .Q(\^ADD_Alu [21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[22]),
        .Q(\^ADD_Alu [22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[23]),
        .Q(\^ADD_Alu [23]),
        .R(p_0_in));
  CARRY4 \ADD_Alu_reg[23]_i_1 
       (.CI(\ADD_Alu_reg[19]_i_1_n_0 ),
        .CO({\ADD_Alu_reg[23]_i_1_n_0 ,\ADD_Alu_reg[23]_i_1_n_1 ,\ADD_Alu_reg[23]_i_1_n_2 ,\ADD_Alu_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[23:20]),
        .O(p_1_in[23:20]),
        .S({\ADD_Alu[23]_i_2_n_0 ,\ADD_Alu[23]_i_3_n_0 ,\ADD_Alu[23]_i_4_n_0 ,\ADD_Alu[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[24]),
        .Q(\^ADD_Alu [24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[25]),
        .Q(\^ADD_Alu [25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[26]),
        .Q(\^ADD_Alu [26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[27]),
        .Q(\^ADD_Alu [27]),
        .R(p_0_in));
  CARRY4 \ADD_Alu_reg[27]_i_1 
       (.CI(\ADD_Alu_reg[23]_i_1_n_0 ),
        .CO({\ADD_Alu_reg[27]_i_1_n_0 ,\ADD_Alu_reg[27]_i_1_n_1 ,\ADD_Alu_reg[27]_i_1_n_2 ,\ADD_Alu_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[27:24]),
        .O(p_1_in[27:24]),
        .S({\ADD_Alu[27]_i_2_n_0 ,\ADD_Alu[27]_i_3_n_0 ,\ADD_Alu[27]_i_4_n_0 ,\ADD_Alu[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[28]),
        .Q(\^ADD_Alu [28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[29]),
        .Q(\^ADD_Alu [29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(\^ADD_Alu [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[30]),
        .Q(\^ADD_Alu [30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[31]),
        .Q(\^ADD_Alu [31]),
        .R(p_0_in));
  CARRY4 \ADD_Alu_reg[31]_i_2 
       (.CI(\ADD_Alu_reg[27]_i_1_n_0 ),
        .CO({\NLW_ADD_Alu_reg[31]_i_2_CO_UNCONNECTED [3],\ADD_Alu_reg[31]_i_2_n_1 ,\ADD_Alu_reg[31]_i_2_n_2 ,\ADD_Alu_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,rs1[30:28]}),
        .O(p_1_in[31:28]),
        .S({\ADD_Alu[31]_i_3_n_0 ,\ADD_Alu[31]_i_4_n_0 ,\ADD_Alu[31]_i_5_n_0 ,\ADD_Alu[31]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(\^ADD_Alu [3]),
        .R(p_0_in));
  CARRY4 \ADD_Alu_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ADD_Alu_reg[3]_i_1_n_0 ,\ADD_Alu_reg[3]_i_1_n_1 ,\ADD_Alu_reg[3]_i_1_n_2 ,\ADD_Alu_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[3:0]),
        .O(p_1_in[3:0]),
        .S({\ADD_Alu[3]_i_2_n_0 ,\ADD_Alu[3]_i_3_n_0 ,\ADD_Alu[3]_i_4_n_0 ,\ADD_Alu[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(\^ADD_Alu [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(\^ADD_Alu [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(\^ADD_Alu [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(\^ADD_Alu [7]),
        .R(p_0_in));
  CARRY4 \ADD_Alu_reg[7]_i_1 
       (.CI(\ADD_Alu_reg[3]_i_1_n_0 ),
        .CO({\ADD_Alu_reg[7]_i_1_n_0 ,\ADD_Alu_reg[7]_i_1_n_1 ,\ADD_Alu_reg[7]_i_1_n_2 ,\ADD_Alu_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[7:4]),
        .O(p_1_in[7:4]),
        .S({\ADD_Alu[7]_i_2_n_0 ,\ADD_Alu[7]_i_3_n_0 ,\ADD_Alu[7]_i_4_n_0 ,\ADD_Alu[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[8]),
        .Q(\^ADD_Alu [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \ADD_Alu_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[9]),
        .Q(\^ADD_Alu [9]),
        .R(p_0_in));
  GND GND
       (.G(\<const0> ));
endmodule

(* REG_ALU = "1'b1" *) (* REG_OUT = "1'b1" *) 
module ALU_and
   (clk,
    reset,
    rs1,
    oper2,
    AND_Alu);
  input clk;
  input reset;
  input [31:0]rs1;
  input [31:0]oper2;
  output [31:0]AND_Alu;

  wire [31:0]AND_Alu;
  wire \AND_Alu[0]_i_1_n_0 ;
  wire \AND_Alu[10]_i_1_n_0 ;
  wire \AND_Alu[11]_i_1_n_0 ;
  wire \AND_Alu[12]_i_1_n_0 ;
  wire \AND_Alu[13]_i_1_n_0 ;
  wire \AND_Alu[14]_i_1_n_0 ;
  wire \AND_Alu[15]_i_1_n_0 ;
  wire \AND_Alu[16]_i_1_n_0 ;
  wire \AND_Alu[17]_i_1_n_0 ;
  wire \AND_Alu[18]_i_1_n_0 ;
  wire \AND_Alu[19]_i_1_n_0 ;
  wire \AND_Alu[1]_i_1_n_0 ;
  wire \AND_Alu[20]_i_1_n_0 ;
  wire \AND_Alu[21]_i_1_n_0 ;
  wire \AND_Alu[22]_i_1_n_0 ;
  wire \AND_Alu[23]_i_1_n_0 ;
  wire \AND_Alu[24]_i_1_n_0 ;
  wire \AND_Alu[25]_i_1_n_0 ;
  wire \AND_Alu[26]_i_1_n_0 ;
  wire \AND_Alu[27]_i_1_n_0 ;
  wire \AND_Alu[28]_i_1_n_0 ;
  wire \AND_Alu[29]_i_1_n_0 ;
  wire \AND_Alu[2]_i_1_n_0 ;
  wire \AND_Alu[30]_i_1_n_0 ;
  wire \AND_Alu[31]_i_2_n_0 ;
  wire \AND_Alu[3]_i_1_n_0 ;
  wire \AND_Alu[4]_i_1_n_0 ;
  wire \AND_Alu[5]_i_1_n_0 ;
  wire \AND_Alu[6]_i_1_n_0 ;
  wire \AND_Alu[7]_i_1_n_0 ;
  wire \AND_Alu[8]_i_1_n_0 ;
  wire \AND_Alu[9]_i_1_n_0 ;
  wire clk;
  wire [31:0]oper2;
  wire p_0_in;
  wire reset;
  wire [31:0]rs1;

  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[0]_i_1 
       (.I0(rs1[0]),
        .I1(oper2[0]),
        .O(\AND_Alu[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[10]_i_1 
       (.I0(rs1[10]),
        .I1(oper2[10]),
        .O(\AND_Alu[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[11]_i_1 
       (.I0(rs1[11]),
        .I1(oper2[11]),
        .O(\AND_Alu[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[12]_i_1 
       (.I0(rs1[12]),
        .I1(oper2[12]),
        .O(\AND_Alu[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[13]_i_1 
       (.I0(rs1[13]),
        .I1(oper2[13]),
        .O(\AND_Alu[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[14]_i_1 
       (.I0(rs1[14]),
        .I1(oper2[14]),
        .O(\AND_Alu[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[15]_i_1 
       (.I0(rs1[15]),
        .I1(oper2[15]),
        .O(\AND_Alu[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[16]_i_1 
       (.I0(rs1[16]),
        .I1(oper2[16]),
        .O(\AND_Alu[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[17]_i_1 
       (.I0(rs1[17]),
        .I1(oper2[17]),
        .O(\AND_Alu[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[18]_i_1 
       (.I0(rs1[18]),
        .I1(oper2[18]),
        .O(\AND_Alu[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[19]_i_1 
       (.I0(rs1[19]),
        .I1(oper2[19]),
        .O(\AND_Alu[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[1]_i_1 
       (.I0(rs1[1]),
        .I1(oper2[1]),
        .O(\AND_Alu[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[20]_i_1 
       (.I0(rs1[20]),
        .I1(oper2[20]),
        .O(\AND_Alu[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[21]_i_1 
       (.I0(rs1[21]),
        .I1(oper2[21]),
        .O(\AND_Alu[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[22]_i_1 
       (.I0(rs1[22]),
        .I1(oper2[22]),
        .O(\AND_Alu[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[23]_i_1 
       (.I0(rs1[23]),
        .I1(oper2[23]),
        .O(\AND_Alu[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[24]_i_1 
       (.I0(rs1[24]),
        .I1(oper2[24]),
        .O(\AND_Alu[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[25]_i_1 
       (.I0(rs1[25]),
        .I1(oper2[25]),
        .O(\AND_Alu[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[26]_i_1 
       (.I0(rs1[26]),
        .I1(oper2[26]),
        .O(\AND_Alu[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[27]_i_1 
       (.I0(rs1[27]),
        .I1(oper2[27]),
        .O(\AND_Alu[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[28]_i_1 
       (.I0(rs1[28]),
        .I1(oper2[28]),
        .O(\AND_Alu[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[29]_i_1 
       (.I0(rs1[29]),
        .I1(oper2[29]),
        .O(\AND_Alu[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[2]_i_1 
       (.I0(rs1[2]),
        .I1(oper2[2]),
        .O(\AND_Alu[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[30]_i_1 
       (.I0(rs1[30]),
        .I1(oper2[30]),
        .O(\AND_Alu[30]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \AND_Alu[31]_i_1 
       (.I0(reset),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[31]_i_2 
       (.I0(rs1[31]),
        .I1(oper2[31]),
        .O(\AND_Alu[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[3]_i_1 
       (.I0(rs1[3]),
        .I1(oper2[3]),
        .O(\AND_Alu[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[4]_i_1 
       (.I0(rs1[4]),
        .I1(oper2[4]),
        .O(\AND_Alu[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[5]_i_1 
       (.I0(rs1[5]),
        .I1(oper2[5]),
        .O(\AND_Alu[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[6]_i_1 
       (.I0(rs1[6]),
        .I1(oper2[6]),
        .O(\AND_Alu[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[7]_i_1 
       (.I0(rs1[7]),
        .I1(oper2[7]),
        .O(\AND_Alu[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[8]_i_1 
       (.I0(rs1[8]),
        .I1(oper2[8]),
        .O(\AND_Alu[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AND_Alu[9]_i_1 
       (.I0(rs1[9]),
        .I1(oper2[9]),
        .O(\AND_Alu[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[0]_i_1_n_0 ),
        .Q(AND_Alu[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[10]_i_1_n_0 ),
        .Q(AND_Alu[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[11]_i_1_n_0 ),
        .Q(AND_Alu[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[12]_i_1_n_0 ),
        .Q(AND_Alu[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[13]_i_1_n_0 ),
        .Q(AND_Alu[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[14]_i_1_n_0 ),
        .Q(AND_Alu[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[15]_i_1_n_0 ),
        .Q(AND_Alu[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[16]_i_1_n_0 ),
        .Q(AND_Alu[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[17]_i_1_n_0 ),
        .Q(AND_Alu[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[18]_i_1_n_0 ),
        .Q(AND_Alu[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[19]_i_1_n_0 ),
        .Q(AND_Alu[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[1]_i_1_n_0 ),
        .Q(AND_Alu[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[20]_i_1_n_0 ),
        .Q(AND_Alu[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[21]_i_1_n_0 ),
        .Q(AND_Alu[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[22]_i_1_n_0 ),
        .Q(AND_Alu[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[23]_i_1_n_0 ),
        .Q(AND_Alu[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[24]_i_1_n_0 ),
        .Q(AND_Alu[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[25]_i_1_n_0 ),
        .Q(AND_Alu[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[26]_i_1_n_0 ),
        .Q(AND_Alu[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[27]_i_1_n_0 ),
        .Q(AND_Alu[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[28]_i_1_n_0 ),
        .Q(AND_Alu[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[29]_i_1_n_0 ),
        .Q(AND_Alu[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[2]_i_1_n_0 ),
        .Q(AND_Alu[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[30]_i_1_n_0 ),
        .Q(AND_Alu[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[31]_i_2_n_0 ),
        .Q(AND_Alu[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[3]_i_1_n_0 ),
        .Q(AND_Alu[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[4]_i_1_n_0 ),
        .Q(AND_Alu[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[5]_i_1_n_0 ),
        .Q(AND_Alu[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[6]_i_1_n_0 ),
        .Q(AND_Alu[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[7]_i_1_n_0 ),
        .Q(AND_Alu[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[8]_i_1_n_0 ),
        .Q(AND_Alu[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \AND_Alu_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\AND_Alu[9]_i_1_n_0 ),
        .Q(AND_Alu[9]),
        .R(p_0_in));
endmodule

(* REG_ALU = "1'b1" *) (* REG_OUT = "1'b1" *) 
module ALU_beq
   (clk,
    reset,
    rs1,
    oper2,
    BEQ_Alu);
  input clk;
  input reset;
  input [31:0]rs1;
  input [31:0]oper2;
  output BEQ_Alu;

  wire BEQ_Alu;
  wire BEQ_Alu_INST_0_i_10_n_0;
  wire BEQ_Alu_INST_0_i_11_n_0;
  wire BEQ_Alu_INST_0_i_12_n_0;
  wire BEQ_Alu_INST_0_i_13_n_0;
  wire BEQ_Alu_INST_0_i_1_n_0;
  wire BEQ_Alu_INST_0_i_1_n_1;
  wire BEQ_Alu_INST_0_i_1_n_2;
  wire BEQ_Alu_INST_0_i_1_n_3;
  wire BEQ_Alu_INST_0_i_2_n_0;
  wire BEQ_Alu_INST_0_i_3_n_0;
  wire BEQ_Alu_INST_0_i_4_n_0;
  wire BEQ_Alu_INST_0_i_5_n_0;
  wire BEQ_Alu_INST_0_i_5_n_1;
  wire BEQ_Alu_INST_0_i_5_n_2;
  wire BEQ_Alu_INST_0_i_5_n_3;
  wire BEQ_Alu_INST_0_i_6_n_0;
  wire BEQ_Alu_INST_0_i_7_n_0;
  wire BEQ_Alu_INST_0_i_8_n_0;
  wire BEQ_Alu_INST_0_i_9_n_0;
  wire BEQ_Alu_INST_0_n_2;
  wire BEQ_Alu_INST_0_n_3;
  wire [31:0]oper2;
  wire [31:0]rs1;
  wire [3:3]NLW_BEQ_Alu_INST_0_CO_UNCONNECTED;
  wire [3:0]NLW_BEQ_Alu_INST_0_O_UNCONNECTED;
  wire [3:0]NLW_BEQ_Alu_INST_0_i_1_O_UNCONNECTED;
  wire [3:0]NLW_BEQ_Alu_INST_0_i_5_O_UNCONNECTED;

  CARRY4 BEQ_Alu_INST_0
       (.CI(BEQ_Alu_INST_0_i_1_n_0),
        .CO({NLW_BEQ_Alu_INST_0_CO_UNCONNECTED[3],BEQ_Alu,BEQ_Alu_INST_0_n_2,BEQ_Alu_INST_0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_BEQ_Alu_INST_0_O_UNCONNECTED[3:0]),
        .S({1'b0,BEQ_Alu_INST_0_i_2_n_0,BEQ_Alu_INST_0_i_3_n_0,BEQ_Alu_INST_0_i_4_n_0}));
  CARRY4 BEQ_Alu_INST_0_i_1
       (.CI(BEQ_Alu_INST_0_i_5_n_0),
        .CO({BEQ_Alu_INST_0_i_1_n_0,BEQ_Alu_INST_0_i_1_n_1,BEQ_Alu_INST_0_i_1_n_2,BEQ_Alu_INST_0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_BEQ_Alu_INST_0_i_1_O_UNCONNECTED[3:0]),
        .S({BEQ_Alu_INST_0_i_6_n_0,BEQ_Alu_INST_0_i_7_n_0,BEQ_Alu_INST_0_i_8_n_0,BEQ_Alu_INST_0_i_9_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    BEQ_Alu_INST_0_i_10
       (.I0(rs1[9]),
        .I1(oper2[9]),
        .I2(oper2[11]),
        .I3(rs1[11]),
        .I4(oper2[10]),
        .I5(rs1[10]),
        .O(BEQ_Alu_INST_0_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    BEQ_Alu_INST_0_i_11
       (.I0(rs1[6]),
        .I1(oper2[6]),
        .I2(oper2[8]),
        .I3(rs1[8]),
        .I4(oper2[7]),
        .I5(rs1[7]),
        .O(BEQ_Alu_INST_0_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    BEQ_Alu_INST_0_i_12
       (.I0(rs1[3]),
        .I1(oper2[3]),
        .I2(oper2[5]),
        .I3(rs1[5]),
        .I4(oper2[4]),
        .I5(rs1[4]),
        .O(BEQ_Alu_INST_0_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    BEQ_Alu_INST_0_i_13
       (.I0(rs1[0]),
        .I1(oper2[0]),
        .I2(oper2[2]),
        .I3(rs1[2]),
        .I4(oper2[1]),
        .I5(rs1[1]),
        .O(BEQ_Alu_INST_0_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BEQ_Alu_INST_0_i_2
       (.I0(rs1[30]),
        .I1(oper2[30]),
        .I2(rs1[31]),
        .I3(oper2[31]),
        .O(BEQ_Alu_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    BEQ_Alu_INST_0_i_3
       (.I0(rs1[27]),
        .I1(oper2[27]),
        .I2(oper2[29]),
        .I3(rs1[29]),
        .I4(oper2[28]),
        .I5(rs1[28]),
        .O(BEQ_Alu_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    BEQ_Alu_INST_0_i_4
       (.I0(rs1[24]),
        .I1(oper2[24]),
        .I2(oper2[26]),
        .I3(rs1[26]),
        .I4(oper2[25]),
        .I5(rs1[25]),
        .O(BEQ_Alu_INST_0_i_4_n_0));
  CARRY4 BEQ_Alu_INST_0_i_5
       (.CI(1'b0),
        .CO({BEQ_Alu_INST_0_i_5_n_0,BEQ_Alu_INST_0_i_5_n_1,BEQ_Alu_INST_0_i_5_n_2,BEQ_Alu_INST_0_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_BEQ_Alu_INST_0_i_5_O_UNCONNECTED[3:0]),
        .S({BEQ_Alu_INST_0_i_10_n_0,BEQ_Alu_INST_0_i_11_n_0,BEQ_Alu_INST_0_i_12_n_0,BEQ_Alu_INST_0_i_13_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    BEQ_Alu_INST_0_i_6
       (.I0(rs1[21]),
        .I1(oper2[21]),
        .I2(oper2[23]),
        .I3(rs1[23]),
        .I4(oper2[22]),
        .I5(rs1[22]),
        .O(BEQ_Alu_INST_0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    BEQ_Alu_INST_0_i_7
       (.I0(rs1[18]),
        .I1(oper2[18]),
        .I2(oper2[20]),
        .I3(rs1[20]),
        .I4(oper2[19]),
        .I5(rs1[19]),
        .O(BEQ_Alu_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    BEQ_Alu_INST_0_i_8
       (.I0(rs1[15]),
        .I1(oper2[15]),
        .I2(oper2[17]),
        .I3(rs1[17]),
        .I4(oper2[16]),
        .I5(rs1[16]),
        .O(BEQ_Alu_INST_0_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    BEQ_Alu_INST_0_i_9
       (.I0(rs1[12]),
        .I1(oper2[12]),
        .I2(oper2[14]),
        .I3(rs1[14]),
        .I4(oper2[13]),
        .I5(rs1[13]),
        .O(BEQ_Alu_INST_0_i_9_n_0));
endmodule

(* REG_ALU = "1'b1" *) (* REG_OUT = "1'b1" *) 
module ALU_blt
   (clk,
    reset,
    rs1,
    oper2,
    BLT_Alu);
  input clk;
  input reset;
  input [31:0]rs1;
  input [31:0]oper2;
  output BLT_Alu;

  wire BLT_Alu;
  wire BLT_Alu_INST_0_i_10_n_0;
  wire BLT_Alu_INST_0_i_10_n_1;
  wire BLT_Alu_INST_0_i_10_n_2;
  wire BLT_Alu_INST_0_i_10_n_3;
  wire BLT_Alu_INST_0_i_11_n_0;
  wire BLT_Alu_INST_0_i_12_n_0;
  wire BLT_Alu_INST_0_i_13_n_0;
  wire BLT_Alu_INST_0_i_14_n_0;
  wire BLT_Alu_INST_0_i_15_n_0;
  wire BLT_Alu_INST_0_i_16_n_0;
  wire BLT_Alu_INST_0_i_17_n_0;
  wire BLT_Alu_INST_0_i_18_n_0;
  wire BLT_Alu_INST_0_i_19_n_0;
  wire BLT_Alu_INST_0_i_19_n_1;
  wire BLT_Alu_INST_0_i_19_n_2;
  wire BLT_Alu_INST_0_i_19_n_3;
  wire BLT_Alu_INST_0_i_1_n_0;
  wire BLT_Alu_INST_0_i_1_n_1;
  wire BLT_Alu_INST_0_i_1_n_2;
  wire BLT_Alu_INST_0_i_1_n_3;
  wire BLT_Alu_INST_0_i_20_n_0;
  wire BLT_Alu_INST_0_i_21_n_0;
  wire BLT_Alu_INST_0_i_22_n_0;
  wire BLT_Alu_INST_0_i_23_n_0;
  wire BLT_Alu_INST_0_i_24_n_0;
  wire BLT_Alu_INST_0_i_25_n_0;
  wire BLT_Alu_INST_0_i_26_n_0;
  wire BLT_Alu_INST_0_i_27_n_0;
  wire BLT_Alu_INST_0_i_28_n_0;
  wire BLT_Alu_INST_0_i_29_n_0;
  wire BLT_Alu_INST_0_i_2_n_0;
  wire BLT_Alu_INST_0_i_30_n_0;
  wire BLT_Alu_INST_0_i_31_n_0;
  wire BLT_Alu_INST_0_i_32_n_0;
  wire BLT_Alu_INST_0_i_33_n_0;
  wire BLT_Alu_INST_0_i_34_n_0;
  wire BLT_Alu_INST_0_i_35_n_0;
  wire BLT_Alu_INST_0_i_3_n_0;
  wire BLT_Alu_INST_0_i_4_n_0;
  wire BLT_Alu_INST_0_i_5_n_0;
  wire BLT_Alu_INST_0_i_6_n_0;
  wire BLT_Alu_INST_0_i_7_n_0;
  wire BLT_Alu_INST_0_i_8_n_0;
  wire BLT_Alu_INST_0_i_9_n_0;
  wire BLT_Alu_INST_0_n_1;
  wire BLT_Alu_INST_0_n_2;
  wire BLT_Alu_INST_0_n_3;
  wire [31:0]oper2;
  wire [31:0]rs1;
  wire [3:0]NLW_BLT_Alu_INST_0_O_UNCONNECTED;
  wire [3:0]NLW_BLT_Alu_INST_0_i_1_O_UNCONNECTED;
  wire [3:0]NLW_BLT_Alu_INST_0_i_10_O_UNCONNECTED;
  wire [3:0]NLW_BLT_Alu_INST_0_i_19_O_UNCONNECTED;

  CARRY4 BLT_Alu_INST_0
       (.CI(BLT_Alu_INST_0_i_1_n_0),
        .CO({BLT_Alu,BLT_Alu_INST_0_n_1,BLT_Alu_INST_0_n_2,BLT_Alu_INST_0_n_3}),
        .CYINIT(1'b0),
        .DI({BLT_Alu_INST_0_i_2_n_0,BLT_Alu_INST_0_i_3_n_0,BLT_Alu_INST_0_i_4_n_0,BLT_Alu_INST_0_i_5_n_0}),
        .O(NLW_BLT_Alu_INST_0_O_UNCONNECTED[3:0]),
        .S({BLT_Alu_INST_0_i_6_n_0,BLT_Alu_INST_0_i_7_n_0,BLT_Alu_INST_0_i_8_n_0,BLT_Alu_INST_0_i_9_n_0}));
  CARRY4 BLT_Alu_INST_0_i_1
       (.CI(BLT_Alu_INST_0_i_10_n_0),
        .CO({BLT_Alu_INST_0_i_1_n_0,BLT_Alu_INST_0_i_1_n_1,BLT_Alu_INST_0_i_1_n_2,BLT_Alu_INST_0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({BLT_Alu_INST_0_i_11_n_0,BLT_Alu_INST_0_i_12_n_0,BLT_Alu_INST_0_i_13_n_0,BLT_Alu_INST_0_i_14_n_0}),
        .O(NLW_BLT_Alu_INST_0_i_1_O_UNCONNECTED[3:0]),
        .S({BLT_Alu_INST_0_i_15_n_0,BLT_Alu_INST_0_i_16_n_0,BLT_Alu_INST_0_i_17_n_0,BLT_Alu_INST_0_i_18_n_0}));
  CARRY4 BLT_Alu_INST_0_i_10
       (.CI(BLT_Alu_INST_0_i_19_n_0),
        .CO({BLT_Alu_INST_0_i_10_n_0,BLT_Alu_INST_0_i_10_n_1,BLT_Alu_INST_0_i_10_n_2,BLT_Alu_INST_0_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({BLT_Alu_INST_0_i_20_n_0,BLT_Alu_INST_0_i_21_n_0,BLT_Alu_INST_0_i_22_n_0,BLT_Alu_INST_0_i_23_n_0}),
        .O(NLW_BLT_Alu_INST_0_i_10_O_UNCONNECTED[3:0]),
        .S({BLT_Alu_INST_0_i_24_n_0,BLT_Alu_INST_0_i_25_n_0,BLT_Alu_INST_0_i_26_n_0,BLT_Alu_INST_0_i_27_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_11
       (.I0(oper2[22]),
        .I1(rs1[22]),
        .I2(rs1[23]),
        .I3(oper2[23]),
        .O(BLT_Alu_INST_0_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_12
       (.I0(oper2[20]),
        .I1(rs1[20]),
        .I2(rs1[21]),
        .I3(oper2[21]),
        .O(BLT_Alu_INST_0_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_13
       (.I0(oper2[18]),
        .I1(rs1[18]),
        .I2(rs1[19]),
        .I3(oper2[19]),
        .O(BLT_Alu_INST_0_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_14
       (.I0(oper2[16]),
        .I1(rs1[16]),
        .I2(rs1[17]),
        .I3(oper2[17]),
        .O(BLT_Alu_INST_0_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_15
       (.I0(oper2[22]),
        .I1(rs1[22]),
        .I2(oper2[23]),
        .I3(rs1[23]),
        .O(BLT_Alu_INST_0_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_16
       (.I0(oper2[20]),
        .I1(rs1[20]),
        .I2(oper2[21]),
        .I3(rs1[21]),
        .O(BLT_Alu_INST_0_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_17
       (.I0(oper2[18]),
        .I1(rs1[18]),
        .I2(oper2[19]),
        .I3(rs1[19]),
        .O(BLT_Alu_INST_0_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_18
       (.I0(oper2[16]),
        .I1(rs1[16]),
        .I2(oper2[17]),
        .I3(rs1[17]),
        .O(BLT_Alu_INST_0_i_18_n_0));
  CARRY4 BLT_Alu_INST_0_i_19
       (.CI(1'b0),
        .CO({BLT_Alu_INST_0_i_19_n_0,BLT_Alu_INST_0_i_19_n_1,BLT_Alu_INST_0_i_19_n_2,BLT_Alu_INST_0_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({BLT_Alu_INST_0_i_28_n_0,BLT_Alu_INST_0_i_29_n_0,BLT_Alu_INST_0_i_30_n_0,BLT_Alu_INST_0_i_31_n_0}),
        .O(NLW_BLT_Alu_INST_0_i_19_O_UNCONNECTED[3:0]),
        .S({BLT_Alu_INST_0_i_32_n_0,BLT_Alu_INST_0_i_33_n_0,BLT_Alu_INST_0_i_34_n_0,BLT_Alu_INST_0_i_35_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_2
       (.I0(oper2[30]),
        .I1(rs1[30]),
        .I2(oper2[31]),
        .I3(rs1[31]),
        .O(BLT_Alu_INST_0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_20
       (.I0(oper2[14]),
        .I1(rs1[14]),
        .I2(rs1[15]),
        .I3(oper2[15]),
        .O(BLT_Alu_INST_0_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_21
       (.I0(oper2[12]),
        .I1(rs1[12]),
        .I2(rs1[13]),
        .I3(oper2[13]),
        .O(BLT_Alu_INST_0_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_22
       (.I0(oper2[10]),
        .I1(rs1[10]),
        .I2(rs1[11]),
        .I3(oper2[11]),
        .O(BLT_Alu_INST_0_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_23
       (.I0(oper2[8]),
        .I1(rs1[8]),
        .I2(rs1[9]),
        .I3(oper2[9]),
        .O(BLT_Alu_INST_0_i_23_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_24
       (.I0(oper2[14]),
        .I1(rs1[14]),
        .I2(oper2[15]),
        .I3(rs1[15]),
        .O(BLT_Alu_INST_0_i_24_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_25
       (.I0(oper2[12]),
        .I1(rs1[12]),
        .I2(oper2[13]),
        .I3(rs1[13]),
        .O(BLT_Alu_INST_0_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_26
       (.I0(oper2[10]),
        .I1(rs1[10]),
        .I2(oper2[11]),
        .I3(rs1[11]),
        .O(BLT_Alu_INST_0_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_27
       (.I0(oper2[8]),
        .I1(rs1[8]),
        .I2(oper2[9]),
        .I3(rs1[9]),
        .O(BLT_Alu_INST_0_i_27_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_28
       (.I0(oper2[6]),
        .I1(rs1[6]),
        .I2(rs1[7]),
        .I3(oper2[7]),
        .O(BLT_Alu_INST_0_i_28_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_29
       (.I0(oper2[4]),
        .I1(rs1[4]),
        .I2(rs1[5]),
        .I3(oper2[5]),
        .O(BLT_Alu_INST_0_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_3
       (.I0(oper2[28]),
        .I1(rs1[28]),
        .I2(rs1[29]),
        .I3(oper2[29]),
        .O(BLT_Alu_INST_0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_30
       (.I0(oper2[2]),
        .I1(rs1[2]),
        .I2(rs1[3]),
        .I3(oper2[3]),
        .O(BLT_Alu_INST_0_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_31
       (.I0(oper2[0]),
        .I1(rs1[0]),
        .I2(rs1[1]),
        .I3(oper2[1]),
        .O(BLT_Alu_INST_0_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_32
       (.I0(oper2[6]),
        .I1(rs1[6]),
        .I2(oper2[7]),
        .I3(rs1[7]),
        .O(BLT_Alu_INST_0_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_33
       (.I0(oper2[4]),
        .I1(rs1[4]),
        .I2(oper2[5]),
        .I3(rs1[5]),
        .O(BLT_Alu_INST_0_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_34
       (.I0(oper2[2]),
        .I1(rs1[2]),
        .I2(oper2[3]),
        .I3(rs1[3]),
        .O(BLT_Alu_INST_0_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_35
       (.I0(oper2[0]),
        .I1(rs1[0]),
        .I2(oper2[1]),
        .I3(rs1[1]),
        .O(BLT_Alu_INST_0_i_35_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_4
       (.I0(oper2[26]),
        .I1(rs1[26]),
        .I2(rs1[27]),
        .I3(oper2[27]),
        .O(BLT_Alu_INST_0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLT_Alu_INST_0_i_5
       (.I0(oper2[24]),
        .I1(rs1[24]),
        .I2(rs1[25]),
        .I3(oper2[25]),
        .O(BLT_Alu_INST_0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_6
       (.I0(oper2[30]),
        .I1(rs1[30]),
        .I2(rs1[31]),
        .I3(oper2[31]),
        .O(BLT_Alu_INST_0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_7
       (.I0(oper2[28]),
        .I1(rs1[28]),
        .I2(oper2[29]),
        .I3(rs1[29]),
        .O(BLT_Alu_INST_0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_8
       (.I0(oper2[26]),
        .I1(rs1[26]),
        .I2(oper2[27]),
        .I3(rs1[27]),
        .O(BLT_Alu_INST_0_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLT_Alu_INST_0_i_9
       (.I0(oper2[24]),
        .I1(rs1[24]),
        .I2(oper2[25]),
        .I3(rs1[25]),
        .O(BLT_Alu_INST_0_i_9_n_0));
endmodule

(* REG_ALU = "1'b1" *) (* REG_OUT = "1'b1" *) 
module ALU_bltu
   (clk,
    reset,
    rs1,
    oper2,
    BLTU_Alu);
  input clk;
  input reset;
  input [31:0]rs1;
  input [31:0]oper2;
  output BLTU_Alu;

  wire BLTU_Alu;
  wire BLTU_Alu_INST_0_i_10_n_0;
  wire BLTU_Alu_INST_0_i_10_n_1;
  wire BLTU_Alu_INST_0_i_10_n_2;
  wire BLTU_Alu_INST_0_i_10_n_3;
  wire BLTU_Alu_INST_0_i_11_n_0;
  wire BLTU_Alu_INST_0_i_12_n_0;
  wire BLTU_Alu_INST_0_i_13_n_0;
  wire BLTU_Alu_INST_0_i_14_n_0;
  wire BLTU_Alu_INST_0_i_15_n_0;
  wire BLTU_Alu_INST_0_i_16_n_0;
  wire BLTU_Alu_INST_0_i_17_n_0;
  wire BLTU_Alu_INST_0_i_18_n_0;
  wire BLTU_Alu_INST_0_i_19_n_0;
  wire BLTU_Alu_INST_0_i_19_n_1;
  wire BLTU_Alu_INST_0_i_19_n_2;
  wire BLTU_Alu_INST_0_i_19_n_3;
  wire BLTU_Alu_INST_0_i_1_n_0;
  wire BLTU_Alu_INST_0_i_1_n_1;
  wire BLTU_Alu_INST_0_i_1_n_2;
  wire BLTU_Alu_INST_0_i_1_n_3;
  wire BLTU_Alu_INST_0_i_20_n_0;
  wire BLTU_Alu_INST_0_i_21_n_0;
  wire BLTU_Alu_INST_0_i_22_n_0;
  wire BLTU_Alu_INST_0_i_23_n_0;
  wire BLTU_Alu_INST_0_i_24_n_0;
  wire BLTU_Alu_INST_0_i_25_n_0;
  wire BLTU_Alu_INST_0_i_26_n_0;
  wire BLTU_Alu_INST_0_i_27_n_0;
  wire BLTU_Alu_INST_0_i_28_n_0;
  wire BLTU_Alu_INST_0_i_29_n_0;
  wire BLTU_Alu_INST_0_i_2_n_0;
  wire BLTU_Alu_INST_0_i_30_n_0;
  wire BLTU_Alu_INST_0_i_31_n_0;
  wire BLTU_Alu_INST_0_i_32_n_0;
  wire BLTU_Alu_INST_0_i_33_n_0;
  wire BLTU_Alu_INST_0_i_34_n_0;
  wire BLTU_Alu_INST_0_i_35_n_0;
  wire BLTU_Alu_INST_0_i_3_n_0;
  wire BLTU_Alu_INST_0_i_4_n_0;
  wire BLTU_Alu_INST_0_i_5_n_0;
  wire BLTU_Alu_INST_0_i_6_n_0;
  wire BLTU_Alu_INST_0_i_7_n_0;
  wire BLTU_Alu_INST_0_i_8_n_0;
  wire BLTU_Alu_INST_0_i_9_n_0;
  wire BLTU_Alu_INST_0_n_1;
  wire BLTU_Alu_INST_0_n_2;
  wire BLTU_Alu_INST_0_n_3;
  wire [31:0]oper2;
  wire [31:0]rs1;
  wire [3:0]NLW_BLTU_Alu_INST_0_O_UNCONNECTED;
  wire [3:0]NLW_BLTU_Alu_INST_0_i_1_O_UNCONNECTED;
  wire [3:0]NLW_BLTU_Alu_INST_0_i_10_O_UNCONNECTED;
  wire [3:0]NLW_BLTU_Alu_INST_0_i_19_O_UNCONNECTED;

  CARRY4 BLTU_Alu_INST_0
       (.CI(BLTU_Alu_INST_0_i_1_n_0),
        .CO({BLTU_Alu,BLTU_Alu_INST_0_n_1,BLTU_Alu_INST_0_n_2,BLTU_Alu_INST_0_n_3}),
        .CYINIT(1'b0),
        .DI({BLTU_Alu_INST_0_i_2_n_0,BLTU_Alu_INST_0_i_3_n_0,BLTU_Alu_INST_0_i_4_n_0,BLTU_Alu_INST_0_i_5_n_0}),
        .O(NLW_BLTU_Alu_INST_0_O_UNCONNECTED[3:0]),
        .S({BLTU_Alu_INST_0_i_6_n_0,BLTU_Alu_INST_0_i_7_n_0,BLTU_Alu_INST_0_i_8_n_0,BLTU_Alu_INST_0_i_9_n_0}));
  CARRY4 BLTU_Alu_INST_0_i_1
       (.CI(BLTU_Alu_INST_0_i_10_n_0),
        .CO({BLTU_Alu_INST_0_i_1_n_0,BLTU_Alu_INST_0_i_1_n_1,BLTU_Alu_INST_0_i_1_n_2,BLTU_Alu_INST_0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({BLTU_Alu_INST_0_i_11_n_0,BLTU_Alu_INST_0_i_12_n_0,BLTU_Alu_INST_0_i_13_n_0,BLTU_Alu_INST_0_i_14_n_0}),
        .O(NLW_BLTU_Alu_INST_0_i_1_O_UNCONNECTED[3:0]),
        .S({BLTU_Alu_INST_0_i_15_n_0,BLTU_Alu_INST_0_i_16_n_0,BLTU_Alu_INST_0_i_17_n_0,BLTU_Alu_INST_0_i_18_n_0}));
  CARRY4 BLTU_Alu_INST_0_i_10
       (.CI(BLTU_Alu_INST_0_i_19_n_0),
        .CO({BLTU_Alu_INST_0_i_10_n_0,BLTU_Alu_INST_0_i_10_n_1,BLTU_Alu_INST_0_i_10_n_2,BLTU_Alu_INST_0_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({BLTU_Alu_INST_0_i_20_n_0,BLTU_Alu_INST_0_i_21_n_0,BLTU_Alu_INST_0_i_22_n_0,BLTU_Alu_INST_0_i_23_n_0}),
        .O(NLW_BLTU_Alu_INST_0_i_10_O_UNCONNECTED[3:0]),
        .S({BLTU_Alu_INST_0_i_24_n_0,BLTU_Alu_INST_0_i_25_n_0,BLTU_Alu_INST_0_i_26_n_0,BLTU_Alu_INST_0_i_27_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_11
       (.I0(oper2[22]),
        .I1(rs1[22]),
        .I2(rs1[23]),
        .I3(oper2[23]),
        .O(BLTU_Alu_INST_0_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_12
       (.I0(oper2[20]),
        .I1(rs1[20]),
        .I2(rs1[21]),
        .I3(oper2[21]),
        .O(BLTU_Alu_INST_0_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_13
       (.I0(oper2[18]),
        .I1(rs1[18]),
        .I2(rs1[19]),
        .I3(oper2[19]),
        .O(BLTU_Alu_INST_0_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_14
       (.I0(oper2[16]),
        .I1(rs1[16]),
        .I2(rs1[17]),
        .I3(oper2[17]),
        .O(BLTU_Alu_INST_0_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_15
       (.I0(oper2[22]),
        .I1(rs1[22]),
        .I2(oper2[23]),
        .I3(rs1[23]),
        .O(BLTU_Alu_INST_0_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_16
       (.I0(oper2[20]),
        .I1(rs1[20]),
        .I2(oper2[21]),
        .I3(rs1[21]),
        .O(BLTU_Alu_INST_0_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_17
       (.I0(oper2[18]),
        .I1(rs1[18]),
        .I2(oper2[19]),
        .I3(rs1[19]),
        .O(BLTU_Alu_INST_0_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_18
       (.I0(oper2[16]),
        .I1(rs1[16]),
        .I2(oper2[17]),
        .I3(rs1[17]),
        .O(BLTU_Alu_INST_0_i_18_n_0));
  CARRY4 BLTU_Alu_INST_0_i_19
       (.CI(1'b0),
        .CO({BLTU_Alu_INST_0_i_19_n_0,BLTU_Alu_INST_0_i_19_n_1,BLTU_Alu_INST_0_i_19_n_2,BLTU_Alu_INST_0_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({BLTU_Alu_INST_0_i_28_n_0,BLTU_Alu_INST_0_i_29_n_0,BLTU_Alu_INST_0_i_30_n_0,BLTU_Alu_INST_0_i_31_n_0}),
        .O(NLW_BLTU_Alu_INST_0_i_19_O_UNCONNECTED[3:0]),
        .S({BLTU_Alu_INST_0_i_32_n_0,BLTU_Alu_INST_0_i_33_n_0,BLTU_Alu_INST_0_i_34_n_0,BLTU_Alu_INST_0_i_35_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_2
       (.I0(oper2[30]),
        .I1(rs1[30]),
        .I2(rs1[31]),
        .I3(oper2[31]),
        .O(BLTU_Alu_INST_0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_20
       (.I0(oper2[14]),
        .I1(rs1[14]),
        .I2(rs1[15]),
        .I3(oper2[15]),
        .O(BLTU_Alu_INST_0_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_21
       (.I0(oper2[12]),
        .I1(rs1[12]),
        .I2(rs1[13]),
        .I3(oper2[13]),
        .O(BLTU_Alu_INST_0_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_22
       (.I0(oper2[10]),
        .I1(rs1[10]),
        .I2(rs1[11]),
        .I3(oper2[11]),
        .O(BLTU_Alu_INST_0_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_23
       (.I0(oper2[8]),
        .I1(rs1[8]),
        .I2(rs1[9]),
        .I3(oper2[9]),
        .O(BLTU_Alu_INST_0_i_23_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_24
       (.I0(oper2[14]),
        .I1(rs1[14]),
        .I2(oper2[15]),
        .I3(rs1[15]),
        .O(BLTU_Alu_INST_0_i_24_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_25
       (.I0(oper2[12]),
        .I1(rs1[12]),
        .I2(oper2[13]),
        .I3(rs1[13]),
        .O(BLTU_Alu_INST_0_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_26
       (.I0(oper2[10]),
        .I1(rs1[10]),
        .I2(oper2[11]),
        .I3(rs1[11]),
        .O(BLTU_Alu_INST_0_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_27
       (.I0(oper2[8]),
        .I1(rs1[8]),
        .I2(oper2[9]),
        .I3(rs1[9]),
        .O(BLTU_Alu_INST_0_i_27_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_28
       (.I0(oper2[6]),
        .I1(rs1[6]),
        .I2(rs1[7]),
        .I3(oper2[7]),
        .O(BLTU_Alu_INST_0_i_28_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_29
       (.I0(oper2[4]),
        .I1(rs1[4]),
        .I2(rs1[5]),
        .I3(oper2[5]),
        .O(BLTU_Alu_INST_0_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_3
       (.I0(oper2[28]),
        .I1(rs1[28]),
        .I2(rs1[29]),
        .I3(oper2[29]),
        .O(BLTU_Alu_INST_0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_30
       (.I0(oper2[2]),
        .I1(rs1[2]),
        .I2(rs1[3]),
        .I3(oper2[3]),
        .O(BLTU_Alu_INST_0_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_31
       (.I0(oper2[0]),
        .I1(rs1[0]),
        .I2(rs1[1]),
        .I3(oper2[1]),
        .O(BLTU_Alu_INST_0_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_32
       (.I0(oper2[6]),
        .I1(rs1[6]),
        .I2(oper2[7]),
        .I3(rs1[7]),
        .O(BLTU_Alu_INST_0_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_33
       (.I0(oper2[4]),
        .I1(rs1[4]),
        .I2(oper2[5]),
        .I3(rs1[5]),
        .O(BLTU_Alu_INST_0_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_34
       (.I0(oper2[2]),
        .I1(rs1[2]),
        .I2(oper2[3]),
        .I3(rs1[3]),
        .O(BLTU_Alu_INST_0_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_35
       (.I0(oper2[0]),
        .I1(rs1[0]),
        .I2(oper2[1]),
        .I3(rs1[1]),
        .O(BLTU_Alu_INST_0_i_35_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_4
       (.I0(oper2[26]),
        .I1(rs1[26]),
        .I2(rs1[27]),
        .I3(oper2[27]),
        .O(BLTU_Alu_INST_0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    BLTU_Alu_INST_0_i_5
       (.I0(oper2[24]),
        .I1(rs1[24]),
        .I2(rs1[25]),
        .I3(oper2[25]),
        .O(BLTU_Alu_INST_0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_6
       (.I0(oper2[30]),
        .I1(rs1[30]),
        .I2(oper2[31]),
        .I3(rs1[31]),
        .O(BLTU_Alu_INST_0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_7
       (.I0(oper2[28]),
        .I1(rs1[28]),
        .I2(oper2[29]),
        .I3(rs1[29]),
        .O(BLTU_Alu_INST_0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_8
       (.I0(oper2[26]),
        .I1(rs1[26]),
        .I2(oper2[27]),
        .I3(rs1[27]),
        .O(BLTU_Alu_INST_0_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    BLTU_Alu_INST_0_i_9
       (.I0(oper2[24]),
        .I1(rs1[24]),
        .I2(oper2[25]),
        .I3(rs1[25]),
        .O(BLTU_Alu_INST_0_i_9_n_0));
endmodule

(* REG_ALU = "1'b1" *) (* REG_OUT = "1'b1" *) 
module ALU_or
   (clk,
    reset,
    rs1,
    oper2,
    OR_Alu);
  input clk;
  input reset;
  input [31:0]rs1;
  input [31:0]oper2;
  output [31:0]OR_Alu;

  wire [31:0]OR_Alu;
  wire \OR_Alu[0]_i_1_n_0 ;
  wire \OR_Alu[10]_i_1_n_0 ;
  wire \OR_Alu[11]_i_1_n_0 ;
  wire \OR_Alu[12]_i_1_n_0 ;
  wire \OR_Alu[13]_i_1_n_0 ;
  wire \OR_Alu[14]_i_1_n_0 ;
  wire \OR_Alu[15]_i_1_n_0 ;
  wire \OR_Alu[16]_i_1_n_0 ;
  wire \OR_Alu[17]_i_1_n_0 ;
  wire \OR_Alu[18]_i_1_n_0 ;
  wire \OR_Alu[19]_i_1_n_0 ;
  wire \OR_Alu[1]_i_1_n_0 ;
  wire \OR_Alu[20]_i_1_n_0 ;
  wire \OR_Alu[21]_i_1_n_0 ;
  wire \OR_Alu[22]_i_1_n_0 ;
  wire \OR_Alu[23]_i_1_n_0 ;
  wire \OR_Alu[24]_i_1_n_0 ;
  wire \OR_Alu[25]_i_1_n_0 ;
  wire \OR_Alu[26]_i_1_n_0 ;
  wire \OR_Alu[27]_i_1_n_0 ;
  wire \OR_Alu[28]_i_1_n_0 ;
  wire \OR_Alu[29]_i_1_n_0 ;
  wire \OR_Alu[2]_i_1_n_0 ;
  wire \OR_Alu[30]_i_1_n_0 ;
  wire \OR_Alu[31]_i_2_n_0 ;
  wire \OR_Alu[3]_i_1_n_0 ;
  wire \OR_Alu[4]_i_1_n_0 ;
  wire \OR_Alu[5]_i_1_n_0 ;
  wire \OR_Alu[6]_i_1_n_0 ;
  wire \OR_Alu[7]_i_1_n_0 ;
  wire \OR_Alu[8]_i_1_n_0 ;
  wire \OR_Alu[9]_i_1_n_0 ;
  wire clk;
  wire [31:0]oper2;
  wire p_0_in;
  wire reset;
  wire [31:0]rs1;

  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[0]_i_1 
       (.I0(rs1[0]),
        .I1(oper2[0]),
        .O(\OR_Alu[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[10]_i_1 
       (.I0(rs1[10]),
        .I1(oper2[10]),
        .O(\OR_Alu[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[11]_i_1 
       (.I0(rs1[11]),
        .I1(oper2[11]),
        .O(\OR_Alu[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[12]_i_1 
       (.I0(rs1[12]),
        .I1(oper2[12]),
        .O(\OR_Alu[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[13]_i_1 
       (.I0(rs1[13]),
        .I1(oper2[13]),
        .O(\OR_Alu[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[14]_i_1 
       (.I0(rs1[14]),
        .I1(oper2[14]),
        .O(\OR_Alu[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[15]_i_1 
       (.I0(rs1[15]),
        .I1(oper2[15]),
        .O(\OR_Alu[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[16]_i_1 
       (.I0(rs1[16]),
        .I1(oper2[16]),
        .O(\OR_Alu[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[17]_i_1 
       (.I0(rs1[17]),
        .I1(oper2[17]),
        .O(\OR_Alu[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[18]_i_1 
       (.I0(rs1[18]),
        .I1(oper2[18]),
        .O(\OR_Alu[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[19]_i_1 
       (.I0(rs1[19]),
        .I1(oper2[19]),
        .O(\OR_Alu[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[1]_i_1 
       (.I0(rs1[1]),
        .I1(oper2[1]),
        .O(\OR_Alu[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[20]_i_1 
       (.I0(rs1[20]),
        .I1(oper2[20]),
        .O(\OR_Alu[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[21]_i_1 
       (.I0(rs1[21]),
        .I1(oper2[21]),
        .O(\OR_Alu[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[22]_i_1 
       (.I0(rs1[22]),
        .I1(oper2[22]),
        .O(\OR_Alu[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[23]_i_1 
       (.I0(rs1[23]),
        .I1(oper2[23]),
        .O(\OR_Alu[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[24]_i_1 
       (.I0(rs1[24]),
        .I1(oper2[24]),
        .O(\OR_Alu[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[25]_i_1 
       (.I0(rs1[25]),
        .I1(oper2[25]),
        .O(\OR_Alu[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[26]_i_1 
       (.I0(rs1[26]),
        .I1(oper2[26]),
        .O(\OR_Alu[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[27]_i_1 
       (.I0(rs1[27]),
        .I1(oper2[27]),
        .O(\OR_Alu[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[28]_i_1 
       (.I0(rs1[28]),
        .I1(oper2[28]),
        .O(\OR_Alu[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[29]_i_1 
       (.I0(rs1[29]),
        .I1(oper2[29]),
        .O(\OR_Alu[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[2]_i_1 
       (.I0(rs1[2]),
        .I1(oper2[2]),
        .O(\OR_Alu[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[30]_i_1 
       (.I0(rs1[30]),
        .I1(oper2[30]),
        .O(\OR_Alu[30]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \OR_Alu[31]_i_1 
       (.I0(reset),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[31]_i_2 
       (.I0(rs1[31]),
        .I1(oper2[31]),
        .O(\OR_Alu[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[3]_i_1 
       (.I0(rs1[3]),
        .I1(oper2[3]),
        .O(\OR_Alu[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[4]_i_1 
       (.I0(rs1[4]),
        .I1(oper2[4]),
        .O(\OR_Alu[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[5]_i_1 
       (.I0(rs1[5]),
        .I1(oper2[5]),
        .O(\OR_Alu[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[6]_i_1 
       (.I0(rs1[6]),
        .I1(oper2[6]),
        .O(\OR_Alu[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[7]_i_1 
       (.I0(rs1[7]),
        .I1(oper2[7]),
        .O(\OR_Alu[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[8]_i_1 
       (.I0(rs1[8]),
        .I1(oper2[8]),
        .O(\OR_Alu[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \OR_Alu[9]_i_1 
       (.I0(rs1[9]),
        .I1(oper2[9]),
        .O(\OR_Alu[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[0]_i_1_n_0 ),
        .Q(OR_Alu[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[10]_i_1_n_0 ),
        .Q(OR_Alu[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[11]_i_1_n_0 ),
        .Q(OR_Alu[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[12]_i_1_n_0 ),
        .Q(OR_Alu[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[13]_i_1_n_0 ),
        .Q(OR_Alu[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[14]_i_1_n_0 ),
        .Q(OR_Alu[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[15]_i_1_n_0 ),
        .Q(OR_Alu[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[16]_i_1_n_0 ),
        .Q(OR_Alu[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[17]_i_1_n_0 ),
        .Q(OR_Alu[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[18]_i_1_n_0 ),
        .Q(OR_Alu[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[19]_i_1_n_0 ),
        .Q(OR_Alu[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[1]_i_1_n_0 ),
        .Q(OR_Alu[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[20]_i_1_n_0 ),
        .Q(OR_Alu[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[21]_i_1_n_0 ),
        .Q(OR_Alu[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[22]_i_1_n_0 ),
        .Q(OR_Alu[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[23]_i_1_n_0 ),
        .Q(OR_Alu[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[24]_i_1_n_0 ),
        .Q(OR_Alu[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[25]_i_1_n_0 ),
        .Q(OR_Alu[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[26]_i_1_n_0 ),
        .Q(OR_Alu[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[27]_i_1_n_0 ),
        .Q(OR_Alu[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[28]_i_1_n_0 ),
        .Q(OR_Alu[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[29]_i_1_n_0 ),
        .Q(OR_Alu[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[2]_i_1_n_0 ),
        .Q(OR_Alu[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[30]_i_1_n_0 ),
        .Q(OR_Alu[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[31]_i_2_n_0 ),
        .Q(OR_Alu[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[3]_i_1_n_0 ),
        .Q(OR_Alu[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[4]_i_1_n_0 ),
        .Q(OR_Alu[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[5]_i_1_n_0 ),
        .Q(OR_Alu[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[6]_i_1_n_0 ),
        .Q(OR_Alu[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[7]_i_1_n_0 ),
        .Q(OR_Alu[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[8]_i_1_n_0 ),
        .Q(OR_Alu[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \OR_Alu_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\OR_Alu[9]_i_1_n_0 ),
        .Q(OR_Alu[9]),
        .R(p_0_in));
endmodule

(* REG_ALU = "1'b1" *) (* REG_OUT = "1'b1" *) 
module ALU_sXXx
   (clk,
    reset,
    rs1,
    oper2,
    en,
    SRL_Alu,
    SLL_Alu,
    SRA_Alu,
    sl_ok);
  input clk;
  input reset;
  input [31:0]rs1;
  input [31:0]oper2;
  input en;
  output [31:0]SRL_Alu;
  output [31:0]SLL_Alu;
  output [31:0]SRA_Alu;
  output sl_ok;

  wire [31:0]SLL_Alu;
  wire \SLL_Alu[0]_i_1_n_0 ;
  wire \SLL_Alu[10]_i_1_n_0 ;
  wire \SLL_Alu[11]_i_1_n_0 ;
  wire \SLL_Alu[12]_i_1_n_0 ;
  wire \SLL_Alu[13]_i_1_n_0 ;
  wire \SLL_Alu[14]_i_1_n_0 ;
  wire \SLL_Alu[15]_i_1_n_0 ;
  wire \SLL_Alu[16]_i_1_n_0 ;
  wire \SLL_Alu[17]_i_1_n_0 ;
  wire \SLL_Alu[18]_i_1_n_0 ;
  wire \SLL_Alu[19]_i_1_n_0 ;
  wire \SLL_Alu[1]_i_1_n_0 ;
  wire \SLL_Alu[20]_i_1_n_0 ;
  wire \SLL_Alu[21]_i_1_n_0 ;
  wire \SLL_Alu[22]_i_1_n_0 ;
  wire \SLL_Alu[23]_i_1_n_0 ;
  wire \SLL_Alu[24]_i_1_n_0 ;
  wire \SLL_Alu[25]_i_1_n_0 ;
  wire \SLL_Alu[26]_i_1_n_0 ;
  wire \SLL_Alu[27]_i_1_n_0 ;
  wire \SLL_Alu[28]_i_1_n_0 ;
  wire \SLL_Alu[29]_i_1_n_0 ;
  wire \SLL_Alu[2]_i_1_n_0 ;
  wire \SLL_Alu[30]_i_1_n_0 ;
  wire \SLL_Alu[31]_i_1_n_0 ;
  wire \SLL_Alu[3]_i_1_n_0 ;
  wire \SLL_Alu[4]_i_1_n_0 ;
  wire \SLL_Alu[5]_i_1_n_0 ;
  wire \SLL_Alu[6]_i_1_n_0 ;
  wire \SLL_Alu[7]_i_1_n_0 ;
  wire \SLL_Alu[8]_i_1_n_0 ;
  wire \SLL_Alu[9]_i_1_n_0 ;
  wire [31:0]SRA_Alu;
  wire \SRA_Alu[0]_i_1_n_0 ;
  wire \SRA_Alu[10]_i_1_n_0 ;
  wire \SRA_Alu[11]_i_1_n_0 ;
  wire \SRA_Alu[12]_i_1_n_0 ;
  wire \SRA_Alu[13]_i_1_n_0 ;
  wire \SRA_Alu[14]_i_1_n_0 ;
  wire \SRA_Alu[15]_i_1_n_0 ;
  wire \SRA_Alu[16]_i_1_n_0 ;
  wire \SRA_Alu[17]_i_1_n_0 ;
  wire \SRA_Alu[18]_i_1_n_0 ;
  wire \SRA_Alu[19]_i_1_n_0 ;
  wire \SRA_Alu[1]_i_1_n_0 ;
  wire \SRA_Alu[20]_i_1_n_0 ;
  wire \SRA_Alu[21]_i_1_n_0 ;
  wire \SRA_Alu[22]_i_1_n_0 ;
  wire \SRA_Alu[23]_i_1_n_0 ;
  wire \SRA_Alu[24]_i_1_n_0 ;
  wire \SRA_Alu[25]_i_1_n_0 ;
  wire \SRA_Alu[26]_i_1_n_0 ;
  wire \SRA_Alu[27]_i_1_n_0 ;
  wire \SRA_Alu[28]_i_1_n_0 ;
  wire \SRA_Alu[29]_i_1_n_0 ;
  wire \SRA_Alu[2]_i_1_n_0 ;
  wire \SRA_Alu[30]_i_1_n_0 ;
  wire \SRA_Alu[31]_i_1_n_0 ;
  wire \SRA_Alu[3]_i_1_n_0 ;
  wire \SRA_Alu[4]_i_1_n_0 ;
  wire \SRA_Alu[5]_i_1_n_0 ;
  wire \SRA_Alu[6]_i_1_n_0 ;
  wire \SRA_Alu[7]_i_1_n_0 ;
  wire \SRA_Alu[8]_i_1_n_0 ;
  wire \SRA_Alu[9]_i_1_n_0 ;
  wire [31:0]SRL_Alu;
  wire \SRL_Alu[0]_i_1_n_0 ;
  wire \SRL_Alu[27]_i_2_n_0 ;
  wire clk;
  wire count;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire \count[3]_i_1_n_0 ;
  wire \count[4]_i_1_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire en;
  wire [31:0]oper2;
  wire p_0_in;
  wire [31:1]p_1_in;
  wire reset;
  wire [31:0]rs1;
  wire sl_ok;
  wire sl_ok_i_1_n_0;
  wire sl_ok_i_2_n_0;

  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SLL_Alu[0]_i_1 
       (.I0(rs1[0]),
        .I1(en),
        .O(\SLL_Alu[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[10]_i_1 
       (.I0(SLL_Alu[6]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[9]),
        .I3(rs1[10]),
        .I4(en),
        .O(\SLL_Alu[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[11]_i_1 
       (.I0(SLL_Alu[7]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[10]),
        .I3(rs1[11]),
        .I4(en),
        .O(\SLL_Alu[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[12]_i_1 
       (.I0(SLL_Alu[8]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[11]),
        .I3(rs1[12]),
        .I4(en),
        .O(\SLL_Alu[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[13]_i_1 
       (.I0(SLL_Alu[9]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[12]),
        .I3(rs1[13]),
        .I4(en),
        .O(\SLL_Alu[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[14]_i_1 
       (.I0(SLL_Alu[10]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[13]),
        .I3(rs1[14]),
        .I4(en),
        .O(\SLL_Alu[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[15]_i_1 
       (.I0(SLL_Alu[11]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[14]),
        .I3(rs1[15]),
        .I4(en),
        .O(\SLL_Alu[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[16]_i_1 
       (.I0(SLL_Alu[12]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[15]),
        .I3(rs1[16]),
        .I4(en),
        .O(\SLL_Alu[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[17]_i_1 
       (.I0(SLL_Alu[13]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[16]),
        .I3(rs1[17]),
        .I4(en),
        .O(\SLL_Alu[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[18]_i_1 
       (.I0(SLL_Alu[14]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[17]),
        .I3(rs1[18]),
        .I4(en),
        .O(\SLL_Alu[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[19]_i_1 
       (.I0(SLL_Alu[15]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[18]),
        .I3(rs1[19]),
        .I4(en),
        .O(\SLL_Alu[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \SLL_Alu[1]_i_1 
       (.I0(SLL_Alu[0]),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[4] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(en),
        .I5(rs1[1]),
        .O(\SLL_Alu[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[20]_i_1 
       (.I0(SLL_Alu[16]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[19]),
        .I3(rs1[20]),
        .I4(en),
        .O(\SLL_Alu[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[21]_i_1 
       (.I0(SLL_Alu[17]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[20]),
        .I3(rs1[21]),
        .I4(en),
        .O(\SLL_Alu[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[22]_i_1 
       (.I0(SLL_Alu[18]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[21]),
        .I3(rs1[22]),
        .I4(en),
        .O(\SLL_Alu[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[23]_i_1 
       (.I0(SLL_Alu[19]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[22]),
        .I3(rs1[23]),
        .I4(en),
        .O(\SLL_Alu[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[24]_i_1 
       (.I0(SLL_Alu[20]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[23]),
        .I3(rs1[24]),
        .I4(en),
        .O(\SLL_Alu[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[25]_i_1 
       (.I0(SLL_Alu[21]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[24]),
        .I3(rs1[25]),
        .I4(en),
        .O(\SLL_Alu[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[26]_i_1 
       (.I0(SLL_Alu[22]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[25]),
        .I3(rs1[26]),
        .I4(en),
        .O(\SLL_Alu[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[27]_i_1 
       (.I0(SLL_Alu[23]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[26]),
        .I3(rs1[27]),
        .I4(en),
        .O(\SLL_Alu[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[28]_i_1 
       (.I0(SLL_Alu[24]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[27]),
        .I3(rs1[28]),
        .I4(en),
        .O(\SLL_Alu[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[29]_i_1 
       (.I0(SLL_Alu[25]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[28]),
        .I3(rs1[29]),
        .I4(en),
        .O(\SLL_Alu[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \SLL_Alu[2]_i_1 
       (.I0(SLL_Alu[1]),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[4] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(en),
        .I5(rs1[2]),
        .O(\SLL_Alu[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[30]_i_1 
       (.I0(SLL_Alu[26]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[29]),
        .I3(rs1[30]),
        .I4(en),
        .O(\SLL_Alu[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[31]_i_1 
       (.I0(SLL_Alu[27]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[30]),
        .I3(rs1[31]),
        .I4(en),
        .O(\SLL_Alu[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \SLL_Alu[3]_i_1 
       (.I0(SLL_Alu[2]),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[4] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(en),
        .I5(rs1[3]),
        .O(\SLL_Alu[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[4]_i_1 
       (.I0(SLL_Alu[0]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[3]),
        .I3(rs1[4]),
        .I4(en),
        .O(\SLL_Alu[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[5]_i_1 
       (.I0(SLL_Alu[1]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[4]),
        .I3(rs1[5]),
        .I4(en),
        .O(\SLL_Alu[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[6]_i_1 
       (.I0(SLL_Alu[2]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[5]),
        .I3(rs1[6]),
        .I4(en),
        .O(\SLL_Alu[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[7]_i_1 
       (.I0(SLL_Alu[3]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[6]),
        .I3(rs1[7]),
        .I4(en),
        .O(\SLL_Alu[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[8]_i_1 
       (.I0(SLL_Alu[4]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[7]),
        .I3(rs1[8]),
        .I4(en),
        .O(\SLL_Alu[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SLL_Alu[9]_i_1 
       (.I0(SLL_Alu[5]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SLL_Alu[8]),
        .I3(rs1[9]),
        .I4(en),
        .O(\SLL_Alu[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[0] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[0]_i_1_n_0 ),
        .Q(SLL_Alu[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[10] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[10]_i_1_n_0 ),
        .Q(SLL_Alu[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[11] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[11]_i_1_n_0 ),
        .Q(SLL_Alu[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[12] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[12]_i_1_n_0 ),
        .Q(SLL_Alu[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[13] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[13]_i_1_n_0 ),
        .Q(SLL_Alu[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[14] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[14]_i_1_n_0 ),
        .Q(SLL_Alu[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[15] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[15]_i_1_n_0 ),
        .Q(SLL_Alu[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[16] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[16]_i_1_n_0 ),
        .Q(SLL_Alu[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[17] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[17]_i_1_n_0 ),
        .Q(SLL_Alu[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[18] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[18]_i_1_n_0 ),
        .Q(SLL_Alu[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[19] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[19]_i_1_n_0 ),
        .Q(SLL_Alu[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[1] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[1]_i_1_n_0 ),
        .Q(SLL_Alu[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[20] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[20]_i_1_n_0 ),
        .Q(SLL_Alu[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[21] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[21]_i_1_n_0 ),
        .Q(SLL_Alu[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[22] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[22]_i_1_n_0 ),
        .Q(SLL_Alu[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[23] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[23]_i_1_n_0 ),
        .Q(SLL_Alu[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[24] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[24]_i_1_n_0 ),
        .Q(SLL_Alu[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[25] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[25]_i_1_n_0 ),
        .Q(SLL_Alu[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[26] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[26]_i_1_n_0 ),
        .Q(SLL_Alu[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[27] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[27]_i_1_n_0 ),
        .Q(SLL_Alu[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[28] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[28]_i_1_n_0 ),
        .Q(SLL_Alu[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[29] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[29]_i_1_n_0 ),
        .Q(SLL_Alu[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[2] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[2]_i_1_n_0 ),
        .Q(SLL_Alu[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[30] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[30]_i_1_n_0 ),
        .Q(SLL_Alu[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[31] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[31]_i_1_n_0 ),
        .Q(SLL_Alu[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[3] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[3]_i_1_n_0 ),
        .Q(SLL_Alu[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[4] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[4]_i_1_n_0 ),
        .Q(SLL_Alu[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[5] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[5]_i_1_n_0 ),
        .Q(SLL_Alu[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[6] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[6]_i_1_n_0 ),
        .Q(SLL_Alu[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[7] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[7]_i_1_n_0 ),
        .Q(SLL_Alu[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[8] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[8]_i_1_n_0 ),
        .Q(SLL_Alu[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SLL_Alu_reg[9] 
       (.C(clk),
        .CE(count),
        .D(\SLL_Alu[9]_i_1_n_0 ),
        .Q(SLL_Alu[9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \SRA_Alu[0]_i_1 
       (.I0(rs1[0]),
        .I1(en),
        .I2(SRA_Alu[4]),
        .I3(\SRL_Alu[27]_i_2_n_0 ),
        .I4(SRA_Alu[1]),
        .O(\SRA_Alu[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[10]_i_1 
       (.I0(SRA_Alu[14]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[11]),
        .I3(rs1[10]),
        .I4(en),
        .O(\SRA_Alu[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[11]_i_1 
       (.I0(SRA_Alu[15]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[12]),
        .I3(rs1[11]),
        .I4(en),
        .O(\SRA_Alu[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[12]_i_1 
       (.I0(SRA_Alu[16]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[13]),
        .I3(rs1[12]),
        .I4(en),
        .O(\SRA_Alu[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[13]_i_1 
       (.I0(SRA_Alu[17]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[14]),
        .I3(rs1[13]),
        .I4(en),
        .O(\SRA_Alu[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[14]_i_1 
       (.I0(SRA_Alu[18]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[15]),
        .I3(rs1[14]),
        .I4(en),
        .O(\SRA_Alu[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[15]_i_1 
       (.I0(SRA_Alu[19]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[16]),
        .I3(rs1[15]),
        .I4(en),
        .O(\SRA_Alu[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[16]_i_1 
       (.I0(SRA_Alu[20]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[17]),
        .I3(rs1[16]),
        .I4(en),
        .O(\SRA_Alu[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[17]_i_1 
       (.I0(SRA_Alu[21]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[18]),
        .I3(rs1[17]),
        .I4(en),
        .O(\SRA_Alu[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[18]_i_1 
       (.I0(SRA_Alu[22]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[19]),
        .I3(rs1[18]),
        .I4(en),
        .O(\SRA_Alu[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[19]_i_1 
       (.I0(SRA_Alu[23]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[20]),
        .I3(rs1[19]),
        .I4(en),
        .O(\SRA_Alu[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[1]_i_1 
       (.I0(SRA_Alu[5]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[2]),
        .I3(rs1[1]),
        .I4(en),
        .O(\SRA_Alu[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[20]_i_1 
       (.I0(SRA_Alu[24]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[21]),
        .I3(rs1[20]),
        .I4(en),
        .O(\SRA_Alu[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[21]_i_1 
       (.I0(SRA_Alu[25]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[22]),
        .I3(rs1[21]),
        .I4(en),
        .O(\SRA_Alu[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[22]_i_1 
       (.I0(SRA_Alu[26]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[23]),
        .I3(rs1[22]),
        .I4(en),
        .O(\SRA_Alu[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[23]_i_1 
       (.I0(SRA_Alu[27]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[24]),
        .I3(rs1[23]),
        .I4(en),
        .O(\SRA_Alu[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[24]_i_1 
       (.I0(SRA_Alu[28]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[25]),
        .I3(rs1[24]),
        .I4(en),
        .O(\SRA_Alu[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[25]_i_1 
       (.I0(SRA_Alu[29]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[26]),
        .I3(rs1[25]),
        .I4(en),
        .O(\SRA_Alu[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[26]_i_1 
       (.I0(SRA_Alu[30]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[27]),
        .I3(rs1[26]),
        .I4(en),
        .O(\SRA_Alu[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[27]_i_1 
       (.I0(SRA_Alu[31]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[28]),
        .I3(rs1[27]),
        .I4(en),
        .O(\SRA_Alu[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[28]_i_1 
       (.I0(SRA_Alu[31]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[29]),
        .I3(rs1[28]),
        .I4(en),
        .O(\SRA_Alu[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[29]_i_1 
       (.I0(SRA_Alu[31]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[30]),
        .I3(rs1[29]),
        .I4(en),
        .O(\SRA_Alu[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[2]_i_1 
       (.I0(SRA_Alu[6]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[3]),
        .I3(rs1[2]),
        .I4(en),
        .O(\SRA_Alu[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRA_Alu[30]_i_1 
       (.I0(SRA_Alu[31]),
        .I1(rs1[30]),
        .I2(en),
        .O(\SRA_Alu[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRA_Alu[31]_i_1 
       (.I0(SRA_Alu[31]),
        .I1(rs1[31]),
        .I2(en),
        .O(\SRA_Alu[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[3]_i_1 
       (.I0(SRA_Alu[7]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[4]),
        .I3(rs1[3]),
        .I4(en),
        .O(\SRA_Alu[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[4]_i_1 
       (.I0(SRA_Alu[8]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[5]),
        .I3(rs1[4]),
        .I4(en),
        .O(\SRA_Alu[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[5]_i_1 
       (.I0(SRA_Alu[9]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[6]),
        .I3(rs1[5]),
        .I4(en),
        .O(\SRA_Alu[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[6]_i_1 
       (.I0(SRA_Alu[10]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[7]),
        .I3(rs1[6]),
        .I4(en),
        .O(\SRA_Alu[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[7]_i_1 
       (.I0(SRA_Alu[11]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[8]),
        .I3(rs1[7]),
        .I4(en),
        .O(\SRA_Alu[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[8]_i_1 
       (.I0(SRA_Alu[12]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[9]),
        .I3(rs1[8]),
        .I4(en),
        .O(\SRA_Alu[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRA_Alu[9]_i_1 
       (.I0(SRA_Alu[13]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRA_Alu[10]),
        .I3(rs1[9]),
        .I4(en),
        .O(\SRA_Alu[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[0] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[0]_i_1_n_0 ),
        .Q(SRA_Alu[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[10] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[10]_i_1_n_0 ),
        .Q(SRA_Alu[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[11] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[11]_i_1_n_0 ),
        .Q(SRA_Alu[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[12] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[12]_i_1_n_0 ),
        .Q(SRA_Alu[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[13] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[13]_i_1_n_0 ),
        .Q(SRA_Alu[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[14] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[14]_i_1_n_0 ),
        .Q(SRA_Alu[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[15] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[15]_i_1_n_0 ),
        .Q(SRA_Alu[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[16] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[16]_i_1_n_0 ),
        .Q(SRA_Alu[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[17] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[17]_i_1_n_0 ),
        .Q(SRA_Alu[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[18] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[18]_i_1_n_0 ),
        .Q(SRA_Alu[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[19] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[19]_i_1_n_0 ),
        .Q(SRA_Alu[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[1] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[1]_i_1_n_0 ),
        .Q(SRA_Alu[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[20] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[20]_i_1_n_0 ),
        .Q(SRA_Alu[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[21] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[21]_i_1_n_0 ),
        .Q(SRA_Alu[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[22] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[22]_i_1_n_0 ),
        .Q(SRA_Alu[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[23] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[23]_i_1_n_0 ),
        .Q(SRA_Alu[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[24] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[24]_i_1_n_0 ),
        .Q(SRA_Alu[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[25] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[25]_i_1_n_0 ),
        .Q(SRA_Alu[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[26] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[26]_i_1_n_0 ),
        .Q(SRA_Alu[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[27] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[27]_i_1_n_0 ),
        .Q(SRA_Alu[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[28] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[28]_i_1_n_0 ),
        .Q(SRA_Alu[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[29] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[29]_i_1_n_0 ),
        .Q(SRA_Alu[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[2] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[2]_i_1_n_0 ),
        .Q(SRA_Alu[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[30] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[30]_i_1_n_0 ),
        .Q(SRA_Alu[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[31] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[31]_i_1_n_0 ),
        .Q(SRA_Alu[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[3] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[3]_i_1_n_0 ),
        .Q(SRA_Alu[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[4] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[4]_i_1_n_0 ),
        .Q(SRA_Alu[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[5] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[5]_i_1_n_0 ),
        .Q(SRA_Alu[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[6] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[6]_i_1_n_0 ),
        .Q(SRA_Alu[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[7] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[7]_i_1_n_0 ),
        .Q(SRA_Alu[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[8] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[8]_i_1_n_0 ),
        .Q(SRA_Alu[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRA_Alu_reg[9] 
       (.C(clk),
        .CE(count),
        .D(\SRA_Alu[9]_i_1_n_0 ),
        .Q(SRA_Alu[9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \SRL_Alu[0]_i_1 
       (.I0(rs1[0]),
        .I1(en),
        .I2(SRL_Alu[4]),
        .I3(\SRL_Alu[27]_i_2_n_0 ),
        .I4(SRL_Alu[1]),
        .O(\SRL_Alu[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[10]_i_1 
       (.I0(SRL_Alu[14]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[11]),
        .I3(rs1[10]),
        .I4(en),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[11]_i_1 
       (.I0(SRL_Alu[15]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[12]),
        .I3(rs1[11]),
        .I4(en),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[12]_i_1 
       (.I0(SRL_Alu[16]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[13]),
        .I3(rs1[12]),
        .I4(en),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[13]_i_1 
       (.I0(SRL_Alu[17]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[14]),
        .I3(rs1[13]),
        .I4(en),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[14]_i_1 
       (.I0(SRL_Alu[18]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[15]),
        .I3(rs1[14]),
        .I4(en),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[15]_i_1 
       (.I0(SRL_Alu[19]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[16]),
        .I3(rs1[15]),
        .I4(en),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[16]_i_1 
       (.I0(SRL_Alu[20]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[17]),
        .I3(rs1[16]),
        .I4(en),
        .O(p_1_in[16]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[17]_i_1 
       (.I0(SRL_Alu[21]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[18]),
        .I3(rs1[17]),
        .I4(en),
        .O(p_1_in[17]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[18]_i_1 
       (.I0(SRL_Alu[22]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[19]),
        .I3(rs1[18]),
        .I4(en),
        .O(p_1_in[18]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[19]_i_1 
       (.I0(SRL_Alu[23]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[20]),
        .I3(rs1[19]),
        .I4(en),
        .O(p_1_in[19]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[1]_i_1 
       (.I0(SRL_Alu[5]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[2]),
        .I3(rs1[1]),
        .I4(en),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[20]_i_1 
       (.I0(SRL_Alu[24]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[21]),
        .I3(rs1[20]),
        .I4(en),
        .O(p_1_in[20]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[21]_i_1 
       (.I0(SRL_Alu[25]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[22]),
        .I3(rs1[21]),
        .I4(en),
        .O(p_1_in[21]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[22]_i_1 
       (.I0(SRL_Alu[26]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[23]),
        .I3(rs1[22]),
        .I4(en),
        .O(p_1_in[22]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[23]_i_1 
       (.I0(SRL_Alu[27]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[24]),
        .I3(rs1[23]),
        .I4(en),
        .O(p_1_in[23]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[24]_i_1 
       (.I0(SRL_Alu[28]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[25]),
        .I3(rs1[24]),
        .I4(en),
        .O(p_1_in[24]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[25]_i_1 
       (.I0(SRL_Alu[29]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[26]),
        .I3(rs1[25]),
        .I4(en),
        .O(p_1_in[25]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[26]_i_1 
       (.I0(SRL_Alu[30]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[27]),
        .I3(rs1[26]),
        .I4(en),
        .O(p_1_in[26]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[27]_i_1 
       (.I0(SRL_Alu[31]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[28]),
        .I3(rs1[27]),
        .I4(en),
        .O(p_1_in[27]));
  LUT3 #(
    .INIT(8'hFE)) 
    \SRL_Alu[27]_i_2 
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[4] ),
        .I2(\count_reg_n_0_[2] ),
        .O(\SRL_Alu[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \SRL_Alu[28]_i_1 
       (.I0(SRL_Alu[29]),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[4] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(en),
        .I5(rs1[28]),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \SRL_Alu[29]_i_1 
       (.I0(SRL_Alu[30]),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[4] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(en),
        .I5(rs1[29]),
        .O(p_1_in[29]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[2]_i_1 
       (.I0(SRL_Alu[6]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[3]),
        .I3(rs1[2]),
        .I4(en),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \SRL_Alu[30]_i_1 
       (.I0(SRL_Alu[31]),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[4] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(en),
        .I5(rs1[30]),
        .O(p_1_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_Alu[31]_i_1 
       (.I0(reset),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \SRL_Alu[31]_i_2 
       (.I0(en),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[1] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(\count_reg_n_0_[4] ),
        .O(count));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_Alu[31]_i_3 
       (.I0(rs1[31]),
        .I1(en),
        .O(p_1_in[31]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[3]_i_1 
       (.I0(SRL_Alu[7]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[4]),
        .I3(rs1[3]),
        .I4(en),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[4]_i_1 
       (.I0(SRL_Alu[8]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[5]),
        .I3(rs1[4]),
        .I4(en),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[5]_i_1 
       (.I0(SRL_Alu[9]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[6]),
        .I3(rs1[5]),
        .I4(en),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[6]_i_1 
       (.I0(SRL_Alu[10]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[7]),
        .I3(rs1[6]),
        .I4(en),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[7]_i_1 
       (.I0(SRL_Alu[11]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[8]),
        .I3(rs1[7]),
        .I4(en),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[8]_i_1 
       (.I0(SRL_Alu[12]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[9]),
        .I3(rs1[8]),
        .I4(en),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \SRL_Alu[9]_i_1 
       (.I0(SRL_Alu[13]),
        .I1(\SRL_Alu[27]_i_2_n_0 ),
        .I2(SRL_Alu[10]),
        .I3(rs1[9]),
        .I4(en),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[0] 
       (.C(clk),
        .CE(count),
        .D(\SRL_Alu[0]_i_1_n_0 ),
        .Q(SRL_Alu[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[10] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[10]),
        .Q(SRL_Alu[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[11] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[11]),
        .Q(SRL_Alu[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[12] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[12]),
        .Q(SRL_Alu[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[13] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[13]),
        .Q(SRL_Alu[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[14] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[14]),
        .Q(SRL_Alu[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[15] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[15]),
        .Q(SRL_Alu[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[16] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[16]),
        .Q(SRL_Alu[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[17] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[17]),
        .Q(SRL_Alu[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[18] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[18]),
        .Q(SRL_Alu[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[19] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[19]),
        .Q(SRL_Alu[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[1] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[1]),
        .Q(SRL_Alu[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[20] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[20]),
        .Q(SRL_Alu[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[21] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[21]),
        .Q(SRL_Alu[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[22] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[22]),
        .Q(SRL_Alu[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[23] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[23]),
        .Q(SRL_Alu[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[24] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[24]),
        .Q(SRL_Alu[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[25] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[25]),
        .Q(SRL_Alu[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[26] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[26]),
        .Q(SRL_Alu[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[27] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[27]),
        .Q(SRL_Alu[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[28] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[28]),
        .Q(SRL_Alu[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[29] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[29]),
        .Q(SRL_Alu[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[2] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[2]),
        .Q(SRL_Alu[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[30] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[30]),
        .Q(SRL_Alu[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[31] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[31]),
        .Q(SRL_Alu[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[3] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[3]),
        .Q(SRL_Alu[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[4] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[4]),
        .Q(SRL_Alu[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[5] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[5]),
        .Q(SRL_Alu[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[6] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[6]),
        .Q(SRL_Alu[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[7] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[7]),
        .Q(SRL_Alu[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[8] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[8]),
        .Q(SRL_Alu[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_Alu_reg[9] 
       (.C(clk),
        .CE(count),
        .D(p_1_in[9]),
        .Q(SRL_Alu[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \count[0]_i_1 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[4] ),
        .I2(\count_reg_n_0_[3] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(en),
        .I5(oper2[0]),
        .O(\count[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \count[1]_i_1 
       (.I0(\SRL_Alu[27]_i_2_n_0 ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(en),
        .I4(oper2[1]),
        .O(\count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h54ABFFFF54AB0000)) 
    \count[2]_i_1 
       (.I0(\SRL_Alu[27]_i_2_n_0 ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .I4(en),
        .I5(oper2[2]),
        .O(\count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA5A4FFFFA5A40000)) 
    \count[3]_i_1 
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[4] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count[4]_i_2_n_0 ),
        .I4(en),
        .I5(oper2[3]),
        .O(\count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC9C8FFFFC9C80000)) 
    \count[4]_i_1 
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[4] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count[4]_i_2_n_0 ),
        .I4(en),
        .I5(oper2[4]),
        .O(\count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \count[4]_i_2 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .O(\count[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(count),
        .D(\count[0]_i_1_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(count),
        .D(\count[1]_i_1_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(count),
        .D(\count[2]_i_1_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(count),
        .D(\count[3]_i_1_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(count),
        .D(\count[4]_i_1_n_0 ),
        .Q(\count_reg_n_0_[4] ),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hC800)) 
    sl_ok_i_1
       (.I0(sl_ok),
        .I1(en),
        .I2(sl_ok_i_2_n_0),
        .I3(reset),
        .O(sl_ok_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    sl_ok_i_2
       (.I0(\count_reg_n_0_[4] ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[2] ),
        .O(sl_ok_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sl_ok_reg
       (.C(clk),
        .CE(1'b1),
        .D(sl_ok_i_1_n_0),
        .Q(sl_ok),
        .R(1'b0));
endmodule

(* REG_ALU = "1'b1" *) (* REG_OUT = "1'b1" *) 
module ALU_sub
   (clk,
    reset,
    rs1,
    oper2,
    SUB_Alu);
  input clk;
  input reset;
  input [31:0]rs1;
  input [31:0]oper2;
  output [31:0]SUB_Alu;

  wire [31:0]SUB_Alu;
  wire [31:0]SUB_Alu0;
  wire \SUB_Alu[11]_i_2_n_0 ;
  wire \SUB_Alu[11]_i_3_n_0 ;
  wire \SUB_Alu[11]_i_4_n_0 ;
  wire \SUB_Alu[11]_i_5_n_0 ;
  wire \SUB_Alu[15]_i_2_n_0 ;
  wire \SUB_Alu[15]_i_3_n_0 ;
  wire \SUB_Alu[15]_i_4_n_0 ;
  wire \SUB_Alu[15]_i_5_n_0 ;
  wire \SUB_Alu[19]_i_2_n_0 ;
  wire \SUB_Alu[19]_i_3_n_0 ;
  wire \SUB_Alu[19]_i_4_n_0 ;
  wire \SUB_Alu[19]_i_5_n_0 ;
  wire \SUB_Alu[23]_i_2_n_0 ;
  wire \SUB_Alu[23]_i_3_n_0 ;
  wire \SUB_Alu[23]_i_4_n_0 ;
  wire \SUB_Alu[23]_i_5_n_0 ;
  wire \SUB_Alu[27]_i_2_n_0 ;
  wire \SUB_Alu[27]_i_3_n_0 ;
  wire \SUB_Alu[27]_i_4_n_0 ;
  wire \SUB_Alu[27]_i_5_n_0 ;
  wire \SUB_Alu[31]_i_1_n_0 ;
  wire \SUB_Alu[31]_i_3_n_0 ;
  wire \SUB_Alu[31]_i_4_n_0 ;
  wire \SUB_Alu[31]_i_5_n_0 ;
  wire \SUB_Alu[31]_i_6_n_0 ;
  wire \SUB_Alu[3]_i_2_n_0 ;
  wire \SUB_Alu[3]_i_3_n_0 ;
  wire \SUB_Alu[3]_i_4_n_0 ;
  wire \SUB_Alu[3]_i_5_n_0 ;
  wire \SUB_Alu[7]_i_2_n_0 ;
  wire \SUB_Alu[7]_i_3_n_0 ;
  wire \SUB_Alu[7]_i_4_n_0 ;
  wire \SUB_Alu[7]_i_5_n_0 ;
  wire \SUB_Alu_reg[11]_i_1_n_0 ;
  wire \SUB_Alu_reg[11]_i_1_n_1 ;
  wire \SUB_Alu_reg[11]_i_1_n_2 ;
  wire \SUB_Alu_reg[11]_i_1_n_3 ;
  wire \SUB_Alu_reg[15]_i_1_n_0 ;
  wire \SUB_Alu_reg[15]_i_1_n_1 ;
  wire \SUB_Alu_reg[15]_i_1_n_2 ;
  wire \SUB_Alu_reg[15]_i_1_n_3 ;
  wire \SUB_Alu_reg[19]_i_1_n_0 ;
  wire \SUB_Alu_reg[19]_i_1_n_1 ;
  wire \SUB_Alu_reg[19]_i_1_n_2 ;
  wire \SUB_Alu_reg[19]_i_1_n_3 ;
  wire \SUB_Alu_reg[23]_i_1_n_0 ;
  wire \SUB_Alu_reg[23]_i_1_n_1 ;
  wire \SUB_Alu_reg[23]_i_1_n_2 ;
  wire \SUB_Alu_reg[23]_i_1_n_3 ;
  wire \SUB_Alu_reg[27]_i_1_n_0 ;
  wire \SUB_Alu_reg[27]_i_1_n_1 ;
  wire \SUB_Alu_reg[27]_i_1_n_2 ;
  wire \SUB_Alu_reg[27]_i_1_n_3 ;
  wire \SUB_Alu_reg[31]_i_2_n_1 ;
  wire \SUB_Alu_reg[31]_i_2_n_2 ;
  wire \SUB_Alu_reg[31]_i_2_n_3 ;
  wire \SUB_Alu_reg[3]_i_1_n_0 ;
  wire \SUB_Alu_reg[3]_i_1_n_1 ;
  wire \SUB_Alu_reg[3]_i_1_n_2 ;
  wire \SUB_Alu_reg[3]_i_1_n_3 ;
  wire \SUB_Alu_reg[7]_i_1_n_0 ;
  wire \SUB_Alu_reg[7]_i_1_n_1 ;
  wire \SUB_Alu_reg[7]_i_1_n_2 ;
  wire \SUB_Alu_reg[7]_i_1_n_3 ;
  wire clk;
  wire [31:0]oper2;
  wire reset;
  wire [31:0]rs1;
  wire [3:3]\NLW_SUB_Alu_reg[31]_i_2_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[11]_i_2 
       (.I0(rs1[11]),
        .I1(oper2[11]),
        .O(\SUB_Alu[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[11]_i_3 
       (.I0(rs1[10]),
        .I1(oper2[10]),
        .O(\SUB_Alu[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[11]_i_4 
       (.I0(rs1[9]),
        .I1(oper2[9]),
        .O(\SUB_Alu[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[11]_i_5 
       (.I0(rs1[8]),
        .I1(oper2[8]),
        .O(\SUB_Alu[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[15]_i_2 
       (.I0(rs1[15]),
        .I1(oper2[15]),
        .O(\SUB_Alu[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[15]_i_3 
       (.I0(rs1[14]),
        .I1(oper2[14]),
        .O(\SUB_Alu[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[15]_i_4 
       (.I0(rs1[13]),
        .I1(oper2[13]),
        .O(\SUB_Alu[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[15]_i_5 
       (.I0(rs1[12]),
        .I1(oper2[12]),
        .O(\SUB_Alu[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[19]_i_2 
       (.I0(rs1[19]),
        .I1(oper2[19]),
        .O(\SUB_Alu[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[19]_i_3 
       (.I0(rs1[18]),
        .I1(oper2[18]),
        .O(\SUB_Alu[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[19]_i_4 
       (.I0(rs1[17]),
        .I1(oper2[17]),
        .O(\SUB_Alu[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[19]_i_5 
       (.I0(rs1[16]),
        .I1(oper2[16]),
        .O(\SUB_Alu[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[23]_i_2 
       (.I0(rs1[23]),
        .I1(oper2[23]),
        .O(\SUB_Alu[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[23]_i_3 
       (.I0(rs1[22]),
        .I1(oper2[22]),
        .O(\SUB_Alu[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[23]_i_4 
       (.I0(rs1[21]),
        .I1(oper2[21]),
        .O(\SUB_Alu[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[23]_i_5 
       (.I0(rs1[20]),
        .I1(oper2[20]),
        .O(\SUB_Alu[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[27]_i_2 
       (.I0(rs1[27]),
        .I1(oper2[27]),
        .O(\SUB_Alu[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[27]_i_3 
       (.I0(rs1[26]),
        .I1(oper2[26]),
        .O(\SUB_Alu[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[27]_i_4 
       (.I0(rs1[25]),
        .I1(oper2[25]),
        .O(\SUB_Alu[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[27]_i_5 
       (.I0(rs1[24]),
        .I1(oper2[24]),
        .O(\SUB_Alu[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \SUB_Alu[31]_i_1 
       (.I0(reset),
        .O(\SUB_Alu[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[31]_i_3 
       (.I0(rs1[31]),
        .I1(oper2[31]),
        .O(\SUB_Alu[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[31]_i_4 
       (.I0(rs1[30]),
        .I1(oper2[30]),
        .O(\SUB_Alu[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[31]_i_5 
       (.I0(rs1[29]),
        .I1(oper2[29]),
        .O(\SUB_Alu[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[31]_i_6 
       (.I0(rs1[28]),
        .I1(oper2[28]),
        .O(\SUB_Alu[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[3]_i_2 
       (.I0(rs1[3]),
        .I1(oper2[3]),
        .O(\SUB_Alu[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[3]_i_3 
       (.I0(rs1[2]),
        .I1(oper2[2]),
        .O(\SUB_Alu[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[3]_i_4 
       (.I0(rs1[1]),
        .I1(oper2[1]),
        .O(\SUB_Alu[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[3]_i_5 
       (.I0(rs1[0]),
        .I1(oper2[0]),
        .O(\SUB_Alu[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[7]_i_2 
       (.I0(rs1[7]),
        .I1(oper2[7]),
        .O(\SUB_Alu[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[7]_i_3 
       (.I0(rs1[6]),
        .I1(oper2[6]),
        .O(\SUB_Alu[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[7]_i_4 
       (.I0(rs1[5]),
        .I1(oper2[5]),
        .O(\SUB_Alu[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SUB_Alu[7]_i_5 
       (.I0(rs1[4]),
        .I1(oper2[4]),
        .O(\SUB_Alu[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[0]),
        .Q(SUB_Alu[0]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[10]),
        .Q(SUB_Alu[10]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[11]),
        .Q(SUB_Alu[11]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  CARRY4 \SUB_Alu_reg[11]_i_1 
       (.CI(\SUB_Alu_reg[7]_i_1_n_0 ),
        .CO({\SUB_Alu_reg[11]_i_1_n_0 ,\SUB_Alu_reg[11]_i_1_n_1 ,\SUB_Alu_reg[11]_i_1_n_2 ,\SUB_Alu_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[11:8]),
        .O(SUB_Alu0[11:8]),
        .S({\SUB_Alu[11]_i_2_n_0 ,\SUB_Alu[11]_i_3_n_0 ,\SUB_Alu[11]_i_4_n_0 ,\SUB_Alu[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[12]),
        .Q(SUB_Alu[12]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[13]),
        .Q(SUB_Alu[13]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[14]),
        .Q(SUB_Alu[14]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[15]),
        .Q(SUB_Alu[15]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  CARRY4 \SUB_Alu_reg[15]_i_1 
       (.CI(\SUB_Alu_reg[11]_i_1_n_0 ),
        .CO({\SUB_Alu_reg[15]_i_1_n_0 ,\SUB_Alu_reg[15]_i_1_n_1 ,\SUB_Alu_reg[15]_i_1_n_2 ,\SUB_Alu_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[15:12]),
        .O(SUB_Alu0[15:12]),
        .S({\SUB_Alu[15]_i_2_n_0 ,\SUB_Alu[15]_i_3_n_0 ,\SUB_Alu[15]_i_4_n_0 ,\SUB_Alu[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[16]),
        .Q(SUB_Alu[16]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[17]),
        .Q(SUB_Alu[17]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[18]),
        .Q(SUB_Alu[18]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[19]),
        .Q(SUB_Alu[19]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  CARRY4 \SUB_Alu_reg[19]_i_1 
       (.CI(\SUB_Alu_reg[15]_i_1_n_0 ),
        .CO({\SUB_Alu_reg[19]_i_1_n_0 ,\SUB_Alu_reg[19]_i_1_n_1 ,\SUB_Alu_reg[19]_i_1_n_2 ,\SUB_Alu_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[19:16]),
        .O(SUB_Alu0[19:16]),
        .S({\SUB_Alu[19]_i_2_n_0 ,\SUB_Alu[19]_i_3_n_0 ,\SUB_Alu[19]_i_4_n_0 ,\SUB_Alu[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[1]),
        .Q(SUB_Alu[1]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[20]),
        .Q(SUB_Alu[20]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[21]),
        .Q(SUB_Alu[21]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[22]),
        .Q(SUB_Alu[22]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[23]),
        .Q(SUB_Alu[23]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  CARRY4 \SUB_Alu_reg[23]_i_1 
       (.CI(\SUB_Alu_reg[19]_i_1_n_0 ),
        .CO({\SUB_Alu_reg[23]_i_1_n_0 ,\SUB_Alu_reg[23]_i_1_n_1 ,\SUB_Alu_reg[23]_i_1_n_2 ,\SUB_Alu_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[23:20]),
        .O(SUB_Alu0[23:20]),
        .S({\SUB_Alu[23]_i_2_n_0 ,\SUB_Alu[23]_i_3_n_0 ,\SUB_Alu[23]_i_4_n_0 ,\SUB_Alu[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[24]),
        .Q(SUB_Alu[24]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[25]),
        .Q(SUB_Alu[25]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[26]),
        .Q(SUB_Alu[26]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[27]),
        .Q(SUB_Alu[27]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  CARRY4 \SUB_Alu_reg[27]_i_1 
       (.CI(\SUB_Alu_reg[23]_i_1_n_0 ),
        .CO({\SUB_Alu_reg[27]_i_1_n_0 ,\SUB_Alu_reg[27]_i_1_n_1 ,\SUB_Alu_reg[27]_i_1_n_2 ,\SUB_Alu_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[27:24]),
        .O(SUB_Alu0[27:24]),
        .S({\SUB_Alu[27]_i_2_n_0 ,\SUB_Alu[27]_i_3_n_0 ,\SUB_Alu[27]_i_4_n_0 ,\SUB_Alu[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[28]),
        .Q(SUB_Alu[28]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[29]),
        .Q(SUB_Alu[29]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[2]),
        .Q(SUB_Alu[2]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[30]),
        .Q(SUB_Alu[30]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[31]),
        .Q(SUB_Alu[31]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  CARRY4 \SUB_Alu_reg[31]_i_2 
       (.CI(\SUB_Alu_reg[27]_i_1_n_0 ),
        .CO({\NLW_SUB_Alu_reg[31]_i_2_CO_UNCONNECTED [3],\SUB_Alu_reg[31]_i_2_n_1 ,\SUB_Alu_reg[31]_i_2_n_2 ,\SUB_Alu_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,rs1[30:28]}),
        .O(SUB_Alu0[31:28]),
        .S({\SUB_Alu[31]_i_3_n_0 ,\SUB_Alu[31]_i_4_n_0 ,\SUB_Alu[31]_i_5_n_0 ,\SUB_Alu[31]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[3]),
        .Q(SUB_Alu[3]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  CARRY4 \SUB_Alu_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\SUB_Alu_reg[3]_i_1_n_0 ,\SUB_Alu_reg[3]_i_1_n_1 ,\SUB_Alu_reg[3]_i_1_n_2 ,\SUB_Alu_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(rs1[3:0]),
        .O(SUB_Alu0[3:0]),
        .S({\SUB_Alu[3]_i_2_n_0 ,\SUB_Alu[3]_i_3_n_0 ,\SUB_Alu[3]_i_4_n_0 ,\SUB_Alu[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[4]),
        .Q(SUB_Alu[4]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[5]),
        .Q(SUB_Alu[5]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[6]),
        .Q(SUB_Alu[6]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[7]),
        .Q(SUB_Alu[7]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  CARRY4 \SUB_Alu_reg[7]_i_1 
       (.CI(\SUB_Alu_reg[3]_i_1_n_0 ),
        .CO({\SUB_Alu_reg[7]_i_1_n_0 ,\SUB_Alu_reg[7]_i_1_n_1 ,\SUB_Alu_reg[7]_i_1_n_2 ,\SUB_Alu_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[7:4]),
        .O(SUB_Alu0[7:4]),
        .S({\SUB_Alu[7]_i_2_n_0 ,\SUB_Alu[7]_i_3_n_0 ,\SUB_Alu[7]_i_4_n_0 ,\SUB_Alu[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[8]),
        .Q(SUB_Alu[8]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SUB_Alu_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(SUB_Alu0[9]),
        .Q(SUB_Alu[9]),
        .R(\SUB_Alu[31]_i_1_n_0 ));
endmodule

(* REG_ALU = "1'b1" *) (* REG_OUT = "1'b1" *) 
module ALU_xor
   (clk,
    reset,
    rs1,
    oper2,
    XOR_Alu);
  input clk;
  input reset;
  input [31:0]rs1;
  input [31:0]oper2;
  output [31:0]XOR_Alu;

  wire [31:0]XOR_Alu;
  wire \XOR_Alu[0]_i_1_n_0 ;
  wire \XOR_Alu[10]_i_1_n_0 ;
  wire \XOR_Alu[11]_i_1_n_0 ;
  wire \XOR_Alu[12]_i_1_n_0 ;
  wire \XOR_Alu[13]_i_1_n_0 ;
  wire \XOR_Alu[14]_i_1_n_0 ;
  wire \XOR_Alu[15]_i_1_n_0 ;
  wire \XOR_Alu[16]_i_1_n_0 ;
  wire \XOR_Alu[17]_i_1_n_0 ;
  wire \XOR_Alu[18]_i_1_n_0 ;
  wire \XOR_Alu[19]_i_1_n_0 ;
  wire \XOR_Alu[1]_i_1_n_0 ;
  wire \XOR_Alu[20]_i_1_n_0 ;
  wire \XOR_Alu[21]_i_1_n_0 ;
  wire \XOR_Alu[22]_i_1_n_0 ;
  wire \XOR_Alu[23]_i_1_n_0 ;
  wire \XOR_Alu[24]_i_1_n_0 ;
  wire \XOR_Alu[25]_i_1_n_0 ;
  wire \XOR_Alu[26]_i_1_n_0 ;
  wire \XOR_Alu[27]_i_1_n_0 ;
  wire \XOR_Alu[28]_i_1_n_0 ;
  wire \XOR_Alu[29]_i_1_n_0 ;
  wire \XOR_Alu[2]_i_1_n_0 ;
  wire \XOR_Alu[30]_i_1_n_0 ;
  wire \XOR_Alu[31]_i_2_n_0 ;
  wire \XOR_Alu[3]_i_1_n_0 ;
  wire \XOR_Alu[4]_i_1_n_0 ;
  wire \XOR_Alu[5]_i_1_n_0 ;
  wire \XOR_Alu[6]_i_1_n_0 ;
  wire \XOR_Alu[7]_i_1_n_0 ;
  wire \XOR_Alu[8]_i_1_n_0 ;
  wire \XOR_Alu[9]_i_1_n_0 ;
  wire clk;
  wire [31:0]oper2;
  wire p_0_in;
  wire reset;
  wire [31:0]rs1;

  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[0]_i_1 
       (.I0(rs1[0]),
        .I1(oper2[0]),
        .O(\XOR_Alu[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[10]_i_1 
       (.I0(rs1[10]),
        .I1(oper2[10]),
        .O(\XOR_Alu[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[11]_i_1 
       (.I0(rs1[11]),
        .I1(oper2[11]),
        .O(\XOR_Alu[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[12]_i_1 
       (.I0(rs1[12]),
        .I1(oper2[12]),
        .O(\XOR_Alu[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[13]_i_1 
       (.I0(rs1[13]),
        .I1(oper2[13]),
        .O(\XOR_Alu[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[14]_i_1 
       (.I0(rs1[14]),
        .I1(oper2[14]),
        .O(\XOR_Alu[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[15]_i_1 
       (.I0(rs1[15]),
        .I1(oper2[15]),
        .O(\XOR_Alu[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[16]_i_1 
       (.I0(rs1[16]),
        .I1(oper2[16]),
        .O(\XOR_Alu[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[17]_i_1 
       (.I0(rs1[17]),
        .I1(oper2[17]),
        .O(\XOR_Alu[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[18]_i_1 
       (.I0(rs1[18]),
        .I1(oper2[18]),
        .O(\XOR_Alu[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[19]_i_1 
       (.I0(rs1[19]),
        .I1(oper2[19]),
        .O(\XOR_Alu[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[1]_i_1 
       (.I0(rs1[1]),
        .I1(oper2[1]),
        .O(\XOR_Alu[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[20]_i_1 
       (.I0(rs1[20]),
        .I1(oper2[20]),
        .O(\XOR_Alu[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[21]_i_1 
       (.I0(rs1[21]),
        .I1(oper2[21]),
        .O(\XOR_Alu[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[22]_i_1 
       (.I0(rs1[22]),
        .I1(oper2[22]),
        .O(\XOR_Alu[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[23]_i_1 
       (.I0(rs1[23]),
        .I1(oper2[23]),
        .O(\XOR_Alu[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[24]_i_1 
       (.I0(rs1[24]),
        .I1(oper2[24]),
        .O(\XOR_Alu[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[25]_i_1 
       (.I0(rs1[25]),
        .I1(oper2[25]),
        .O(\XOR_Alu[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[26]_i_1 
       (.I0(rs1[26]),
        .I1(oper2[26]),
        .O(\XOR_Alu[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[27]_i_1 
       (.I0(rs1[27]),
        .I1(oper2[27]),
        .O(\XOR_Alu[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[28]_i_1 
       (.I0(rs1[28]),
        .I1(oper2[28]),
        .O(\XOR_Alu[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[29]_i_1 
       (.I0(rs1[29]),
        .I1(oper2[29]),
        .O(\XOR_Alu[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[2]_i_1 
       (.I0(rs1[2]),
        .I1(oper2[2]),
        .O(\XOR_Alu[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[30]_i_1 
       (.I0(rs1[30]),
        .I1(oper2[30]),
        .O(\XOR_Alu[30]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \XOR_Alu[31]_i_1 
       (.I0(reset),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[31]_i_2 
       (.I0(rs1[31]),
        .I1(oper2[31]),
        .O(\XOR_Alu[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[3]_i_1 
       (.I0(rs1[3]),
        .I1(oper2[3]),
        .O(\XOR_Alu[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[4]_i_1 
       (.I0(rs1[4]),
        .I1(oper2[4]),
        .O(\XOR_Alu[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[5]_i_1 
       (.I0(rs1[5]),
        .I1(oper2[5]),
        .O(\XOR_Alu[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[6]_i_1 
       (.I0(rs1[6]),
        .I1(oper2[6]),
        .O(\XOR_Alu[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[7]_i_1 
       (.I0(rs1[7]),
        .I1(oper2[7]),
        .O(\XOR_Alu[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[8]_i_1 
       (.I0(rs1[8]),
        .I1(oper2[8]),
        .O(\XOR_Alu[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \XOR_Alu[9]_i_1 
       (.I0(rs1[9]),
        .I1(oper2[9]),
        .O(\XOR_Alu[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[0]_i_1_n_0 ),
        .Q(XOR_Alu[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[10]_i_1_n_0 ),
        .Q(XOR_Alu[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[11]_i_1_n_0 ),
        .Q(XOR_Alu[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[12]_i_1_n_0 ),
        .Q(XOR_Alu[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[13]_i_1_n_0 ),
        .Q(XOR_Alu[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[14]_i_1_n_0 ),
        .Q(XOR_Alu[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[15]_i_1_n_0 ),
        .Q(XOR_Alu[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[16]_i_1_n_0 ),
        .Q(XOR_Alu[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[17]_i_1_n_0 ),
        .Q(XOR_Alu[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[18]_i_1_n_0 ),
        .Q(XOR_Alu[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[19]_i_1_n_0 ),
        .Q(XOR_Alu[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[1]_i_1_n_0 ),
        .Q(XOR_Alu[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[20]_i_1_n_0 ),
        .Q(XOR_Alu[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[21]_i_1_n_0 ),
        .Q(XOR_Alu[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[22]_i_1_n_0 ),
        .Q(XOR_Alu[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[23]_i_1_n_0 ),
        .Q(XOR_Alu[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[24]_i_1_n_0 ),
        .Q(XOR_Alu[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[25]_i_1_n_0 ),
        .Q(XOR_Alu[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[26]_i_1_n_0 ),
        .Q(XOR_Alu[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[27]_i_1_n_0 ),
        .Q(XOR_Alu[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[28]_i_1_n_0 ),
        .Q(XOR_Alu[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[29]_i_1_n_0 ),
        .Q(XOR_Alu[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[2]_i_1_n_0 ),
        .Q(XOR_Alu[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[30]_i_1_n_0 ),
        .Q(XOR_Alu[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[31]_i_2_n_0 ),
        .Q(XOR_Alu[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[3]_i_1_n_0 ),
        .Q(XOR_Alu[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[4]_i_1_n_0 ),
        .Q(XOR_Alu[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[5]_i_1_n_0 ),
        .Q(XOR_Alu[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[6]_i_1_n_0 ),
        .Q(XOR_Alu[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[7]_i_1_n_0 ),
        .Q(XOR_Alu[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[8]_i_1_n_0 ),
        .Q(XOR_Alu[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \XOR_Alu_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\XOR_Alu[9]_i_1_n_0 ),
        .Q(XOR_Alu[9]),
        .R(p_0_in));
endmodule

module AXI_SP32B1024
   (CLK,
    RST,
    axi_awvalid,
    axi_awready,
    axi_awaddr,
    axi_awprot,
    axi_wvalid,
    axi_wready,
    axi_wdata,
    axi_wstrb,
    axi_bvalid,
    axi_bready,
    axi_arvalid,
    axi_arready,
    axi_araddr,
    axi_arprot,
    axi_rvalid,
    axi_rready,
    axi_rdata,
    Q,
    CEN,
    WEN,
    A,
    D);
  input CLK;
  input RST;
  input axi_awvalid;
  output axi_awready;
  input [31:0]axi_awaddr;
  input [2:0]axi_awprot;
  input axi_wvalid;
  output axi_wready;
  input [31:0]axi_wdata;
  input [3:0]axi_wstrb;
  output axi_bvalid;
  input axi_bready;
  input axi_arvalid;
  output axi_arready;
  input [31:0]axi_araddr;
  input [2:0]axi_arprot;
  output axi_rvalid;
  input axi_rready;
  output [31:0]axi_rdata;
  input [31:0]Q;
  output CEN;
  output WEN;
  output [9:0]A;
  output [31:0]D;

  wire \<const0> ;
  wire [9:0]A;
  wire \A[0]_i_1_n_0 ;
  wire \A[1]_i_1_n_0 ;
  wire \A[2]_i_1_n_0 ;
  wire \A[3]_i_1_n_0 ;
  wire \A[4]_i_1_n_0 ;
  wire \A[5]_i_1_n_0 ;
  wire \A[6]_i_1_n_0 ;
  wire \A[7]_i_1_n_0 ;
  wire \A[8]_i_1_n_0 ;
  wire \A[9]_i_1_n_0 ;
  wire \A[9]_i_2_n_0 ;
  wire \A[9]_i_3_n_0 ;
  wire A_regn_0_0;
  wire CEN;
  wire CEN_i_1_n_0;
  wire CLK;
  wire [31:0]D;
  wire [31:0]DP;
  wire [31:0]Q;
  wire RST;
  wire WEN;
  wire WEN_i_1_n_0;
  wire [31:0]axi_araddr;
  wire axi_arvalid;
  wire [31:0]axi_awaddr;
  wire axi_awvalid;
  wire axi_bready;
  wire axi_bvalid;
  wire axi_rready;
  wire axi_rvalid;
  wire [31:0]axi_wdata;
  wire [3:0]axi_wstrb;
  wire axi_wvalid;
  wire reading1;
  wire reading1_i_1_n_0;
  wire reading2_i_1_n_0;
  wire writting1;
  wire writting1_i_1_n_0;
  wire writting2;
  wire writting2_i_1_n_0;
  wire writting2_i_2_n_0;
  wire writting3_i_1_n_0;

  assign axi_arready = \<const0> ;
  assign axi_awready = \<const0> ;
  assign axi_rdata[31] = \<const0> ;
  assign axi_rdata[30] = \<const0> ;
  assign axi_rdata[29] = \<const0> ;
  assign axi_rdata[28] = \<const0> ;
  assign axi_rdata[27] = \<const0> ;
  assign axi_rdata[26] = \<const0> ;
  assign axi_rdata[25] = \<const0> ;
  assign axi_rdata[24] = \<const0> ;
  assign axi_rdata[23] = \<const0> ;
  assign axi_rdata[22] = \<const0> ;
  assign axi_rdata[21] = \<const0> ;
  assign axi_rdata[20] = \<const0> ;
  assign axi_rdata[19] = \<const0> ;
  assign axi_rdata[18] = \<const0> ;
  assign axi_rdata[17] = \<const0> ;
  assign axi_rdata[16] = \<const0> ;
  assign axi_rdata[15] = \<const0> ;
  assign axi_rdata[14] = \<const0> ;
  assign axi_rdata[13] = \<const0> ;
  assign axi_rdata[12] = \<const0> ;
  assign axi_rdata[11] = \<const0> ;
  assign axi_rdata[10] = \<const0> ;
  assign axi_rdata[9] = \<const0> ;
  assign axi_rdata[8] = \<const0> ;
  assign axi_rdata[7] = \<const0> ;
  assign axi_rdata[6] = \<const0> ;
  assign axi_rdata[5] = \<const0> ;
  assign axi_rdata[4] = \<const0> ;
  assign axi_rdata[3] = \<const0> ;
  assign axi_rdata[2] = \<const0> ;
  assign axi_rdata[1] = \<const0> ;
  assign axi_rdata[0] = \<const0> ;
  assign axi_wready = \<const0> ;
  LUT3 #(
    .INIT(8'hAC)) 
    \A[0]_i_1 
       (.I0(axi_awaddr[0]),
        .I1(axi_araddr[0]),
        .I2(axi_awvalid),
        .O(\A[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \A[1]_i_1 
       (.I0(axi_awaddr[1]),
        .I1(axi_araddr[1]),
        .I2(axi_awvalid),
        .O(\A[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \A[2]_i_1 
       (.I0(axi_awaddr[2]),
        .I1(axi_araddr[2]),
        .I2(axi_awvalid),
        .O(\A[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \A[3]_i_1 
       (.I0(axi_awaddr[3]),
        .I1(axi_araddr[3]),
        .I2(axi_awvalid),
        .O(\A[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \A[4]_i_1 
       (.I0(axi_awaddr[4]),
        .I1(axi_araddr[4]),
        .I2(axi_awvalid),
        .O(\A[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \A[5]_i_1 
       (.I0(axi_awaddr[5]),
        .I1(axi_araddr[5]),
        .I2(axi_awvalid),
        .O(\A[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \A[6]_i_1 
       (.I0(axi_awaddr[6]),
        .I1(axi_araddr[6]),
        .I2(axi_awvalid),
        .O(\A[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \A[7]_i_1 
       (.I0(axi_awaddr[7]),
        .I1(axi_araddr[7]),
        .I2(axi_awvalid),
        .O(\A[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \A[8]_i_1 
       (.I0(axi_awaddr[8]),
        .I1(axi_araddr[8]),
        .I2(axi_awvalid),
        .O(\A[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \A[9]_i_1 
       (.I0(RST),
        .O(\A[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \A[9]_i_2 
       (.I0(axi_awvalid),
        .I1(axi_arvalid),
        .O(\A[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \A[9]_i_3 
       (.I0(axi_awaddr[9]),
        .I1(axi_araddr[9]),
        .I2(axi_awvalid),
        .O(\A[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_reg[0] 
       (.C(A_regn_0_0),
        .CE(\A[9]_i_2_n_0 ),
        .D(\A[0]_i_1_n_0 ),
        .Q(A[0]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_reg[1] 
       (.C(A_regn_0_0),
        .CE(\A[9]_i_2_n_0 ),
        .D(\A[1]_i_1_n_0 ),
        .Q(A[1]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_reg[2] 
       (.C(A_regn_0_0),
        .CE(\A[9]_i_2_n_0 ),
        .D(\A[2]_i_1_n_0 ),
        .Q(A[2]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_reg[3] 
       (.C(A_regn_0_0),
        .CE(\A[9]_i_2_n_0 ),
        .D(\A[3]_i_1_n_0 ),
        .Q(A[3]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_reg[4] 
       (.C(A_regn_0_0),
        .CE(\A[9]_i_2_n_0 ),
        .D(\A[4]_i_1_n_0 ),
        .Q(A[4]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_reg[5] 
       (.C(A_regn_0_0),
        .CE(\A[9]_i_2_n_0 ),
        .D(\A[5]_i_1_n_0 ),
        .Q(A[5]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_reg[6] 
       (.C(A_regn_0_0),
        .CE(\A[9]_i_2_n_0 ),
        .D(\A[6]_i_1_n_0 ),
        .Q(A[6]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_reg[7] 
       (.C(A_regn_0_0),
        .CE(\A[9]_i_2_n_0 ),
        .D(\A[7]_i_1_n_0 ),
        .Q(A[7]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_reg[8] 
       (.C(A_regn_0_0),
        .CE(\A[9]_i_2_n_0 ),
        .D(\A[8]_i_1_n_0 ),
        .Q(A[8]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_reg[9] 
       (.C(A_regn_0_0),
        .CE(\A[9]_i_2_n_0 ),
        .D(\A[9]_i_3_n_0 ),
        .Q(A[9]),
        .R(\A[9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    A_regi_0
       (.I0(CLK),
        .O(A_regn_0_0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    CEN_i_1
       (.I0(writting1),
        .I1(reading1),
        .I2(RST),
        .O(CEN_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    CEN_reg
       (.C(A_regn_0_0),
        .CE(1'b1),
        .D(CEN_i_1_n_0),
        .Q(CEN),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[0] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[0]),
        .Q(DP[0]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[10] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[10]),
        .Q(DP[10]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[11] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[11]),
        .Q(DP[11]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[12] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[12]),
        .Q(DP[12]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[13] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[13]),
        .Q(DP[13]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[14] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[14]),
        .Q(DP[14]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[15] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[15]),
        .Q(DP[15]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[16] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[16]),
        .Q(DP[16]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[17] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[17]),
        .Q(DP[17]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[18] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[18]),
        .Q(DP[18]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[19] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[19]),
        .Q(DP[19]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[1] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[1]),
        .Q(DP[1]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[20] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[20]),
        .Q(DP[20]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[21] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[21]),
        .Q(DP[21]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[22] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[22]),
        .Q(DP[22]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[23] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[23]),
        .Q(DP[23]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[24] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[24]),
        .Q(DP[24]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[25] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[25]),
        .Q(DP[25]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[26] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[26]),
        .Q(DP[26]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[27] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[27]),
        .Q(DP[27]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[28] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[28]),
        .Q(DP[28]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[29] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[29]),
        .Q(DP[29]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[2] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[2]),
        .Q(DP[2]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[30] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[30]),
        .Q(DP[30]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[31] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[31]),
        .Q(DP[31]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[3] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[3]),
        .Q(DP[3]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[4] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[4]),
        .Q(DP[4]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[5] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[5]),
        .Q(DP[5]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[6] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[6]),
        .Q(DP[6]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[7] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[7]),
        .Q(DP[7]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[8] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[8]),
        .Q(DP[8]),
        .R(\A[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DP_reg[9] 
       (.C(A_regn_0_0),
        .CE(axi_wvalid),
        .D(axi_wdata[9]),
        .Q(DP[9]),
        .R(\A[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[0]_INST_0 
       (.I0(DP[0]),
        .I1(Q[0]),
        .I2(axi_wstrb[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[10]_INST_0 
       (.I0(DP[10]),
        .I1(Q[10]),
        .I2(axi_wstrb[1]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[11]_INST_0 
       (.I0(DP[11]),
        .I1(Q[11]),
        .I2(axi_wstrb[1]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[12]_INST_0 
       (.I0(DP[12]),
        .I1(Q[12]),
        .I2(axi_wstrb[1]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[13]_INST_0 
       (.I0(DP[13]),
        .I1(Q[13]),
        .I2(axi_wstrb[1]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[14]_INST_0 
       (.I0(DP[14]),
        .I1(Q[14]),
        .I2(axi_wstrb[1]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[15]_INST_0 
       (.I0(DP[15]),
        .I1(Q[15]),
        .I2(axi_wstrb[1]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[16]_INST_0 
       (.I0(DP[16]),
        .I1(Q[16]),
        .I2(axi_wstrb[2]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[17]_INST_0 
       (.I0(DP[17]),
        .I1(Q[17]),
        .I2(axi_wstrb[2]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[18]_INST_0 
       (.I0(DP[18]),
        .I1(Q[18]),
        .I2(axi_wstrb[2]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[19]_INST_0 
       (.I0(DP[19]),
        .I1(Q[19]),
        .I2(axi_wstrb[2]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[1]_INST_0 
       (.I0(DP[1]),
        .I1(Q[1]),
        .I2(axi_wstrb[0]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[20]_INST_0 
       (.I0(DP[20]),
        .I1(Q[20]),
        .I2(axi_wstrb[2]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[21]_INST_0 
       (.I0(DP[21]),
        .I1(Q[21]),
        .I2(axi_wstrb[2]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[22]_INST_0 
       (.I0(DP[22]),
        .I1(Q[22]),
        .I2(axi_wstrb[2]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[23]_INST_0 
       (.I0(DP[23]),
        .I1(Q[23]),
        .I2(axi_wstrb[2]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[24]_INST_0 
       (.I0(DP[24]),
        .I1(Q[24]),
        .I2(axi_wstrb[3]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[25]_INST_0 
       (.I0(DP[25]),
        .I1(Q[25]),
        .I2(axi_wstrb[3]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[26]_INST_0 
       (.I0(DP[26]),
        .I1(Q[26]),
        .I2(axi_wstrb[3]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[27]_INST_0 
       (.I0(DP[27]),
        .I1(Q[27]),
        .I2(axi_wstrb[3]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[28]_INST_0 
       (.I0(DP[28]),
        .I1(Q[28]),
        .I2(axi_wstrb[3]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[29]_INST_0 
       (.I0(DP[29]),
        .I1(Q[29]),
        .I2(axi_wstrb[3]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[2]_INST_0 
       (.I0(DP[2]),
        .I1(Q[2]),
        .I2(axi_wstrb[0]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[30]_INST_0 
       (.I0(DP[30]),
        .I1(Q[30]),
        .I2(axi_wstrb[3]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[31]_INST_0 
       (.I0(DP[31]),
        .I1(Q[31]),
        .I2(axi_wstrb[3]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[3]_INST_0 
       (.I0(DP[3]),
        .I1(Q[3]),
        .I2(axi_wstrb[0]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[4]_INST_0 
       (.I0(DP[4]),
        .I1(Q[4]),
        .I2(axi_wstrb[0]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[5]_INST_0 
       (.I0(DP[5]),
        .I1(Q[5]),
        .I2(axi_wstrb[0]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[6]_INST_0 
       (.I0(DP[6]),
        .I1(Q[6]),
        .I2(axi_wstrb[0]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[7]_INST_0 
       (.I0(DP[7]),
        .I1(Q[7]),
        .I2(axi_wstrb[0]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[8]_INST_0 
       (.I0(DP[8]),
        .I1(Q[8]),
        .I2(axi_wstrb[1]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \D[9]_INST_0 
       (.I0(DP[9]),
        .I1(Q[9]),
        .I2(axi_wstrb[1]),
        .O(D[9]));
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h7)) 
    WEN_i_1
       (.I0(writting2),
        .I1(RST),
        .O(WEN_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    WEN_reg
       (.C(A_regn_0_0),
        .CE(1'b1),
        .D(WEN_i_1_n_0),
        .Q(WEN),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'h0CCC8888)) 
    reading1_i_1
       (.I0(axi_arvalid),
        .I1(RST),
        .I2(axi_rvalid),
        .I3(axi_rready),
        .I4(reading1),
        .O(reading1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reading1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reading1_i_1_n_0),
        .Q(reading1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h2A88)) 
    reading2_i_1
       (.I0(RST),
        .I1(axi_rvalid),
        .I2(axi_rready),
        .I3(reading1),
        .O(reading2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reading2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reading2_i_1_n_0),
        .Q(axi_rvalid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h08C8C8C8C8C8C8C8)) 
    writting1_i_1
       (.I0(axi_awvalid),
        .I1(RST),
        .I2(writting1),
        .I3(writting2),
        .I4(axi_bready),
        .I5(axi_bvalid),
        .O(writting1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    writting1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(writting1_i_1_n_0),
        .Q(writting1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    writting2_i_1
       (.I0(axi_bvalid),
        .I1(axi_bready),
        .I2(writting2),
        .I3(writting1),
        .I4(RST),
        .O(writting2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    writting2_i_2
       (.I0(axi_wvalid),
        .I1(writting2),
        .O(writting2_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    writting2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(writting2_i_2_n_0),
        .Q(writting2),
        .R(writting2_i_1_n_0));
  LUT5 #(
    .INIT(32'h2AAAA0A0)) 
    writting3_i_1
       (.I0(RST),
        .I1(writting1),
        .I2(writting2),
        .I3(axi_bready),
        .I4(axi_bvalid),
        .O(writting3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    writting3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(writting3_i_1_n_0),
        .Q(axi_bvalid),
        .R(1'b0));
endmodule

(* sword = "17" *) 
module Alg_Booth
   (clk,
    reset,
    Busy,
    Em,
    Er,
    R2,
    R1,
    Z);
  input clk;
  input reset;
  input Busy;
  input Em;
  input Er;
  input [16:0]R2;
  input [16:0]R1;
  output [33:0]Z;

  wire Busy;
  wire Em;
  wire Er;
  wire [15:0]Q1;
  wire [16:0]R1;
  wire [16:0]R2;
  wire S0;
  wire [16:0]S00_out;
  wire [34:33]S0_in;
  wire \S[17]_i_1_n_0 ;
  wire \S[20]_i_10_n_0 ;
  wire \S[20]_i_11_n_0 ;
  wire \S[20]_i_4_n_0 ;
  wire \S[20]_i_5_n_0 ;
  wire \S[20]_i_6_n_0 ;
  wire \S[20]_i_7_n_0 ;
  wire \S[20]_i_8_n_0 ;
  wire \S[20]_i_9_n_0 ;
  wire \S[24]_i_10_n_0 ;
  wire \S[24]_i_11_n_0 ;
  wire \S[24]_i_4_n_0 ;
  wire \S[24]_i_5_n_0 ;
  wire \S[24]_i_6_n_0 ;
  wire \S[24]_i_7_n_0 ;
  wire \S[24]_i_8_n_0 ;
  wire \S[24]_i_9_n_0 ;
  wire \S[28]_i_10_n_0 ;
  wire \S[28]_i_11_n_0 ;
  wire \S[28]_i_4_n_0 ;
  wire \S[28]_i_5_n_0 ;
  wire \S[28]_i_6_n_0 ;
  wire \S[28]_i_7_n_0 ;
  wire \S[28]_i_8_n_0 ;
  wire \S[28]_i_9_n_0 ;
  wire \S[32]_i_10_n_0 ;
  wire \S[32]_i_11_n_0 ;
  wire \S[32]_i_4_n_0 ;
  wire \S[32]_i_5_n_0 ;
  wire \S[32]_i_6_n_0 ;
  wire \S[32]_i_7_n_0 ;
  wire \S[32]_i_8_n_0 ;
  wire \S[32]_i_9_n_0 ;
  wire \S[33]_i_1_n_0 ;
  wire \S[33]_i_6_n_0 ;
  wire \S[33]_i_7_n_0 ;
  wire \S[34]_i_1_n_0 ;
  wire \S[34]_i_2_n_0 ;
  wire \S_reg[20]_i_2_n_0 ;
  wire \S_reg[20]_i_2_n_1 ;
  wire \S_reg[20]_i_2_n_2 ;
  wire \S_reg[20]_i_2_n_3 ;
  wire \S_reg[20]_i_2_n_4 ;
  wire \S_reg[20]_i_2_n_5 ;
  wire \S_reg[20]_i_2_n_6 ;
  wire \S_reg[20]_i_2_n_7 ;
  wire \S_reg[20]_i_3_n_0 ;
  wire \S_reg[20]_i_3_n_1 ;
  wire \S_reg[20]_i_3_n_2 ;
  wire \S_reg[20]_i_3_n_3 ;
  wire \S_reg[24]_i_2_n_0 ;
  wire \S_reg[24]_i_2_n_1 ;
  wire \S_reg[24]_i_2_n_2 ;
  wire \S_reg[24]_i_2_n_3 ;
  wire \S_reg[24]_i_2_n_4 ;
  wire \S_reg[24]_i_2_n_5 ;
  wire \S_reg[24]_i_2_n_6 ;
  wire \S_reg[24]_i_2_n_7 ;
  wire \S_reg[24]_i_3_n_0 ;
  wire \S_reg[24]_i_3_n_1 ;
  wire \S_reg[24]_i_3_n_2 ;
  wire \S_reg[24]_i_3_n_3 ;
  wire \S_reg[28]_i_2_n_0 ;
  wire \S_reg[28]_i_2_n_1 ;
  wire \S_reg[28]_i_2_n_2 ;
  wire \S_reg[28]_i_2_n_3 ;
  wire \S_reg[28]_i_2_n_4 ;
  wire \S_reg[28]_i_2_n_5 ;
  wire \S_reg[28]_i_2_n_6 ;
  wire \S_reg[28]_i_2_n_7 ;
  wire \S_reg[28]_i_3_n_0 ;
  wire \S_reg[28]_i_3_n_1 ;
  wire \S_reg[28]_i_3_n_2 ;
  wire \S_reg[28]_i_3_n_3 ;
  wire \S_reg[32]_i_2_n_0 ;
  wire \S_reg[32]_i_2_n_1 ;
  wire \S_reg[32]_i_2_n_2 ;
  wire \S_reg[32]_i_2_n_3 ;
  wire \S_reg[32]_i_2_n_4 ;
  wire \S_reg[32]_i_2_n_5 ;
  wire \S_reg[32]_i_2_n_6 ;
  wire \S_reg[32]_i_2_n_7 ;
  wire \S_reg[32]_i_3_n_0 ;
  wire \S_reg[32]_i_3_n_1 ;
  wire \S_reg[32]_i_3_n_2 ;
  wire \S_reg[32]_i_3_n_3 ;
  wire \S_reg[33]_i_4_n_7 ;
  wire \S_reg_n_0_[0] ;
  wire \S_reg_n_0_[10] ;
  wire \S_reg_n_0_[11] ;
  wire \S_reg_n_0_[12] ;
  wire \S_reg_n_0_[13] ;
  wire \S_reg_n_0_[14] ;
  wire \S_reg_n_0_[15] ;
  wire \S_reg_n_0_[16] ;
  wire \S_reg_n_0_[17] ;
  wire \S_reg_n_0_[1] ;
  wire \S_reg_n_0_[2] ;
  wire \S_reg_n_0_[3] ;
  wire \S_reg_n_0_[4] ;
  wire \S_reg_n_0_[5] ;
  wire \S_reg_n_0_[6] ;
  wire \S_reg_n_0_[7] ;
  wire \S_reg_n_0_[8] ;
  wire \S_reg_n_0_[9] ;
  wire [33:0]Z;
  wire clk;
  wire [16:0]p_0_in;
  wire [33:0]p_1_in;
  wire reset;
  wire [3:0]\NLW_S_reg[33]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_S_reg[33]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_S_reg[33]_i_5_CO_UNCONNECTED ;
  wire [3:1]\NLW_S_reg[33]_i_5_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \Q1[15]_i_1 
       (.I0(reset),
        .O(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[0] 
       (.C(clk),
        .CE(Er),
        .D(R1[0]),
        .Q(Q1[0]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[10] 
       (.C(clk),
        .CE(Er),
        .D(R1[10]),
        .Q(Q1[10]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[11] 
       (.C(clk),
        .CE(Er),
        .D(R1[11]),
        .Q(Q1[11]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[12] 
       (.C(clk),
        .CE(Er),
        .D(R1[12]),
        .Q(Q1[12]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[13] 
       (.C(clk),
        .CE(Er),
        .D(R1[13]),
        .Q(Q1[13]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[14] 
       (.C(clk),
        .CE(Er),
        .D(R1[14]),
        .Q(Q1[14]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[15] 
       (.C(clk),
        .CE(Er),
        .D(R1[15]),
        .Q(Q1[15]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[1] 
       (.C(clk),
        .CE(Er),
        .D(R1[1]),
        .Q(Q1[1]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[2] 
       (.C(clk),
        .CE(Er),
        .D(R1[2]),
        .Q(Q1[2]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[3] 
       (.C(clk),
        .CE(Er),
        .D(R1[3]),
        .Q(Q1[3]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[4] 
       (.C(clk),
        .CE(Er),
        .D(R1[4]),
        .Q(Q1[4]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[5] 
       (.C(clk),
        .CE(Er),
        .D(R1[5]),
        .Q(Q1[5]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[6] 
       (.C(clk),
        .CE(Er),
        .D(R1[6]),
        .Q(Q1[6]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[7] 
       (.C(clk),
        .CE(Er),
        .D(R1[7]),
        .Q(Q1[7]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[8] 
       (.C(clk),
        .CE(Er),
        .D(R1[8]),
        .Q(Q1[8]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[9] 
       (.C(clk),
        .CE(Er),
        .D(R1[9]),
        .Q(Q1[9]),
        .R(S0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \S[0]_i_1 
       (.I0(\S_reg_n_0_[1] ),
        .I1(Er),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[10]_i_1 
       (.I0(R2[9]),
        .I1(\S_reg_n_0_[11] ),
        .I2(Er),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[11]_i_1 
       (.I0(R2[10]),
        .I1(\S_reg_n_0_[12] ),
        .I2(Er),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[12]_i_1 
       (.I0(R2[11]),
        .I1(\S_reg_n_0_[13] ),
        .I2(Er),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[13]_i_1 
       (.I0(R2[12]),
        .I1(\S_reg_n_0_[14] ),
        .I2(Er),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[14]_i_1 
       (.I0(R2[13]),
        .I1(\S_reg_n_0_[15] ),
        .I2(Er),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[15]_i_1 
       (.I0(R2[14]),
        .I1(\S_reg_n_0_[16] ),
        .I2(Er),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[16]_i_1 
       (.I0(R2[15]),
        .I1(\S_reg_n_0_[17] ),
        .I2(Er),
        .O(p_1_in[16]));
  LUT6 #(
    .INIT(64'h00000000BBE288E2)) 
    \S[17]_i_1 
       (.I0(p_0_in[0]),
        .I1(\S_reg_n_0_[1] ),
        .I2(\S_reg[20]_i_2_n_7 ),
        .I3(\S_reg_n_0_[0] ),
        .I4(S00_out[0]),
        .I5(Er),
        .O(\S[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[18]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[1]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[20]_i_2_n_6 ),
        .I4(S00_out[1]),
        .I5(Er),
        .O(p_1_in[18]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[19]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[2]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[20]_i_2_n_5 ),
        .I4(S00_out[2]),
        .I5(Er),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[1]_i_1 
       (.I0(R2[0]),
        .I1(\S_reg_n_0_[2] ),
        .I2(Er),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[20]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[3]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[20]_i_2_n_4 ),
        .I4(S00_out[3]),
        .I5(Er),
        .O(p_1_in[20]));
  LUT2 #(
    .INIT(4'h6)) 
    \S[20]_i_10 
       (.I0(Q1[1]),
        .I1(p_0_in[1]),
        .O(\S[20]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[20]_i_11 
       (.I0(Q1[0]),
        .I1(p_0_in[0]),
        .O(\S[20]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[20]_i_4 
       (.I0(p_0_in[3]),
        .I1(Q1[3]),
        .O(\S[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[20]_i_5 
       (.I0(p_0_in[2]),
        .I1(Q1[2]),
        .O(\S[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[20]_i_6 
       (.I0(p_0_in[1]),
        .I1(Q1[1]),
        .O(\S[20]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[20]_i_7 
       (.I0(p_0_in[0]),
        .I1(Q1[0]),
        .O(\S[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[20]_i_8 
       (.I0(Q1[3]),
        .I1(p_0_in[3]),
        .O(\S[20]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[20]_i_9 
       (.I0(Q1[2]),
        .I1(p_0_in[2]),
        .O(\S[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[21]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[4]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[24]_i_2_n_7 ),
        .I4(S00_out[4]),
        .I5(Er),
        .O(p_1_in[21]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[22]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[5]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[24]_i_2_n_6 ),
        .I4(S00_out[5]),
        .I5(Er),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[23]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[6]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[24]_i_2_n_5 ),
        .I4(S00_out[6]),
        .I5(Er),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[24]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[7]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[24]_i_2_n_4 ),
        .I4(S00_out[7]),
        .I5(Er),
        .O(p_1_in[24]));
  LUT2 #(
    .INIT(4'h6)) 
    \S[24]_i_10 
       (.I0(Q1[5]),
        .I1(p_0_in[5]),
        .O(\S[24]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[24]_i_11 
       (.I0(Q1[4]),
        .I1(p_0_in[4]),
        .O(\S[24]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[24]_i_4 
       (.I0(p_0_in[7]),
        .I1(Q1[7]),
        .O(\S[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[24]_i_5 
       (.I0(p_0_in[6]),
        .I1(Q1[6]),
        .O(\S[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[24]_i_6 
       (.I0(p_0_in[5]),
        .I1(Q1[5]),
        .O(\S[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[24]_i_7 
       (.I0(p_0_in[4]),
        .I1(Q1[4]),
        .O(\S[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[24]_i_8 
       (.I0(Q1[7]),
        .I1(p_0_in[7]),
        .O(\S[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[24]_i_9 
       (.I0(Q1[6]),
        .I1(p_0_in[6]),
        .O(\S[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[25]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[8]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[28]_i_2_n_7 ),
        .I4(S00_out[8]),
        .I5(Er),
        .O(p_1_in[25]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[26]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[9]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[28]_i_2_n_6 ),
        .I4(S00_out[9]),
        .I5(Er),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[27]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[10]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[28]_i_2_n_5 ),
        .I4(S00_out[10]),
        .I5(Er),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[28]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[11]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[28]_i_2_n_4 ),
        .I4(S00_out[11]),
        .I5(Er),
        .O(p_1_in[28]));
  LUT2 #(
    .INIT(4'h6)) 
    \S[28]_i_10 
       (.I0(Q1[9]),
        .I1(p_0_in[9]),
        .O(\S[28]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[28]_i_11 
       (.I0(Q1[8]),
        .I1(p_0_in[8]),
        .O(\S[28]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[28]_i_4 
       (.I0(p_0_in[11]),
        .I1(Q1[11]),
        .O(\S[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[28]_i_5 
       (.I0(p_0_in[10]),
        .I1(Q1[10]),
        .O(\S[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[28]_i_6 
       (.I0(p_0_in[9]),
        .I1(Q1[9]),
        .O(\S[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[28]_i_7 
       (.I0(p_0_in[8]),
        .I1(Q1[8]),
        .O(\S[28]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[28]_i_8 
       (.I0(Q1[11]),
        .I1(p_0_in[11]),
        .O(\S[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[28]_i_9 
       (.I0(Q1[10]),
        .I1(p_0_in[10]),
        .O(\S[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[29]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[12]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[32]_i_2_n_7 ),
        .I4(S00_out[12]),
        .I5(Er),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[2]_i_1 
       (.I0(R2[1]),
        .I1(\S_reg_n_0_[3] ),
        .I2(Er),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[30]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[13]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[32]_i_2_n_6 ),
        .I4(S00_out[13]),
        .I5(Er),
        .O(p_1_in[30]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[31]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[14]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[32]_i_2_n_5 ),
        .I4(S00_out[14]),
        .I5(Er),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[32]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[15]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[32]_i_2_n_4 ),
        .I4(S00_out[15]),
        .I5(Er),
        .O(p_1_in[32]));
  LUT2 #(
    .INIT(4'h6)) 
    \S[32]_i_10 
       (.I0(Q1[13]),
        .I1(p_0_in[13]),
        .O(\S[32]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[32]_i_11 
       (.I0(Q1[12]),
        .I1(p_0_in[12]),
        .O(\S[32]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[32]_i_4 
       (.I0(p_0_in[15]),
        .I1(Q1[15]),
        .O(\S[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[32]_i_5 
       (.I0(p_0_in[14]),
        .I1(Q1[14]),
        .O(\S[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[32]_i_6 
       (.I0(p_0_in[13]),
        .I1(Q1[13]),
        .O(\S[32]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[32]_i_7 
       (.I0(p_0_in[12]),
        .I1(Q1[12]),
        .O(\S[32]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[32]_i_8 
       (.I0(Q1[15]),
        .I1(p_0_in[15]),
        .O(\S[32]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[32]_i_9 
       (.I0(Q1[14]),
        .I1(p_0_in[14]),
        .O(\S[32]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \S[33]_i_1 
       (.I0(Er),
        .I1(reset),
        .O(\S[33]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \S[33]_i_2 
       (.I0(Em),
        .I1(Er),
        .O(S0_in[33]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[33]_i_3 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[16]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[33]_i_4_n_7 ),
        .I4(S00_out[16]),
        .I5(Er),
        .O(p_1_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \S[33]_i_6 
       (.I0(p_0_in[16]),
        .O(\S[33]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \S[33]_i_7 
       (.I0(p_0_in[16]),
        .O(\S[33]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \S[34]_i_1 
       (.I0(\S[34]_i_2_n_0 ),
        .I1(reset),
        .I2(Er),
        .O(\S[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF00E40000)) 
    \S[34]_i_2 
       (.I0(\S_reg_n_0_[1] ),
        .I1(S00_out[16]),
        .I2(\S_reg[33]_i_4_n_7 ),
        .I3(Er),
        .I4(S0_in[34]),
        .I5(p_0_in[16]),
        .O(\S[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hFF60)) 
    \S[34]_i_3 
       (.I0(\S_reg_n_0_[0] ),
        .I1(\S_reg_n_0_[1] ),
        .I2(Em),
        .I3(Er),
        .O(S0_in[34]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[3]_i_1 
       (.I0(R2[2]),
        .I1(\S_reg_n_0_[4] ),
        .I2(Er),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[4]_i_1 
       (.I0(R2[3]),
        .I1(\S_reg_n_0_[5] ),
        .I2(Er),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[5]_i_1 
       (.I0(R2[4]),
        .I1(\S_reg_n_0_[6] ),
        .I2(Er),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[6]_i_1 
       (.I0(R2[5]),
        .I1(\S_reg_n_0_[7] ),
        .I2(Er),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[7]_i_1 
       (.I0(R2[6]),
        .I1(\S_reg_n_0_[8] ),
        .I2(Er),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[8]_i_1 
       (.I0(R2[7]),
        .I1(\S_reg_n_0_[9] ),
        .I2(Er),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[9]_i_1 
       (.I0(R2[8]),
        .I1(\S_reg_n_0_[10] ),
        .I2(Er),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[0] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[0]),
        .Q(\S_reg_n_0_[0] ),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[10] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[10]),
        .Q(\S_reg_n_0_[10] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[11] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[11]),
        .Q(\S_reg_n_0_[11] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[12] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[12]),
        .Q(\S_reg_n_0_[12] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[13] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[13]),
        .Q(\S_reg_n_0_[13] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[14] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[14]),
        .Q(\S_reg_n_0_[14] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[15] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[15]),
        .Q(\S_reg_n_0_[15] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[16] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[16]),
        .Q(\S_reg_n_0_[16] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[17] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(\S[17]_i_1_n_0 ),
        .Q(\S_reg_n_0_[17] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[18] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[18]),
        .Q(p_0_in[0]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[19] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[19]),
        .Q(p_0_in[1]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[1] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[1]),
        .Q(\S_reg_n_0_[1] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[20] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[20]),
        .Q(p_0_in[2]),
        .R(\S[33]_i_1_n_0 ));
  CARRY4 \S_reg[20]_i_2 
       (.CI(1'b0),
        .CO({\S_reg[20]_i_2_n_0 ,\S_reg[20]_i_2_n_1 ,\S_reg[20]_i_2_n_2 ,\S_reg[20]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI(p_0_in[3:0]),
        .O({\S_reg[20]_i_2_n_4 ,\S_reg[20]_i_2_n_5 ,\S_reg[20]_i_2_n_6 ,\S_reg[20]_i_2_n_7 }),
        .S({\S[20]_i_4_n_0 ,\S[20]_i_5_n_0 ,\S[20]_i_6_n_0 ,\S[20]_i_7_n_0 }));
  CARRY4 \S_reg[20]_i_3 
       (.CI(1'b0),
        .CO({\S_reg[20]_i_3_n_0 ,\S_reg[20]_i_3_n_1 ,\S_reg[20]_i_3_n_2 ,\S_reg[20]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[3:0]),
        .O(S00_out[3:0]),
        .S({\S[20]_i_8_n_0 ,\S[20]_i_9_n_0 ,\S[20]_i_10_n_0 ,\S[20]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[21] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[21]),
        .Q(p_0_in[3]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[22] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[22]),
        .Q(p_0_in[4]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[23] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[23]),
        .Q(p_0_in[5]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[24] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[24]),
        .Q(p_0_in[6]),
        .R(\S[33]_i_1_n_0 ));
  CARRY4 \S_reg[24]_i_2 
       (.CI(\S_reg[20]_i_2_n_0 ),
        .CO({\S_reg[24]_i_2_n_0 ,\S_reg[24]_i_2_n_1 ,\S_reg[24]_i_2_n_2 ,\S_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[7:4]),
        .O({\S_reg[24]_i_2_n_4 ,\S_reg[24]_i_2_n_5 ,\S_reg[24]_i_2_n_6 ,\S_reg[24]_i_2_n_7 }),
        .S({\S[24]_i_4_n_0 ,\S[24]_i_5_n_0 ,\S[24]_i_6_n_0 ,\S[24]_i_7_n_0 }));
  CARRY4 \S_reg[24]_i_3 
       (.CI(\S_reg[20]_i_3_n_0 ),
        .CO({\S_reg[24]_i_3_n_0 ,\S_reg[24]_i_3_n_1 ,\S_reg[24]_i_3_n_2 ,\S_reg[24]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[7:4]),
        .O(S00_out[7:4]),
        .S({\S[24]_i_8_n_0 ,\S[24]_i_9_n_0 ,\S[24]_i_10_n_0 ,\S[24]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[25] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[25]),
        .Q(p_0_in[7]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[26] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[26]),
        .Q(p_0_in[8]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[27] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[27]),
        .Q(p_0_in[9]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[28] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[28]),
        .Q(p_0_in[10]),
        .R(\S[33]_i_1_n_0 ));
  CARRY4 \S_reg[28]_i_2 
       (.CI(\S_reg[24]_i_2_n_0 ),
        .CO({\S_reg[28]_i_2_n_0 ,\S_reg[28]_i_2_n_1 ,\S_reg[28]_i_2_n_2 ,\S_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[11:8]),
        .O({\S_reg[28]_i_2_n_4 ,\S_reg[28]_i_2_n_5 ,\S_reg[28]_i_2_n_6 ,\S_reg[28]_i_2_n_7 }),
        .S({\S[28]_i_4_n_0 ,\S[28]_i_5_n_0 ,\S[28]_i_6_n_0 ,\S[28]_i_7_n_0 }));
  CARRY4 \S_reg[28]_i_3 
       (.CI(\S_reg[24]_i_3_n_0 ),
        .CO({\S_reg[28]_i_3_n_0 ,\S_reg[28]_i_3_n_1 ,\S_reg[28]_i_3_n_2 ,\S_reg[28]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[11:8]),
        .O(S00_out[11:8]),
        .S({\S[28]_i_8_n_0 ,\S[28]_i_9_n_0 ,\S[28]_i_10_n_0 ,\S[28]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[29] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[29]),
        .Q(p_0_in[11]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[2] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[2]),
        .Q(\S_reg_n_0_[2] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[30] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[30]),
        .Q(p_0_in[12]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[31] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[31]),
        .Q(p_0_in[13]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[32] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[32]),
        .Q(p_0_in[14]),
        .R(\S[33]_i_1_n_0 ));
  CARRY4 \S_reg[32]_i_2 
       (.CI(\S_reg[28]_i_2_n_0 ),
        .CO({\S_reg[32]_i_2_n_0 ,\S_reg[32]_i_2_n_1 ,\S_reg[32]_i_2_n_2 ,\S_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[15:12]),
        .O({\S_reg[32]_i_2_n_4 ,\S_reg[32]_i_2_n_5 ,\S_reg[32]_i_2_n_6 ,\S_reg[32]_i_2_n_7 }),
        .S({\S[32]_i_4_n_0 ,\S[32]_i_5_n_0 ,\S[32]_i_6_n_0 ,\S[32]_i_7_n_0 }));
  CARRY4 \S_reg[32]_i_3 
       (.CI(\S_reg[28]_i_3_n_0 ),
        .CO({\S_reg[32]_i_3_n_0 ,\S_reg[32]_i_3_n_1 ,\S_reg[32]_i_3_n_2 ,\S_reg[32]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[15:12]),
        .O(S00_out[15:12]),
        .S({\S[32]_i_8_n_0 ,\S[32]_i_9_n_0 ,\S[32]_i_10_n_0 ,\S[32]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[33] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[33]),
        .Q(p_0_in[15]),
        .R(\S[33]_i_1_n_0 ));
  CARRY4 \S_reg[33]_i_4 
       (.CI(\S_reg[32]_i_2_n_0 ),
        .CO(\NLW_S_reg[33]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_S_reg[33]_i_4_O_UNCONNECTED [3:1],\S_reg[33]_i_4_n_7 }),
        .S({1'b0,1'b0,1'b0,\S[33]_i_6_n_0 }));
  CARRY4 \S_reg[33]_i_5 
       (.CI(\S_reg[32]_i_3_n_0 ),
        .CO(\NLW_S_reg[33]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_S_reg[33]_i_5_O_UNCONNECTED [3:1],S00_out[16]}),
        .S({1'b0,1'b0,1'b0,\S[33]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\S[34]_i_1_n_0 ),
        .Q(p_0_in[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[3] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[3]),
        .Q(\S_reg_n_0_[3] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[4] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[4]),
        .Q(\S_reg_n_0_[4] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[5] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[5]),
        .Q(\S_reg_n_0_[5] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[6] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[6]),
        .Q(\S_reg_n_0_[6] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[7] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[7]),
        .Q(\S_reg_n_0_[7] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[8] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[8]),
        .Q(\S_reg_n_0_[8] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[9] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[9]),
        .Q(\S_reg_n_0_[9] ),
        .R(S0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[0]_INST_0 
       (.I0(\S_reg_n_0_[1] ),
        .I1(Busy),
        .O(Z[0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[10]_INST_0 
       (.I0(\S_reg_n_0_[11] ),
        .I1(Busy),
        .O(Z[10]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[11]_INST_0 
       (.I0(\S_reg_n_0_[12] ),
        .I1(Busy),
        .O(Z[11]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[12]_INST_0 
       (.I0(\S_reg_n_0_[13] ),
        .I1(Busy),
        .O(Z[12]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[13]_INST_0 
       (.I0(\S_reg_n_0_[14] ),
        .I1(Busy),
        .O(Z[13]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[14]_INST_0 
       (.I0(\S_reg_n_0_[15] ),
        .I1(Busy),
        .O(Z[14]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[15]_INST_0 
       (.I0(\S_reg_n_0_[16] ),
        .I1(Busy),
        .O(Z[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[16]_INST_0 
       (.I0(\S_reg_n_0_[17] ),
        .I1(Busy),
        .O(Z[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[17]_INST_0 
       (.I0(p_0_in[0]),
        .I1(Busy),
        .O(Z[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[18]_INST_0 
       (.I0(p_0_in[1]),
        .I1(Busy),
        .O(Z[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[19]_INST_0 
       (.I0(p_0_in[2]),
        .I1(Busy),
        .O(Z[19]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[1]_INST_0 
       (.I0(\S_reg_n_0_[2] ),
        .I1(Busy),
        .O(Z[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[20]_INST_0 
       (.I0(p_0_in[3]),
        .I1(Busy),
        .O(Z[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[21]_INST_0 
       (.I0(p_0_in[4]),
        .I1(Busy),
        .O(Z[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[22]_INST_0 
       (.I0(p_0_in[5]),
        .I1(Busy),
        .O(Z[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[23]_INST_0 
       (.I0(p_0_in[6]),
        .I1(Busy),
        .O(Z[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[24]_INST_0 
       (.I0(p_0_in[7]),
        .I1(Busy),
        .O(Z[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[25]_INST_0 
       (.I0(p_0_in[8]),
        .I1(Busy),
        .O(Z[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[26]_INST_0 
       (.I0(p_0_in[9]),
        .I1(Busy),
        .O(Z[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[27]_INST_0 
       (.I0(p_0_in[10]),
        .I1(Busy),
        .O(Z[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[28]_INST_0 
       (.I0(p_0_in[11]),
        .I1(Busy),
        .O(Z[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[29]_INST_0 
       (.I0(p_0_in[12]),
        .I1(Busy),
        .O(Z[29]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[2]_INST_0 
       (.I0(\S_reg_n_0_[3] ),
        .I1(Busy),
        .O(Z[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[30]_INST_0 
       (.I0(p_0_in[13]),
        .I1(Busy),
        .O(Z[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[31]_INST_0 
       (.I0(p_0_in[14]),
        .I1(Busy),
        .O(Z[31]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[32]_INST_0 
       (.I0(p_0_in[15]),
        .I1(Busy),
        .O(Z[32]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[33]_INST_0 
       (.I0(p_0_in[16]),
        .I1(Busy),
        .O(Z[33]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[3]_INST_0 
       (.I0(\S_reg_n_0_[4] ),
        .I1(Busy),
        .O(Z[3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[4]_INST_0 
       (.I0(\S_reg_n_0_[5] ),
        .I1(Busy),
        .O(Z[4]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[5]_INST_0 
       (.I0(\S_reg_n_0_[6] ),
        .I1(Busy),
        .O(Z[5]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[6]_INST_0 
       (.I0(\S_reg_n_0_[7] ),
        .I1(Busy),
        .O(Z[6]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[7]_INST_0 
       (.I0(\S_reg_n_0_[8] ),
        .I1(Busy),
        .O(Z[7]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[8]_INST_0 
       (.I0(\S_reg_n_0_[9] ),
        .I1(Busy),
        .O(Z[8]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[9]_INST_0 
       (.I0(\S_reg_n_0_[10] ),
        .I1(Busy),
        .O(Z[9]));
endmodule

(* ORIG_REF_NAME = "Alg_Booth" *) (* sword = "17" *) 
module Alg_Booth__1
   (clk,
    reset,
    Busy,
    Em,
    Er,
    R2,
    R1,
    Z);
  input clk;
  input reset;
  input Busy;
  input Em;
  input Er;
  input [16:0]R2;
  input [16:0]R1;
  output [33:0]Z;

  wire Busy;
  wire Em;
  wire Er;
  wire [15:0]Q1;
  wire [16:0]R1;
  wire [16:0]R2;
  wire S0;
  wire [16:0]S00_out;
  wire [34:33]S0_in;
  wire \S[17]_i_1_n_0 ;
  wire \S[20]_i_10_n_0 ;
  wire \S[20]_i_11_n_0 ;
  wire \S[20]_i_4_n_0 ;
  wire \S[20]_i_5_n_0 ;
  wire \S[20]_i_6_n_0 ;
  wire \S[20]_i_7_n_0 ;
  wire \S[20]_i_8_n_0 ;
  wire \S[20]_i_9_n_0 ;
  wire \S[24]_i_10_n_0 ;
  wire \S[24]_i_11_n_0 ;
  wire \S[24]_i_4_n_0 ;
  wire \S[24]_i_5_n_0 ;
  wire \S[24]_i_6_n_0 ;
  wire \S[24]_i_7_n_0 ;
  wire \S[24]_i_8_n_0 ;
  wire \S[24]_i_9_n_0 ;
  wire \S[28]_i_10_n_0 ;
  wire \S[28]_i_11_n_0 ;
  wire \S[28]_i_4_n_0 ;
  wire \S[28]_i_5_n_0 ;
  wire \S[28]_i_6_n_0 ;
  wire \S[28]_i_7_n_0 ;
  wire \S[28]_i_8_n_0 ;
  wire \S[28]_i_9_n_0 ;
  wire \S[32]_i_10_n_0 ;
  wire \S[32]_i_11_n_0 ;
  wire \S[32]_i_4_n_0 ;
  wire \S[32]_i_5_n_0 ;
  wire \S[32]_i_6_n_0 ;
  wire \S[32]_i_7_n_0 ;
  wire \S[32]_i_8_n_0 ;
  wire \S[32]_i_9_n_0 ;
  wire \S[33]_i_1_n_0 ;
  wire \S[33]_i_6_n_0 ;
  wire \S[33]_i_7_n_0 ;
  wire \S[34]_i_1_n_0 ;
  wire \S[34]_i_2_n_0 ;
  wire \S_reg[20]_i_2_n_0 ;
  wire \S_reg[20]_i_2_n_1 ;
  wire \S_reg[20]_i_2_n_2 ;
  wire \S_reg[20]_i_2_n_3 ;
  wire \S_reg[20]_i_2_n_4 ;
  wire \S_reg[20]_i_2_n_5 ;
  wire \S_reg[20]_i_2_n_6 ;
  wire \S_reg[20]_i_2_n_7 ;
  wire \S_reg[20]_i_3_n_0 ;
  wire \S_reg[20]_i_3_n_1 ;
  wire \S_reg[20]_i_3_n_2 ;
  wire \S_reg[20]_i_3_n_3 ;
  wire \S_reg[24]_i_2_n_0 ;
  wire \S_reg[24]_i_2_n_1 ;
  wire \S_reg[24]_i_2_n_2 ;
  wire \S_reg[24]_i_2_n_3 ;
  wire \S_reg[24]_i_2_n_4 ;
  wire \S_reg[24]_i_2_n_5 ;
  wire \S_reg[24]_i_2_n_6 ;
  wire \S_reg[24]_i_2_n_7 ;
  wire \S_reg[24]_i_3_n_0 ;
  wire \S_reg[24]_i_3_n_1 ;
  wire \S_reg[24]_i_3_n_2 ;
  wire \S_reg[24]_i_3_n_3 ;
  wire \S_reg[28]_i_2_n_0 ;
  wire \S_reg[28]_i_2_n_1 ;
  wire \S_reg[28]_i_2_n_2 ;
  wire \S_reg[28]_i_2_n_3 ;
  wire \S_reg[28]_i_2_n_4 ;
  wire \S_reg[28]_i_2_n_5 ;
  wire \S_reg[28]_i_2_n_6 ;
  wire \S_reg[28]_i_2_n_7 ;
  wire \S_reg[28]_i_3_n_0 ;
  wire \S_reg[28]_i_3_n_1 ;
  wire \S_reg[28]_i_3_n_2 ;
  wire \S_reg[28]_i_3_n_3 ;
  wire \S_reg[32]_i_2_n_0 ;
  wire \S_reg[32]_i_2_n_1 ;
  wire \S_reg[32]_i_2_n_2 ;
  wire \S_reg[32]_i_2_n_3 ;
  wire \S_reg[32]_i_2_n_4 ;
  wire \S_reg[32]_i_2_n_5 ;
  wire \S_reg[32]_i_2_n_6 ;
  wire \S_reg[32]_i_2_n_7 ;
  wire \S_reg[32]_i_3_n_0 ;
  wire \S_reg[32]_i_3_n_1 ;
  wire \S_reg[32]_i_3_n_2 ;
  wire \S_reg[32]_i_3_n_3 ;
  wire \S_reg[33]_i_4_n_7 ;
  wire \S_reg_n_0_[0] ;
  wire \S_reg_n_0_[10] ;
  wire \S_reg_n_0_[11] ;
  wire \S_reg_n_0_[12] ;
  wire \S_reg_n_0_[13] ;
  wire \S_reg_n_0_[14] ;
  wire \S_reg_n_0_[15] ;
  wire \S_reg_n_0_[16] ;
  wire \S_reg_n_0_[17] ;
  wire \S_reg_n_0_[1] ;
  wire \S_reg_n_0_[2] ;
  wire \S_reg_n_0_[3] ;
  wire \S_reg_n_0_[4] ;
  wire \S_reg_n_0_[5] ;
  wire \S_reg_n_0_[6] ;
  wire \S_reg_n_0_[7] ;
  wire \S_reg_n_0_[8] ;
  wire \S_reg_n_0_[9] ;
  wire [33:0]Z;
  wire clk;
  wire [16:0]p_0_in;
  wire [33:0]p_1_in;
  wire reset;
  wire [3:0]\NLW_S_reg[33]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_S_reg[33]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_S_reg[33]_i_5_CO_UNCONNECTED ;
  wire [3:1]\NLW_S_reg[33]_i_5_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \Q1[15]_i_1 
       (.I0(reset),
        .O(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[0] 
       (.C(clk),
        .CE(Er),
        .D(R1[0]),
        .Q(Q1[0]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[10] 
       (.C(clk),
        .CE(Er),
        .D(R1[10]),
        .Q(Q1[10]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[11] 
       (.C(clk),
        .CE(Er),
        .D(R1[11]),
        .Q(Q1[11]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[12] 
       (.C(clk),
        .CE(Er),
        .D(R1[12]),
        .Q(Q1[12]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[13] 
       (.C(clk),
        .CE(Er),
        .D(R1[13]),
        .Q(Q1[13]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[14] 
       (.C(clk),
        .CE(Er),
        .D(R1[14]),
        .Q(Q1[14]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[15] 
       (.C(clk),
        .CE(Er),
        .D(R1[15]),
        .Q(Q1[15]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[1] 
       (.C(clk),
        .CE(Er),
        .D(R1[1]),
        .Q(Q1[1]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[2] 
       (.C(clk),
        .CE(Er),
        .D(R1[2]),
        .Q(Q1[2]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[3] 
       (.C(clk),
        .CE(Er),
        .D(R1[3]),
        .Q(Q1[3]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[4] 
       (.C(clk),
        .CE(Er),
        .D(R1[4]),
        .Q(Q1[4]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[5] 
       (.C(clk),
        .CE(Er),
        .D(R1[5]),
        .Q(Q1[5]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[6] 
       (.C(clk),
        .CE(Er),
        .D(R1[6]),
        .Q(Q1[6]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[7] 
       (.C(clk),
        .CE(Er),
        .D(R1[7]),
        .Q(Q1[7]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[8] 
       (.C(clk),
        .CE(Er),
        .D(R1[8]),
        .Q(Q1[8]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[9] 
       (.C(clk),
        .CE(Er),
        .D(R1[9]),
        .Q(Q1[9]),
        .R(S0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \S[0]_i_1 
       (.I0(\S_reg_n_0_[1] ),
        .I1(Er),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[10]_i_1 
       (.I0(R2[9]),
        .I1(\S_reg_n_0_[11] ),
        .I2(Er),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[11]_i_1 
       (.I0(R2[10]),
        .I1(\S_reg_n_0_[12] ),
        .I2(Er),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[12]_i_1 
       (.I0(R2[11]),
        .I1(\S_reg_n_0_[13] ),
        .I2(Er),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[13]_i_1 
       (.I0(R2[12]),
        .I1(\S_reg_n_0_[14] ),
        .I2(Er),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[14]_i_1 
       (.I0(R2[13]),
        .I1(\S_reg_n_0_[15] ),
        .I2(Er),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[15]_i_1 
       (.I0(R2[14]),
        .I1(\S_reg_n_0_[16] ),
        .I2(Er),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[16]_i_1 
       (.I0(R2[15]),
        .I1(\S_reg_n_0_[17] ),
        .I2(Er),
        .O(p_1_in[16]));
  LUT6 #(
    .INIT(64'h00000000BBE288E2)) 
    \S[17]_i_1 
       (.I0(p_0_in[0]),
        .I1(\S_reg_n_0_[1] ),
        .I2(\S_reg[20]_i_2_n_7 ),
        .I3(\S_reg_n_0_[0] ),
        .I4(S00_out[0]),
        .I5(Er),
        .O(\S[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[18]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[1]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[20]_i_2_n_6 ),
        .I4(S00_out[1]),
        .I5(Er),
        .O(p_1_in[18]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[19]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[2]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[20]_i_2_n_5 ),
        .I4(S00_out[2]),
        .I5(Er),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[1]_i_1 
       (.I0(R2[0]),
        .I1(\S_reg_n_0_[2] ),
        .I2(Er),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[20]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[3]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[20]_i_2_n_4 ),
        .I4(S00_out[3]),
        .I5(Er),
        .O(p_1_in[20]));
  LUT2 #(
    .INIT(4'h6)) 
    \S[20]_i_10 
       (.I0(Q1[1]),
        .I1(p_0_in[1]),
        .O(\S[20]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[20]_i_11 
       (.I0(Q1[0]),
        .I1(p_0_in[0]),
        .O(\S[20]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[20]_i_4 
       (.I0(p_0_in[3]),
        .I1(Q1[3]),
        .O(\S[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[20]_i_5 
       (.I0(p_0_in[2]),
        .I1(Q1[2]),
        .O(\S[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[20]_i_6 
       (.I0(p_0_in[1]),
        .I1(Q1[1]),
        .O(\S[20]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[20]_i_7 
       (.I0(p_0_in[0]),
        .I1(Q1[0]),
        .O(\S[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[20]_i_8 
       (.I0(Q1[3]),
        .I1(p_0_in[3]),
        .O(\S[20]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[20]_i_9 
       (.I0(Q1[2]),
        .I1(p_0_in[2]),
        .O(\S[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[21]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[4]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[24]_i_2_n_7 ),
        .I4(S00_out[4]),
        .I5(Er),
        .O(p_1_in[21]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[22]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[5]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[24]_i_2_n_6 ),
        .I4(S00_out[5]),
        .I5(Er),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[23]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[6]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[24]_i_2_n_5 ),
        .I4(S00_out[6]),
        .I5(Er),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[24]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[7]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[24]_i_2_n_4 ),
        .I4(S00_out[7]),
        .I5(Er),
        .O(p_1_in[24]));
  LUT2 #(
    .INIT(4'h6)) 
    \S[24]_i_10 
       (.I0(Q1[5]),
        .I1(p_0_in[5]),
        .O(\S[24]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[24]_i_11 
       (.I0(Q1[4]),
        .I1(p_0_in[4]),
        .O(\S[24]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[24]_i_4 
       (.I0(p_0_in[7]),
        .I1(Q1[7]),
        .O(\S[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[24]_i_5 
       (.I0(p_0_in[6]),
        .I1(Q1[6]),
        .O(\S[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[24]_i_6 
       (.I0(p_0_in[5]),
        .I1(Q1[5]),
        .O(\S[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[24]_i_7 
       (.I0(p_0_in[4]),
        .I1(Q1[4]),
        .O(\S[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[24]_i_8 
       (.I0(Q1[7]),
        .I1(p_0_in[7]),
        .O(\S[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[24]_i_9 
       (.I0(Q1[6]),
        .I1(p_0_in[6]),
        .O(\S[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[25]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[8]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[28]_i_2_n_7 ),
        .I4(S00_out[8]),
        .I5(Er),
        .O(p_1_in[25]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[26]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[9]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[28]_i_2_n_6 ),
        .I4(S00_out[9]),
        .I5(Er),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[27]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[10]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[28]_i_2_n_5 ),
        .I4(S00_out[10]),
        .I5(Er),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[28]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[11]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[28]_i_2_n_4 ),
        .I4(S00_out[11]),
        .I5(Er),
        .O(p_1_in[28]));
  LUT2 #(
    .INIT(4'h6)) 
    \S[28]_i_10 
       (.I0(Q1[9]),
        .I1(p_0_in[9]),
        .O(\S[28]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[28]_i_11 
       (.I0(Q1[8]),
        .I1(p_0_in[8]),
        .O(\S[28]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[28]_i_4 
       (.I0(p_0_in[11]),
        .I1(Q1[11]),
        .O(\S[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[28]_i_5 
       (.I0(p_0_in[10]),
        .I1(Q1[10]),
        .O(\S[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[28]_i_6 
       (.I0(p_0_in[9]),
        .I1(Q1[9]),
        .O(\S[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[28]_i_7 
       (.I0(p_0_in[8]),
        .I1(Q1[8]),
        .O(\S[28]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[28]_i_8 
       (.I0(Q1[11]),
        .I1(p_0_in[11]),
        .O(\S[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[28]_i_9 
       (.I0(Q1[10]),
        .I1(p_0_in[10]),
        .O(\S[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[29]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[12]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[32]_i_2_n_7 ),
        .I4(S00_out[12]),
        .I5(Er),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[2]_i_1 
       (.I0(R2[1]),
        .I1(\S_reg_n_0_[3] ),
        .I2(Er),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[30]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[13]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[32]_i_2_n_6 ),
        .I4(S00_out[13]),
        .I5(Er),
        .O(p_1_in[30]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[31]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[14]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[32]_i_2_n_5 ),
        .I4(S00_out[14]),
        .I5(Er),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[32]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[15]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[32]_i_2_n_4 ),
        .I4(S00_out[15]),
        .I5(Er),
        .O(p_1_in[32]));
  LUT2 #(
    .INIT(4'h6)) 
    \S[32]_i_10 
       (.I0(Q1[13]),
        .I1(p_0_in[13]),
        .O(\S[32]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[32]_i_11 
       (.I0(Q1[12]),
        .I1(p_0_in[12]),
        .O(\S[32]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[32]_i_4 
       (.I0(p_0_in[15]),
        .I1(Q1[15]),
        .O(\S[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[32]_i_5 
       (.I0(p_0_in[14]),
        .I1(Q1[14]),
        .O(\S[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[32]_i_6 
       (.I0(p_0_in[13]),
        .I1(Q1[13]),
        .O(\S[32]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[32]_i_7 
       (.I0(p_0_in[12]),
        .I1(Q1[12]),
        .O(\S[32]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[32]_i_8 
       (.I0(Q1[15]),
        .I1(p_0_in[15]),
        .O(\S[32]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[32]_i_9 
       (.I0(Q1[14]),
        .I1(p_0_in[14]),
        .O(\S[32]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \S[33]_i_1 
       (.I0(Er),
        .I1(reset),
        .O(\S[33]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \S[33]_i_2 
       (.I0(Em),
        .I1(Er),
        .O(S0_in[33]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[33]_i_3 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[16]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[33]_i_4_n_7 ),
        .I4(S00_out[16]),
        .I5(Er),
        .O(p_1_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \S[33]_i_6 
       (.I0(p_0_in[16]),
        .O(\S[33]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \S[33]_i_7 
       (.I0(p_0_in[16]),
        .O(\S[33]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \S[34]_i_1 
       (.I0(\S[34]_i_2_n_0 ),
        .I1(reset),
        .I2(Er),
        .O(\S[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF00E40000)) 
    \S[34]_i_2 
       (.I0(\S_reg_n_0_[1] ),
        .I1(S00_out[16]),
        .I2(\S_reg[33]_i_4_n_7 ),
        .I3(Er),
        .I4(S0_in[34]),
        .I5(p_0_in[16]),
        .O(\S[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFF60)) 
    \S[34]_i_3 
       (.I0(\S_reg_n_0_[0] ),
        .I1(\S_reg_n_0_[1] ),
        .I2(Em),
        .I3(Er),
        .O(S0_in[34]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[3]_i_1 
       (.I0(R2[2]),
        .I1(\S_reg_n_0_[4] ),
        .I2(Er),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[4]_i_1 
       (.I0(R2[3]),
        .I1(\S_reg_n_0_[5] ),
        .I2(Er),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[5]_i_1 
       (.I0(R2[4]),
        .I1(\S_reg_n_0_[6] ),
        .I2(Er),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[6]_i_1 
       (.I0(R2[5]),
        .I1(\S_reg_n_0_[7] ),
        .I2(Er),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[7]_i_1 
       (.I0(R2[6]),
        .I1(\S_reg_n_0_[8] ),
        .I2(Er),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[8]_i_1 
       (.I0(R2[7]),
        .I1(\S_reg_n_0_[9] ),
        .I2(Er),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[9]_i_1 
       (.I0(R2[8]),
        .I1(\S_reg_n_0_[10] ),
        .I2(Er),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[0] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[0]),
        .Q(\S_reg_n_0_[0] ),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[10] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[10]),
        .Q(\S_reg_n_0_[10] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[11] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[11]),
        .Q(\S_reg_n_0_[11] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[12] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[12]),
        .Q(\S_reg_n_0_[12] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[13] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[13]),
        .Q(\S_reg_n_0_[13] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[14] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[14]),
        .Q(\S_reg_n_0_[14] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[15] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[15]),
        .Q(\S_reg_n_0_[15] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[16] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[16]),
        .Q(\S_reg_n_0_[16] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[17] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(\S[17]_i_1_n_0 ),
        .Q(\S_reg_n_0_[17] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[18] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[18]),
        .Q(p_0_in[0]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[19] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[19]),
        .Q(p_0_in[1]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[1] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[1]),
        .Q(\S_reg_n_0_[1] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[20] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[20]),
        .Q(p_0_in[2]),
        .R(\S[33]_i_1_n_0 ));
  CARRY4 \S_reg[20]_i_2 
       (.CI(1'b0),
        .CO({\S_reg[20]_i_2_n_0 ,\S_reg[20]_i_2_n_1 ,\S_reg[20]_i_2_n_2 ,\S_reg[20]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI(p_0_in[3:0]),
        .O({\S_reg[20]_i_2_n_4 ,\S_reg[20]_i_2_n_5 ,\S_reg[20]_i_2_n_6 ,\S_reg[20]_i_2_n_7 }),
        .S({\S[20]_i_4_n_0 ,\S[20]_i_5_n_0 ,\S[20]_i_6_n_0 ,\S[20]_i_7_n_0 }));
  CARRY4 \S_reg[20]_i_3 
       (.CI(1'b0),
        .CO({\S_reg[20]_i_3_n_0 ,\S_reg[20]_i_3_n_1 ,\S_reg[20]_i_3_n_2 ,\S_reg[20]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[3:0]),
        .O(S00_out[3:0]),
        .S({\S[20]_i_8_n_0 ,\S[20]_i_9_n_0 ,\S[20]_i_10_n_0 ,\S[20]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[21] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[21]),
        .Q(p_0_in[3]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[22] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[22]),
        .Q(p_0_in[4]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[23] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[23]),
        .Q(p_0_in[5]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[24] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[24]),
        .Q(p_0_in[6]),
        .R(\S[33]_i_1_n_0 ));
  CARRY4 \S_reg[24]_i_2 
       (.CI(\S_reg[20]_i_2_n_0 ),
        .CO({\S_reg[24]_i_2_n_0 ,\S_reg[24]_i_2_n_1 ,\S_reg[24]_i_2_n_2 ,\S_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[7:4]),
        .O({\S_reg[24]_i_2_n_4 ,\S_reg[24]_i_2_n_5 ,\S_reg[24]_i_2_n_6 ,\S_reg[24]_i_2_n_7 }),
        .S({\S[24]_i_4_n_0 ,\S[24]_i_5_n_0 ,\S[24]_i_6_n_0 ,\S[24]_i_7_n_0 }));
  CARRY4 \S_reg[24]_i_3 
       (.CI(\S_reg[20]_i_3_n_0 ),
        .CO({\S_reg[24]_i_3_n_0 ,\S_reg[24]_i_3_n_1 ,\S_reg[24]_i_3_n_2 ,\S_reg[24]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[7:4]),
        .O(S00_out[7:4]),
        .S({\S[24]_i_8_n_0 ,\S[24]_i_9_n_0 ,\S[24]_i_10_n_0 ,\S[24]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[25] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[25]),
        .Q(p_0_in[7]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[26] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[26]),
        .Q(p_0_in[8]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[27] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[27]),
        .Q(p_0_in[9]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[28] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[28]),
        .Q(p_0_in[10]),
        .R(\S[33]_i_1_n_0 ));
  CARRY4 \S_reg[28]_i_2 
       (.CI(\S_reg[24]_i_2_n_0 ),
        .CO({\S_reg[28]_i_2_n_0 ,\S_reg[28]_i_2_n_1 ,\S_reg[28]_i_2_n_2 ,\S_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[11:8]),
        .O({\S_reg[28]_i_2_n_4 ,\S_reg[28]_i_2_n_5 ,\S_reg[28]_i_2_n_6 ,\S_reg[28]_i_2_n_7 }),
        .S({\S[28]_i_4_n_0 ,\S[28]_i_5_n_0 ,\S[28]_i_6_n_0 ,\S[28]_i_7_n_0 }));
  CARRY4 \S_reg[28]_i_3 
       (.CI(\S_reg[24]_i_3_n_0 ),
        .CO({\S_reg[28]_i_3_n_0 ,\S_reg[28]_i_3_n_1 ,\S_reg[28]_i_3_n_2 ,\S_reg[28]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[11:8]),
        .O(S00_out[11:8]),
        .S({\S[28]_i_8_n_0 ,\S[28]_i_9_n_0 ,\S[28]_i_10_n_0 ,\S[28]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[29] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[29]),
        .Q(p_0_in[11]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[2] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[2]),
        .Q(\S_reg_n_0_[2] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[30] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[30]),
        .Q(p_0_in[12]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[31] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[31]),
        .Q(p_0_in[13]),
        .R(\S[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[32] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[32]),
        .Q(p_0_in[14]),
        .R(\S[33]_i_1_n_0 ));
  CARRY4 \S_reg[32]_i_2 
       (.CI(\S_reg[28]_i_2_n_0 ),
        .CO({\S_reg[32]_i_2_n_0 ,\S_reg[32]_i_2_n_1 ,\S_reg[32]_i_2_n_2 ,\S_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[15:12]),
        .O({\S_reg[32]_i_2_n_4 ,\S_reg[32]_i_2_n_5 ,\S_reg[32]_i_2_n_6 ,\S_reg[32]_i_2_n_7 }),
        .S({\S[32]_i_4_n_0 ,\S[32]_i_5_n_0 ,\S[32]_i_6_n_0 ,\S[32]_i_7_n_0 }));
  CARRY4 \S_reg[32]_i_3 
       (.CI(\S_reg[28]_i_3_n_0 ),
        .CO({\S_reg[32]_i_3_n_0 ,\S_reg[32]_i_3_n_1 ,\S_reg[32]_i_3_n_2 ,\S_reg[32]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[15:12]),
        .O(S00_out[15:12]),
        .S({\S[32]_i_8_n_0 ,\S[32]_i_9_n_0 ,\S[32]_i_10_n_0 ,\S[32]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[33] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[33]),
        .Q(p_0_in[15]),
        .R(\S[33]_i_1_n_0 ));
  CARRY4 \S_reg[33]_i_4 
       (.CI(\S_reg[32]_i_2_n_0 ),
        .CO(\NLW_S_reg[33]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_S_reg[33]_i_4_O_UNCONNECTED [3:1],\S_reg[33]_i_4_n_7 }),
        .S({1'b0,1'b0,1'b0,\S[33]_i_6_n_0 }));
  CARRY4 \S_reg[33]_i_5 
       (.CI(\S_reg[32]_i_3_n_0 ),
        .CO(\NLW_S_reg[33]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_S_reg[33]_i_5_O_UNCONNECTED [3:1],S00_out[16]}),
        .S({1'b0,1'b0,1'b0,\S[33]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\S[34]_i_1_n_0 ),
        .Q(p_0_in[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[3] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[3]),
        .Q(\S_reg_n_0_[3] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[4] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[4]),
        .Q(\S_reg_n_0_[4] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[5] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[5]),
        .Q(\S_reg_n_0_[5] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[6] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[6]),
        .Q(\S_reg_n_0_[6] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[7] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[7]),
        .Q(\S_reg_n_0_[7] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[8] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[8]),
        .Q(\S_reg_n_0_[8] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[9] 
       (.C(clk),
        .CE(S0_in[33]),
        .D(p_1_in[9]),
        .Q(\S_reg_n_0_[9] ),
        .R(S0));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[0]_INST_0 
       (.I0(\S_reg_n_0_[1] ),
        .I1(Busy),
        .O(Z[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[10]_INST_0 
       (.I0(\S_reg_n_0_[11] ),
        .I1(Busy),
        .O(Z[10]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[11]_INST_0 
       (.I0(\S_reg_n_0_[12] ),
        .I1(Busy),
        .O(Z[11]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[12]_INST_0 
       (.I0(\S_reg_n_0_[13] ),
        .I1(Busy),
        .O(Z[12]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[13]_INST_0 
       (.I0(\S_reg_n_0_[14] ),
        .I1(Busy),
        .O(Z[13]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[14]_INST_0 
       (.I0(\S_reg_n_0_[15] ),
        .I1(Busy),
        .O(Z[14]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[15]_INST_0 
       (.I0(\S_reg_n_0_[16] ),
        .I1(Busy),
        .O(Z[15]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[16]_INST_0 
       (.I0(\S_reg_n_0_[17] ),
        .I1(Busy),
        .O(Z[16]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[17]_INST_0 
       (.I0(p_0_in[0]),
        .I1(Busy),
        .O(Z[17]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[18]_INST_0 
       (.I0(p_0_in[1]),
        .I1(Busy),
        .O(Z[18]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[19]_INST_0 
       (.I0(p_0_in[2]),
        .I1(Busy),
        .O(Z[19]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[1]_INST_0 
       (.I0(\S_reg_n_0_[2] ),
        .I1(Busy),
        .O(Z[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[20]_INST_0 
       (.I0(p_0_in[3]),
        .I1(Busy),
        .O(Z[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[21]_INST_0 
       (.I0(p_0_in[4]),
        .I1(Busy),
        .O(Z[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[22]_INST_0 
       (.I0(p_0_in[5]),
        .I1(Busy),
        .O(Z[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[23]_INST_0 
       (.I0(p_0_in[6]),
        .I1(Busy),
        .O(Z[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[24]_INST_0 
       (.I0(p_0_in[7]),
        .I1(Busy),
        .O(Z[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[25]_INST_0 
       (.I0(p_0_in[8]),
        .I1(Busy),
        .O(Z[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[26]_INST_0 
       (.I0(p_0_in[9]),
        .I1(Busy),
        .O(Z[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[27]_INST_0 
       (.I0(p_0_in[10]),
        .I1(Busy),
        .O(Z[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[28]_INST_0 
       (.I0(p_0_in[11]),
        .I1(Busy),
        .O(Z[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[29]_INST_0 
       (.I0(p_0_in[12]),
        .I1(Busy),
        .O(Z[29]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[2]_INST_0 
       (.I0(\S_reg_n_0_[3] ),
        .I1(Busy),
        .O(Z[2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[30]_INST_0 
       (.I0(p_0_in[13]),
        .I1(Busy),
        .O(Z[30]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[31]_INST_0 
       (.I0(p_0_in[14]),
        .I1(Busy),
        .O(Z[31]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[32]_INST_0 
       (.I0(p_0_in[15]),
        .I1(Busy),
        .O(Z[32]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[33]_INST_0 
       (.I0(p_0_in[16]),
        .I1(Busy),
        .O(Z[33]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[3]_INST_0 
       (.I0(\S_reg_n_0_[4] ),
        .I1(Busy),
        .O(Z[3]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[4]_INST_0 
       (.I0(\S_reg_n_0_[5] ),
        .I1(Busy),
        .O(Z[4]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[5]_INST_0 
       (.I0(\S_reg_n_0_[6] ),
        .I1(Busy),
        .O(Z[5]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[6]_INST_0 
       (.I0(\S_reg_n_0_[7] ),
        .I1(Busy),
        .O(Z[6]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[7]_INST_0 
       (.I0(\S_reg_n_0_[8] ),
        .I1(Busy),
        .O(Z[7]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[8]_INST_0 
       (.I0(\S_reg_n_0_[9] ),
        .I1(Busy),
        .O(Z[8]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[9]_INST_0 
       (.I0(\S_reg_n_0_[10] ),
        .I1(Busy),
        .O(Z[9]));
endmodule

(* ORIG_REF_NAME = "Alg_Booth" *) (* sword = "18" *) 
module Alg_Booth__parameterized0
   (clk,
    reset,
    Busy,
    Em,
    Er,
    R2,
    R1,
    Z);
  input clk;
  input reset;
  input Busy;
  input Em;
  input Er;
  input [17:0]R2;
  input [17:0]R1;
  output [35:0]Z;

  wire Busy;
  wire Em;
  wire Er;
  wire [16:0]Q1;
  wire [17:0]R1;
  wire [17:0]R2;
  wire S0;
  wire [17:0]S00_out;
  wire [16:16]S0_in;
  wire \S[18]_i_1_n_0 ;
  wire \S[21]_i_10_n_0 ;
  wire \S[21]_i_11_n_0 ;
  wire \S[21]_i_4_n_0 ;
  wire \S[21]_i_5_n_0 ;
  wire \S[21]_i_6_n_0 ;
  wire \S[21]_i_7_n_0 ;
  wire \S[21]_i_8_n_0 ;
  wire \S[21]_i_9_n_0 ;
  wire \S[25]_i_10_n_0 ;
  wire \S[25]_i_11_n_0 ;
  wire \S[25]_i_4_n_0 ;
  wire \S[25]_i_5_n_0 ;
  wire \S[25]_i_6_n_0 ;
  wire \S[25]_i_7_n_0 ;
  wire \S[25]_i_8_n_0 ;
  wire \S[25]_i_9_n_0 ;
  wire \S[29]_i_10_n_0 ;
  wire \S[29]_i_11_n_0 ;
  wire \S[29]_i_4_n_0 ;
  wire \S[29]_i_5_n_0 ;
  wire \S[29]_i_6_n_0 ;
  wire \S[29]_i_7_n_0 ;
  wire \S[29]_i_8_n_0 ;
  wire \S[29]_i_9_n_0 ;
  wire \S[33]_i_10_n_0 ;
  wire \S[33]_i_11_n_0 ;
  wire \S[33]_i_4_n_0 ;
  wire \S[33]_i_5_n_0 ;
  wire \S[33]_i_6_n_0 ;
  wire \S[33]_i_7_n_0 ;
  wire \S[33]_i_8_n_0 ;
  wire \S[33]_i_9_n_0 ;
  wire \S[35]_i_1_n_0 ;
  wire \S[35]_i_6_n_0 ;
  wire \S[35]_i_7_n_0 ;
  wire \S[35]_i_8_n_0 ;
  wire \S[35]_i_9_n_0 ;
  wire \S[36]_i_1_n_0 ;
  wire \S[36]_i_2_n_0 ;
  wire \S[36]_i_3_n_0 ;
  wire \S_reg[21]_i_2_n_0 ;
  wire \S_reg[21]_i_2_n_1 ;
  wire \S_reg[21]_i_2_n_2 ;
  wire \S_reg[21]_i_2_n_3 ;
  wire \S_reg[21]_i_2_n_4 ;
  wire \S_reg[21]_i_2_n_5 ;
  wire \S_reg[21]_i_2_n_6 ;
  wire \S_reg[21]_i_2_n_7 ;
  wire \S_reg[21]_i_3_n_0 ;
  wire \S_reg[21]_i_3_n_1 ;
  wire \S_reg[21]_i_3_n_2 ;
  wire \S_reg[21]_i_3_n_3 ;
  wire \S_reg[25]_i_2_n_0 ;
  wire \S_reg[25]_i_2_n_1 ;
  wire \S_reg[25]_i_2_n_2 ;
  wire \S_reg[25]_i_2_n_3 ;
  wire \S_reg[25]_i_2_n_4 ;
  wire \S_reg[25]_i_2_n_5 ;
  wire \S_reg[25]_i_2_n_6 ;
  wire \S_reg[25]_i_2_n_7 ;
  wire \S_reg[25]_i_3_n_0 ;
  wire \S_reg[25]_i_3_n_1 ;
  wire \S_reg[25]_i_3_n_2 ;
  wire \S_reg[25]_i_3_n_3 ;
  wire \S_reg[29]_i_2_n_0 ;
  wire \S_reg[29]_i_2_n_1 ;
  wire \S_reg[29]_i_2_n_2 ;
  wire \S_reg[29]_i_2_n_3 ;
  wire \S_reg[29]_i_2_n_4 ;
  wire \S_reg[29]_i_2_n_5 ;
  wire \S_reg[29]_i_2_n_6 ;
  wire \S_reg[29]_i_2_n_7 ;
  wire \S_reg[29]_i_3_n_0 ;
  wire \S_reg[29]_i_3_n_1 ;
  wire \S_reg[29]_i_3_n_2 ;
  wire \S_reg[29]_i_3_n_3 ;
  wire \S_reg[33]_i_2_n_0 ;
  wire \S_reg[33]_i_2_n_1 ;
  wire \S_reg[33]_i_2_n_2 ;
  wire \S_reg[33]_i_2_n_3 ;
  wire \S_reg[33]_i_2_n_4 ;
  wire \S_reg[33]_i_2_n_5 ;
  wire \S_reg[33]_i_2_n_6 ;
  wire \S_reg[33]_i_2_n_7 ;
  wire \S_reg[33]_i_3_n_0 ;
  wire \S_reg[33]_i_3_n_1 ;
  wire \S_reg[33]_i_3_n_2 ;
  wire \S_reg[33]_i_3_n_3 ;
  wire \S_reg[35]_i_4_n_3 ;
  wire \S_reg[35]_i_4_n_6 ;
  wire \S_reg[35]_i_4_n_7 ;
  wire \S_reg[35]_i_5_n_3 ;
  wire \S_reg_n_0_[0] ;
  wire \S_reg_n_0_[10] ;
  wire \S_reg_n_0_[11] ;
  wire \S_reg_n_0_[12] ;
  wire \S_reg_n_0_[13] ;
  wire \S_reg_n_0_[14] ;
  wire \S_reg_n_0_[15] ;
  wire \S_reg_n_0_[16] ;
  wire \S_reg_n_0_[17] ;
  wire \S_reg_n_0_[18] ;
  wire \S_reg_n_0_[1] ;
  wire \S_reg_n_0_[2] ;
  wire \S_reg_n_0_[3] ;
  wire \S_reg_n_0_[4] ;
  wire \S_reg_n_0_[5] ;
  wire \S_reg_n_0_[6] ;
  wire \S_reg_n_0_[7] ;
  wire \S_reg_n_0_[8] ;
  wire \S_reg_n_0_[9] ;
  wire [35:0]Z;
  wire clk;
  wire [17:0]p_0_in;
  wire [35:0]p_1_in;
  wire reset;
  wire [3:1]\NLW_S_reg[35]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_S_reg[35]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_S_reg[35]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_S_reg[35]_i_5_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \Q1[16]_i_1 
       (.I0(reset),
        .O(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[0] 
       (.C(clk),
        .CE(Er),
        .D(R1[0]),
        .Q(Q1[0]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[10] 
       (.C(clk),
        .CE(Er),
        .D(R1[10]),
        .Q(Q1[10]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[11] 
       (.C(clk),
        .CE(Er),
        .D(R1[11]),
        .Q(Q1[11]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[12] 
       (.C(clk),
        .CE(Er),
        .D(R1[12]),
        .Q(Q1[12]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[13] 
       (.C(clk),
        .CE(Er),
        .D(R1[13]),
        .Q(Q1[13]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[14] 
       (.C(clk),
        .CE(Er),
        .D(R1[14]),
        .Q(Q1[14]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[15] 
       (.C(clk),
        .CE(Er),
        .D(R1[15]),
        .Q(Q1[15]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[16] 
       (.C(clk),
        .CE(Er),
        .D(R1[16]),
        .Q(Q1[16]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[1] 
       (.C(clk),
        .CE(Er),
        .D(R1[1]),
        .Q(Q1[1]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[2] 
       (.C(clk),
        .CE(Er),
        .D(R1[2]),
        .Q(Q1[2]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[3] 
       (.C(clk),
        .CE(Er),
        .D(R1[3]),
        .Q(Q1[3]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[4] 
       (.C(clk),
        .CE(Er),
        .D(R1[4]),
        .Q(Q1[4]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[5] 
       (.C(clk),
        .CE(Er),
        .D(R1[5]),
        .Q(Q1[5]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[6] 
       (.C(clk),
        .CE(Er),
        .D(R1[6]),
        .Q(Q1[6]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[7] 
       (.C(clk),
        .CE(Er),
        .D(R1[7]),
        .Q(Q1[7]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[8] 
       (.C(clk),
        .CE(Er),
        .D(R1[8]),
        .Q(Q1[8]),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \Q1_reg[9] 
       (.C(clk),
        .CE(Er),
        .D(R1[9]),
        .Q(Q1[9]),
        .R(S0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \S[0]_i_1 
       (.I0(\S_reg_n_0_[1] ),
        .I1(Er),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[10]_i_1 
       (.I0(R2[9]),
        .I1(\S_reg_n_0_[11] ),
        .I2(Er),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[11]_i_1 
       (.I0(R2[10]),
        .I1(\S_reg_n_0_[12] ),
        .I2(Er),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[12]_i_1 
       (.I0(R2[11]),
        .I1(\S_reg_n_0_[13] ),
        .I2(Er),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[13]_i_1 
       (.I0(R2[12]),
        .I1(\S_reg_n_0_[14] ),
        .I2(Er),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[14]_i_1 
       (.I0(R2[13]),
        .I1(\S_reg_n_0_[15] ),
        .I2(Er),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[15]_i_1 
       (.I0(R2[14]),
        .I1(\S_reg_n_0_[16] ),
        .I2(Er),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[16]_i_1 
       (.I0(R2[15]),
        .I1(\S_reg_n_0_[17] ),
        .I2(Er),
        .O(p_1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[17]_i_1 
       (.I0(R2[16]),
        .I1(\S_reg_n_0_[18] ),
        .I2(Er),
        .O(p_1_in[17]));
  LUT6 #(
    .INIT(64'h00000000BBE288E2)) 
    \S[18]_i_1 
       (.I0(p_0_in[0]),
        .I1(\S_reg_n_0_[1] ),
        .I2(\S_reg[21]_i_2_n_7 ),
        .I3(\S_reg_n_0_[0] ),
        .I4(S00_out[0]),
        .I5(Er),
        .O(\S[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[19]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[1]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[21]_i_2_n_6 ),
        .I4(S00_out[1]),
        .I5(Er),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[1]_i_1 
       (.I0(R2[0]),
        .I1(\S_reg_n_0_[2] ),
        .I2(Er),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[20]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[2]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[21]_i_2_n_5 ),
        .I4(S00_out[2]),
        .I5(Er),
        .O(p_1_in[20]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[21]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[3]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[21]_i_2_n_4 ),
        .I4(S00_out[3]),
        .I5(Er),
        .O(p_1_in[21]));
  LUT2 #(
    .INIT(4'h6)) 
    \S[21]_i_10 
       (.I0(Q1[1]),
        .I1(p_0_in[1]),
        .O(\S[21]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[21]_i_11 
       (.I0(Q1[0]),
        .I1(p_0_in[0]),
        .O(\S[21]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[21]_i_4 
       (.I0(p_0_in[3]),
        .I1(Q1[3]),
        .O(\S[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[21]_i_5 
       (.I0(p_0_in[2]),
        .I1(Q1[2]),
        .O(\S[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[21]_i_6 
       (.I0(p_0_in[1]),
        .I1(Q1[1]),
        .O(\S[21]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[21]_i_7 
       (.I0(p_0_in[0]),
        .I1(Q1[0]),
        .O(\S[21]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[21]_i_8 
       (.I0(Q1[3]),
        .I1(p_0_in[3]),
        .O(\S[21]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[21]_i_9 
       (.I0(Q1[2]),
        .I1(p_0_in[2]),
        .O(\S[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[22]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[4]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[25]_i_2_n_7 ),
        .I4(S00_out[4]),
        .I5(Er),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[23]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[5]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[25]_i_2_n_6 ),
        .I4(S00_out[5]),
        .I5(Er),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[24]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[6]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[25]_i_2_n_5 ),
        .I4(S00_out[6]),
        .I5(Er),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[25]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[7]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[25]_i_2_n_4 ),
        .I4(S00_out[7]),
        .I5(Er),
        .O(p_1_in[25]));
  LUT2 #(
    .INIT(4'h6)) 
    \S[25]_i_10 
       (.I0(Q1[5]),
        .I1(p_0_in[5]),
        .O(\S[25]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[25]_i_11 
       (.I0(Q1[4]),
        .I1(p_0_in[4]),
        .O(\S[25]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[25]_i_4 
       (.I0(p_0_in[7]),
        .I1(Q1[7]),
        .O(\S[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[25]_i_5 
       (.I0(p_0_in[6]),
        .I1(Q1[6]),
        .O(\S[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[25]_i_6 
       (.I0(p_0_in[5]),
        .I1(Q1[5]),
        .O(\S[25]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[25]_i_7 
       (.I0(p_0_in[4]),
        .I1(Q1[4]),
        .O(\S[25]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[25]_i_8 
       (.I0(Q1[7]),
        .I1(p_0_in[7]),
        .O(\S[25]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[25]_i_9 
       (.I0(Q1[6]),
        .I1(p_0_in[6]),
        .O(\S[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[26]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[8]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[29]_i_2_n_7 ),
        .I4(S00_out[8]),
        .I5(Er),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[27]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[9]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[29]_i_2_n_6 ),
        .I4(S00_out[9]),
        .I5(Er),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[28]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[10]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[29]_i_2_n_5 ),
        .I4(S00_out[10]),
        .I5(Er),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[29]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[11]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[29]_i_2_n_4 ),
        .I4(S00_out[11]),
        .I5(Er),
        .O(p_1_in[29]));
  LUT2 #(
    .INIT(4'h6)) 
    \S[29]_i_10 
       (.I0(Q1[9]),
        .I1(p_0_in[9]),
        .O(\S[29]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[29]_i_11 
       (.I0(Q1[8]),
        .I1(p_0_in[8]),
        .O(\S[29]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[29]_i_4 
       (.I0(p_0_in[11]),
        .I1(Q1[11]),
        .O(\S[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[29]_i_5 
       (.I0(p_0_in[10]),
        .I1(Q1[10]),
        .O(\S[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[29]_i_6 
       (.I0(p_0_in[9]),
        .I1(Q1[9]),
        .O(\S[29]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[29]_i_7 
       (.I0(p_0_in[8]),
        .I1(Q1[8]),
        .O(\S[29]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[29]_i_8 
       (.I0(Q1[11]),
        .I1(p_0_in[11]),
        .O(\S[29]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[29]_i_9 
       (.I0(Q1[10]),
        .I1(p_0_in[10]),
        .O(\S[29]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[2]_i_1 
       (.I0(R2[1]),
        .I1(\S_reg_n_0_[3] ),
        .I2(Er),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[30]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[12]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[33]_i_2_n_7 ),
        .I4(S00_out[12]),
        .I5(Er),
        .O(p_1_in[30]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[31]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[13]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[33]_i_2_n_6 ),
        .I4(S00_out[13]),
        .I5(Er),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[32]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[14]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[33]_i_2_n_5 ),
        .I4(S00_out[14]),
        .I5(Er),
        .O(p_1_in[32]));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[33]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[15]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[33]_i_2_n_4 ),
        .I4(S00_out[15]),
        .I5(Er),
        .O(p_1_in[33]));
  LUT2 #(
    .INIT(4'h6)) 
    \S[33]_i_10 
       (.I0(Q1[13]),
        .I1(p_0_in[13]),
        .O(\S[33]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[33]_i_11 
       (.I0(Q1[12]),
        .I1(p_0_in[12]),
        .O(\S[33]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[33]_i_4 
       (.I0(p_0_in[15]),
        .I1(Q1[15]),
        .O(\S[33]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[33]_i_5 
       (.I0(p_0_in[14]),
        .I1(Q1[14]),
        .O(\S[33]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[33]_i_6 
       (.I0(p_0_in[13]),
        .I1(Q1[13]),
        .O(\S[33]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[33]_i_7 
       (.I0(p_0_in[12]),
        .I1(Q1[12]),
        .O(\S[33]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[33]_i_8 
       (.I0(Q1[15]),
        .I1(p_0_in[15]),
        .O(\S[33]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[33]_i_9 
       (.I0(Q1[14]),
        .I1(p_0_in[14]),
        .O(\S[33]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[34]_i_1 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[16]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[35]_i_4_n_7 ),
        .I4(S00_out[16]),
        .I5(Er),
        .O(p_1_in[34]));
  LUT2 #(
    .INIT(4'hB)) 
    \S[35]_i_1 
       (.I0(Er),
        .I1(reset),
        .O(\S[35]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \S[35]_i_2 
       (.I0(Er),
        .I1(Em),
        .O(S0_in));
  LUT6 #(
    .INIT(64'h00000000DE8ED484)) 
    \S[35]_i_3 
       (.I0(\S_reg_n_0_[0] ),
        .I1(p_0_in[17]),
        .I2(\S_reg_n_0_[1] ),
        .I3(\S_reg[35]_i_4_n_6 ),
        .I4(S00_out[17]),
        .I5(Er),
        .O(p_1_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \S[35]_i_6 
       (.I0(p_0_in[17]),
        .O(\S[35]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \S[35]_i_7 
       (.I0(p_0_in[16]),
        .I1(Q1[16]),
        .O(\S[35]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \S[35]_i_8 
       (.I0(p_0_in[17]),
        .O(\S[35]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S[35]_i_9 
       (.I0(Q1[16]),
        .I1(p_0_in[16]),
        .O(\S[35]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \S[36]_i_1 
       (.I0(\S[36]_i_2_n_0 ),
        .I1(reset),
        .I2(Er),
        .O(\S[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF00E40000)) 
    \S[36]_i_2 
       (.I0(\S_reg_n_0_[1] ),
        .I1(S00_out[17]),
        .I2(\S_reg[35]_i_4_n_6 ),
        .I3(Er),
        .I4(\S[36]_i_3_n_0 ),
        .I5(p_0_in[17]),
        .O(\S[36]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hFF60)) 
    \S[36]_i_3 
       (.I0(\S_reg_n_0_[0] ),
        .I1(\S_reg_n_0_[1] ),
        .I2(Em),
        .I3(Er),
        .O(\S[36]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[3]_i_1 
       (.I0(R2[2]),
        .I1(\S_reg_n_0_[4] ),
        .I2(Er),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[4]_i_1 
       (.I0(R2[3]),
        .I1(\S_reg_n_0_[5] ),
        .I2(Er),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[5]_i_1 
       (.I0(R2[4]),
        .I1(\S_reg_n_0_[6] ),
        .I2(Er),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[6]_i_1 
       (.I0(R2[5]),
        .I1(\S_reg_n_0_[7] ),
        .I2(Er),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[7]_i_1 
       (.I0(R2[6]),
        .I1(\S_reg_n_0_[8] ),
        .I2(Er),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[8]_i_1 
       (.I0(R2[7]),
        .I1(\S_reg_n_0_[9] ),
        .I2(Er),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \S[9]_i_1 
       (.I0(R2[8]),
        .I1(\S_reg_n_0_[10] ),
        .I2(Er),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[0] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[0]),
        .Q(\S_reg_n_0_[0] ),
        .R(\S[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[10] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[10]),
        .Q(\S_reg_n_0_[10] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[11] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[11]),
        .Q(\S_reg_n_0_[11] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[12] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[12]),
        .Q(\S_reg_n_0_[12] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[13] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[13]),
        .Q(\S_reg_n_0_[13] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[14] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[14]),
        .Q(\S_reg_n_0_[14] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[15] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[15]),
        .Q(\S_reg_n_0_[15] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[16] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[16]),
        .Q(\S_reg_n_0_[16] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[17] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[17]),
        .Q(\S_reg_n_0_[17] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[18] 
       (.C(clk),
        .CE(S0_in),
        .D(\S[18]_i_1_n_0 ),
        .Q(\S_reg_n_0_[18] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[19] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[19]),
        .Q(p_0_in[0]),
        .R(\S[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[1] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[1]),
        .Q(\S_reg_n_0_[1] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[20] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[20]),
        .Q(p_0_in[1]),
        .R(\S[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[21] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[21]),
        .Q(p_0_in[2]),
        .R(\S[35]_i_1_n_0 ));
  CARRY4 \S_reg[21]_i_2 
       (.CI(1'b0),
        .CO({\S_reg[21]_i_2_n_0 ,\S_reg[21]_i_2_n_1 ,\S_reg[21]_i_2_n_2 ,\S_reg[21]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI(p_0_in[3:0]),
        .O({\S_reg[21]_i_2_n_4 ,\S_reg[21]_i_2_n_5 ,\S_reg[21]_i_2_n_6 ,\S_reg[21]_i_2_n_7 }),
        .S({\S[21]_i_4_n_0 ,\S[21]_i_5_n_0 ,\S[21]_i_6_n_0 ,\S[21]_i_7_n_0 }));
  CARRY4 \S_reg[21]_i_3 
       (.CI(1'b0),
        .CO({\S_reg[21]_i_3_n_0 ,\S_reg[21]_i_3_n_1 ,\S_reg[21]_i_3_n_2 ,\S_reg[21]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[3:0]),
        .O(S00_out[3:0]),
        .S({\S[21]_i_8_n_0 ,\S[21]_i_9_n_0 ,\S[21]_i_10_n_0 ,\S[21]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[22] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[22]),
        .Q(p_0_in[3]),
        .R(\S[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[23] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[23]),
        .Q(p_0_in[4]),
        .R(\S[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[24] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[24]),
        .Q(p_0_in[5]),
        .R(\S[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[25] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[25]),
        .Q(p_0_in[6]),
        .R(\S[35]_i_1_n_0 ));
  CARRY4 \S_reg[25]_i_2 
       (.CI(\S_reg[21]_i_2_n_0 ),
        .CO({\S_reg[25]_i_2_n_0 ,\S_reg[25]_i_2_n_1 ,\S_reg[25]_i_2_n_2 ,\S_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[7:4]),
        .O({\S_reg[25]_i_2_n_4 ,\S_reg[25]_i_2_n_5 ,\S_reg[25]_i_2_n_6 ,\S_reg[25]_i_2_n_7 }),
        .S({\S[25]_i_4_n_0 ,\S[25]_i_5_n_0 ,\S[25]_i_6_n_0 ,\S[25]_i_7_n_0 }));
  CARRY4 \S_reg[25]_i_3 
       (.CI(\S_reg[21]_i_3_n_0 ),
        .CO({\S_reg[25]_i_3_n_0 ,\S_reg[25]_i_3_n_1 ,\S_reg[25]_i_3_n_2 ,\S_reg[25]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[7:4]),
        .O(S00_out[7:4]),
        .S({\S[25]_i_8_n_0 ,\S[25]_i_9_n_0 ,\S[25]_i_10_n_0 ,\S[25]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[26] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[26]),
        .Q(p_0_in[7]),
        .R(\S[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[27] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[27]),
        .Q(p_0_in[8]),
        .R(\S[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[28] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[28]),
        .Q(p_0_in[9]),
        .R(\S[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[29] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[29]),
        .Q(p_0_in[10]),
        .R(\S[35]_i_1_n_0 ));
  CARRY4 \S_reg[29]_i_2 
       (.CI(\S_reg[25]_i_2_n_0 ),
        .CO({\S_reg[29]_i_2_n_0 ,\S_reg[29]_i_2_n_1 ,\S_reg[29]_i_2_n_2 ,\S_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[11:8]),
        .O({\S_reg[29]_i_2_n_4 ,\S_reg[29]_i_2_n_5 ,\S_reg[29]_i_2_n_6 ,\S_reg[29]_i_2_n_7 }),
        .S({\S[29]_i_4_n_0 ,\S[29]_i_5_n_0 ,\S[29]_i_6_n_0 ,\S[29]_i_7_n_0 }));
  CARRY4 \S_reg[29]_i_3 
       (.CI(\S_reg[25]_i_3_n_0 ),
        .CO({\S_reg[29]_i_3_n_0 ,\S_reg[29]_i_3_n_1 ,\S_reg[29]_i_3_n_2 ,\S_reg[29]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[11:8]),
        .O(S00_out[11:8]),
        .S({\S[29]_i_8_n_0 ,\S[29]_i_9_n_0 ,\S[29]_i_10_n_0 ,\S[29]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[2] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[2]),
        .Q(\S_reg_n_0_[2] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[30] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[30]),
        .Q(p_0_in[11]),
        .R(\S[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[31] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[31]),
        .Q(p_0_in[12]),
        .R(\S[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[32] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[32]),
        .Q(p_0_in[13]),
        .R(\S[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[33] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[33]),
        .Q(p_0_in[14]),
        .R(\S[35]_i_1_n_0 ));
  CARRY4 \S_reg[33]_i_2 
       (.CI(\S_reg[29]_i_2_n_0 ),
        .CO({\S_reg[33]_i_2_n_0 ,\S_reg[33]_i_2_n_1 ,\S_reg[33]_i_2_n_2 ,\S_reg[33]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[15:12]),
        .O({\S_reg[33]_i_2_n_4 ,\S_reg[33]_i_2_n_5 ,\S_reg[33]_i_2_n_6 ,\S_reg[33]_i_2_n_7 }),
        .S({\S[33]_i_4_n_0 ,\S[33]_i_5_n_0 ,\S[33]_i_6_n_0 ,\S[33]_i_7_n_0 }));
  CARRY4 \S_reg[33]_i_3 
       (.CI(\S_reg[29]_i_3_n_0 ),
        .CO({\S_reg[33]_i_3_n_0 ,\S_reg[33]_i_3_n_1 ,\S_reg[33]_i_3_n_2 ,\S_reg[33]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[15:12]),
        .O(S00_out[15:12]),
        .S({\S[33]_i_8_n_0 ,\S[33]_i_9_n_0 ,\S[33]_i_10_n_0 ,\S[33]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[34] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[34]),
        .Q(p_0_in[15]),
        .R(\S[35]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[35] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[35]),
        .Q(p_0_in[16]),
        .R(\S[35]_i_1_n_0 ));
  CARRY4 \S_reg[35]_i_4 
       (.CI(\S_reg[33]_i_2_n_0 ),
        .CO({\NLW_S_reg[35]_i_4_CO_UNCONNECTED [3:1],\S_reg[35]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_0_in[16]}),
        .O({\NLW_S_reg[35]_i_4_O_UNCONNECTED [3:2],\S_reg[35]_i_4_n_6 ,\S_reg[35]_i_4_n_7 }),
        .S({1'b0,1'b0,\S[35]_i_6_n_0 ,\S[35]_i_7_n_0 }));
  CARRY4 \S_reg[35]_i_5 
       (.CI(\S_reg[33]_i_3_n_0 ),
        .CO({\NLW_S_reg[35]_i_5_CO_UNCONNECTED [3:1],\S_reg[35]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_0_in[16]}),
        .O({\NLW_S_reg[35]_i_5_O_UNCONNECTED [3:2],S00_out[17:16]}),
        .S({1'b0,1'b0,\S[35]_i_8_n_0 ,\S[35]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\S[36]_i_1_n_0 ),
        .Q(p_0_in[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[3] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[3]),
        .Q(\S_reg_n_0_[3] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[4] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[4]),
        .Q(\S_reg_n_0_[4] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[5] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[5]),
        .Q(\S_reg_n_0_[5] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[6] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[6]),
        .Q(\S_reg_n_0_[6] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[7] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[7]),
        .Q(\S_reg_n_0_[7] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[8] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[8]),
        .Q(\S_reg_n_0_[8] ),
        .R(S0));
  FDRE #(
    .INIT(1'b0)) 
    \S_reg[9] 
       (.C(clk),
        .CE(S0_in),
        .D(p_1_in[9]),
        .Q(\S_reg_n_0_[9] ),
        .R(S0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[0]_INST_0 
       (.I0(\S_reg_n_0_[1] ),
        .I1(Busy),
        .O(Z[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[10]_INST_0 
       (.I0(\S_reg_n_0_[11] ),
        .I1(Busy),
        .O(Z[10]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[11]_INST_0 
       (.I0(\S_reg_n_0_[12] ),
        .I1(Busy),
        .O(Z[11]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[12]_INST_0 
       (.I0(\S_reg_n_0_[13] ),
        .I1(Busy),
        .O(Z[12]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[13]_INST_0 
       (.I0(\S_reg_n_0_[14] ),
        .I1(Busy),
        .O(Z[13]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[14]_INST_0 
       (.I0(\S_reg_n_0_[15] ),
        .I1(Busy),
        .O(Z[14]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[15]_INST_0 
       (.I0(\S_reg_n_0_[16] ),
        .I1(Busy),
        .O(Z[15]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[16]_INST_0 
       (.I0(\S_reg_n_0_[17] ),
        .I1(Busy),
        .O(Z[16]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[17]_INST_0 
       (.I0(\S_reg_n_0_[18] ),
        .I1(Busy),
        .O(Z[17]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[18]_INST_0 
       (.I0(p_0_in[0]),
        .I1(Busy),
        .O(Z[18]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[19]_INST_0 
       (.I0(p_0_in[1]),
        .I1(Busy),
        .O(Z[19]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[1]_INST_0 
       (.I0(\S_reg_n_0_[2] ),
        .I1(Busy),
        .O(Z[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[20]_INST_0 
       (.I0(p_0_in[2]),
        .I1(Busy),
        .O(Z[20]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[21]_INST_0 
       (.I0(p_0_in[3]),
        .I1(Busy),
        .O(Z[21]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[22]_INST_0 
       (.I0(p_0_in[4]),
        .I1(Busy),
        .O(Z[22]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[23]_INST_0 
       (.I0(p_0_in[5]),
        .I1(Busy),
        .O(Z[23]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[24]_INST_0 
       (.I0(p_0_in[6]),
        .I1(Busy),
        .O(Z[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \Z[25]_INST_0 
       (.I0(p_0_in[7]),
        .I1(Busy),
        .O(Z[25]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[26]_INST_0 
       (.I0(p_0_in[8]),
        .I1(Busy),
        .O(Z[26]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[27]_INST_0 
       (.I0(p_0_in[9]),
        .I1(Busy),
        .O(Z[27]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[28]_INST_0 
       (.I0(p_0_in[10]),
        .I1(Busy),
        .O(Z[28]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[29]_INST_0 
       (.I0(p_0_in[11]),
        .I1(Busy),
        .O(Z[29]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[2]_INST_0 
       (.I0(\S_reg_n_0_[3] ),
        .I1(Busy),
        .O(Z[2]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[30]_INST_0 
       (.I0(p_0_in[12]),
        .I1(Busy),
        .O(Z[30]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[31]_INST_0 
       (.I0(p_0_in[13]),
        .I1(Busy),
        .O(Z[31]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[32]_INST_0 
       (.I0(p_0_in[14]),
        .I1(Busy),
        .O(Z[32]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[33]_INST_0 
       (.I0(p_0_in[15]),
        .I1(Busy),
        .O(Z[33]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[34]_INST_0 
       (.I0(p_0_in[16]),
        .I1(Busy),
        .O(Z[34]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[35]_INST_0 
       (.I0(p_0_in[17]),
        .I1(Busy),
        .O(Z[35]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[3]_INST_0 
       (.I0(\S_reg_n_0_[4] ),
        .I1(Busy),
        .O(Z[3]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[4]_INST_0 
       (.I0(\S_reg_n_0_[5] ),
        .I1(Busy),
        .O(Z[4]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[5]_INST_0 
       (.I0(\S_reg_n_0_[6] ),
        .I1(Busy),
        .O(Z[5]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[6]_INST_0 
       (.I0(\S_reg_n_0_[7] ),
        .I1(Busy),
        .O(Z[6]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[7]_INST_0 
       (.I0(\S_reg_n_0_[8] ),
        .I1(Busy),
        .O(Z[7]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[8]_INST_0 
       (.I0(\S_reg_n_0_[9] ),
        .I1(Busy),
        .O(Z[8]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Z[9]_INST_0 
       (.I0(\S_reg_n_0_[10] ),
        .I1(Busy),
        .O(Z[9]));
endmodule

(* RESET = "3'b100" *) (* SAVE_WDATA = "3'b010" *) (* START_R = "1'b0" *) 
(* START_W = "3'b000" *) (* WAIT_RREADY = "1'b1" *) (* WAIT_WVALID = "3'b001" *) 
(* WORKING = "3'b011" *) 
module DAC_interface_AXI
   (CLK,
    RST,
    AWVALID,
    WVALID,
    BREADY,
    AWADDR,
    WDATA,
    WSTRB,
    AWREADY,
    WREADY,
    BVALID,
    DATA,
    ARVALID,
    RREADY,
    ARREADY,
    RVALID,
    RDATA);
  input CLK;
  input RST;
  input AWVALID;
  input WVALID;
  input BREADY;
  input [31:0]AWADDR;
  input [31:0]WDATA;
  input [3:0]WSTRB;
  output AWREADY;
  output WREADY;
  output BVALID;
  output [11:0]DATA;
  input ARVALID;
  input RREADY;
  output ARREADY;
  output RVALID;
  output [31:0]RDATA;

  wire \<const0> ;
  wire ARVALID;
  wire AWREADY;
  wire AWVALID;
  wire BREADY;
  wire BVALID;
  wire CLK;
  wire [11:0]DATA;
  wire \FSM_sequential_state_write[0]_i_1_n_0 ;
  wire \FSM_sequential_state_write[1]_i_1_n_0 ;
  wire \FSM_sequential_state_write[2]_i_1_n_0 ;
  wire \FSM_sequential_state_write[2]_i_2_n_0 ;
  wire \FSM_sequential_state_write[2]_i_3_n_0 ;
  wire Q_WVALID;
  wire Q_WVALID_i_1_n_0;
  wire [0:0]\^RDATA ;
  wire RREADY;
  wire RST;
  wire RVALID;
  wire [31:0]WDATA;
  wire WREADY;
  wire WVALID;
  wire delay;
  wire \delay[0]_i_1_n_0 ;
  wire \delay[1]_i_1_n_0 ;
  wire \delay[2]_i_1_n_0 ;
  wire \delay[3]_i_1_n_0 ;
  wire \delay[4]_i_2_n_0 ;
  wire \delay[4]_i_3_n_0 ;
  wire \delay[4]_i_4_n_0 ;
  wire \delay_reg_n_0_[0] ;
  wire \delay_reg_n_0_[1] ;
  wire \delay_reg_n_0_[2] ;
  wire \delay_reg_n_0_[3] ;
  wire \delay_reg_n_0_[4] ;
  wire [11:0]latch_WDATA;
  wire \latch_WDATA[11]_i_1_n_0 ;
  wire state_read;
  wire state_read_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]state_write;

  assign ARREADY = \<const0> ;
  assign RDATA[31] = \<const0> ;
  assign RDATA[30] = \<const0> ;
  assign RDATA[29] = \<const0> ;
  assign RDATA[28] = \<const0> ;
  assign RDATA[27] = \<const0> ;
  assign RDATA[26] = \<const0> ;
  assign RDATA[25] = \<const0> ;
  assign RDATA[24] = \<const0> ;
  assign RDATA[23] = \<const0> ;
  assign RDATA[22] = \<const0> ;
  assign RDATA[21] = \<const0> ;
  assign RDATA[20] = \<const0> ;
  assign RDATA[19] = \<const0> ;
  assign RDATA[18] = \<const0> ;
  assign RDATA[17] = \<const0> ;
  assign RDATA[16] = \<const0> ;
  assign RDATA[15] = \<const0> ;
  assign RDATA[14] = \<const0> ;
  assign RDATA[13] = \<const0> ;
  assign RDATA[12] = \<const0> ;
  assign RDATA[11] = \<const0> ;
  assign RDATA[10] = \<const0> ;
  assign RDATA[9] = \<const0> ;
  assign RDATA[8] = \<const0> ;
  assign RDATA[7] = \<const0> ;
  assign RDATA[6] = \<const0> ;
  assign RDATA[5] = \<const0> ;
  assign RDATA[4] = \<const0> ;
  assign RDATA[3] = \<const0> ;
  assign RDATA[2] = \<const0> ;
  assign RDATA[1] = \<const0> ;
  assign RDATA[0] = \^RDATA [0];
  LUT4 #(
    .INIT(16'h02A8)) 
    AWREADY_INST_0
       (.I0(RST),
        .I1(state_write[1]),
        .I2(state_write[0]),
        .I3(state_write[2]),
        .O(AWREADY));
  LUT4 #(
    .INIT(16'h0008)) 
    BVALID_INST_0
       (.I0(RST),
        .I1(state_write[2]),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .O(BVALID));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DATA[0]_INST_0 
       (.I0(RST),
        .I1(latch_WDATA[0]),
        .O(DATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DATA[10]_INST_0 
       (.I0(RST),
        .I1(latch_WDATA[10]),
        .O(DATA[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \DATA[11]_INST_0 
       (.I0(RST),
        .I1(latch_WDATA[11]),
        .O(DATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DATA[1]_INST_0 
       (.I0(RST),
        .I1(latch_WDATA[1]),
        .O(DATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DATA[2]_INST_0 
       (.I0(RST),
        .I1(latch_WDATA[2]),
        .O(DATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DATA[3]_INST_0 
       (.I0(RST),
        .I1(latch_WDATA[3]),
        .O(DATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DATA[4]_INST_0 
       (.I0(RST),
        .I1(latch_WDATA[4]),
        .O(DATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DATA[5]_INST_0 
       (.I0(RST),
        .I1(latch_WDATA[5]),
        .O(DATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DATA[6]_INST_0 
       (.I0(RST),
        .I1(latch_WDATA[6]),
        .O(DATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DATA[7]_INST_0 
       (.I0(RST),
        .I1(latch_WDATA[7]),
        .O(DATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DATA[8]_INST_0 
       (.I0(RST),
        .I1(latch_WDATA[8]),
        .O(DATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DATA[9]_INST_0 
       (.I0(RST),
        .I1(latch_WDATA[9]),
        .O(DATA[9]));
  LUT6 #(
    .INIT(64'h2303233322002230)) 
    \FSM_sequential_state_write[0]_i_1 
       (.I0(\FSM_sequential_state_write[2]_i_3_n_0 ),
        .I1(state_write[2]),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(WVALID),
        .I5(AWVALID),
        .O(\FSM_sequential_state_write[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0B080808)) 
    \FSM_sequential_state_write[1]_i_1 
       (.I0(\FSM_sequential_state_write[2]_i_3_n_0 ),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(WVALID),
        .I4(state_write[0]),
        .O(\FSM_sequential_state_write[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00110F00)) 
    \FSM_sequential_state_write[2]_i_1 
       (.I0(BREADY),
        .I1(state_write[0]),
        .I2(\FSM_sequential_state_write[2]_i_3_n_0 ),
        .I3(state_write[1]),
        .I4(state_write[2]),
        .O(\FSM_sequential_state_write[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state_write[2]_i_2 
       (.I0(RST),
        .O(\FSM_sequential_state_write[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \FSM_sequential_state_write[2]_i_3 
       (.I0(\delay_reg_n_0_[4] ),
        .I1(state_write[0]),
        .I2(\delay_reg_n_0_[2] ),
        .I3(\delay_reg_n_0_[3] ),
        .I4(\delay_reg_n_0_[1] ),
        .I5(\delay_reg_n_0_[0] ),
        .O(\FSM_sequential_state_write[2]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_write_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_write[2]_i_2_n_0 ),
        .D(\FSM_sequential_state_write[0]_i_1_n_0 ),
        .Q(state_write[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_write_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_write[2]_i_2_n_0 ),
        .D(\FSM_sequential_state_write[1]_i_1_n_0 ),
        .Q(state_write[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_write_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_write[2]_i_2_n_0 ),
        .D(\FSM_sequential_state_write[2]_i_1_n_0 ),
        .Q(state_write[2]));
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'h88888808)) 
    Q_WVALID_i_1
       (.I0(WVALID),
        .I1(RST),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(state_write[1]),
        .O(Q_WVALID_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Q_WVALID_reg
       (.C(CLK),
        .CE(1'b1),
        .D(Q_WVALID_i_1_n_0),
        .Q(Q_WVALID),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RDATA[0]_INST_0 
       (.I0(state_read),
        .I1(RST),
        .O(\^RDATA ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RVALID_INST_0
       (.I0(RST),
        .I1(state_read),
        .O(RVALID));
  LUT4 #(
    .INIT(16'h0828)) 
    WREADY_INST_0
       (.I0(RST),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .O(WREADY));
  LUT3 #(
    .INIT(8'h04)) 
    \delay[0]_i_1 
       (.I0(state_write[2]),
        .I1(state_write[1]),
        .I2(\delay_reg_n_0_[0] ),
        .O(\delay[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0440)) 
    \delay[1]_i_1 
       (.I0(state_write[2]),
        .I1(state_write[1]),
        .I2(\delay_reg_n_0_[1] ),
        .I3(\delay_reg_n_0_[0] ),
        .O(\delay[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04404040)) 
    \delay[2]_i_1 
       (.I0(state_write[2]),
        .I1(state_write[1]),
        .I2(\delay_reg_n_0_[2] ),
        .I3(\delay_reg_n_0_[1] ),
        .I4(\delay_reg_n_0_[0] ),
        .O(\delay[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0440404040404040)) 
    \delay[3]_i_1 
       (.I0(state_write[2]),
        .I1(state_write[1]),
        .I2(\delay_reg_n_0_[3] ),
        .I3(\delay_reg_n_0_[2] ),
        .I4(\delay_reg_n_0_[0] ),
        .I5(\delay_reg_n_0_[1] ),
        .O(\delay[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A3A0)) 
    \delay[4]_i_1 
       (.I0(\delay[4]_i_3_n_0 ),
        .I1(state_write[0]),
        .I2(state_write[1]),
        .I3(AWVALID),
        .I4(state_write[2]),
        .O(delay));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \delay[4]_i_2 
       (.I0(\delay[4]_i_4_n_0 ),
        .I1(\delay_reg_n_0_[4] ),
        .I2(\delay_reg_n_0_[3] ),
        .I3(\delay_reg_n_0_[1] ),
        .I4(\delay_reg_n_0_[0] ),
        .I5(\delay_reg_n_0_[2] ),
        .O(\delay[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFF00000000)) 
    \delay[4]_i_3 
       (.I0(\delay_reg_n_0_[1] ),
        .I1(\delay_reg_n_0_[4] ),
        .I2(\delay_reg_n_0_[0] ),
        .I3(\delay_reg_n_0_[2] ),
        .I4(\delay_reg_n_0_[3] ),
        .I5(state_write[0]),
        .O(\delay[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \delay[4]_i_4 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .O(\delay[4]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \delay_reg[0] 
       (.C(CLK),
        .CE(delay),
        .CLR(\FSM_sequential_state_write[2]_i_2_n_0 ),
        .D(\delay[0]_i_1_n_0 ),
        .Q(\delay_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \delay_reg[1] 
       (.C(CLK),
        .CE(delay),
        .CLR(\FSM_sequential_state_write[2]_i_2_n_0 ),
        .D(\delay[1]_i_1_n_0 ),
        .Q(\delay_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \delay_reg[2] 
       (.C(CLK),
        .CE(delay),
        .CLR(\FSM_sequential_state_write[2]_i_2_n_0 ),
        .D(\delay[2]_i_1_n_0 ),
        .Q(\delay_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \delay_reg[3] 
       (.C(CLK),
        .CE(delay),
        .CLR(\FSM_sequential_state_write[2]_i_2_n_0 ),
        .D(\delay[3]_i_1_n_0 ),
        .Q(\delay_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \delay_reg[4] 
       (.C(CLK),
        .CE(delay),
        .CLR(\FSM_sequential_state_write[2]_i_2_n_0 ),
        .D(\delay[4]_i_2_n_0 ),
        .Q(\delay_reg_n_0_[4] ));
  LUT2 #(
    .INIT(4'h2)) 
    \latch_WDATA[11]_i_1 
       (.I0(WVALID),
        .I1(Q_WVALID),
        .O(\latch_WDATA[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \latch_WDATA_reg[0] 
       (.C(CLK),
        .CE(\latch_WDATA[11]_i_1_n_0 ),
        .D(WDATA[0]),
        .Q(latch_WDATA[0]),
        .R(\FSM_sequential_state_write[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \latch_WDATA_reg[10] 
       (.C(CLK),
        .CE(\latch_WDATA[11]_i_1_n_0 ),
        .D(WDATA[10]),
        .Q(latch_WDATA[10]),
        .R(\FSM_sequential_state_write[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \latch_WDATA_reg[11] 
       (.C(CLK),
        .CE(\latch_WDATA[11]_i_1_n_0 ),
        .D(WDATA[11]),
        .Q(latch_WDATA[11]),
        .R(\FSM_sequential_state_write[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \latch_WDATA_reg[1] 
       (.C(CLK),
        .CE(\latch_WDATA[11]_i_1_n_0 ),
        .D(WDATA[1]),
        .Q(latch_WDATA[1]),
        .R(\FSM_sequential_state_write[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \latch_WDATA_reg[2] 
       (.C(CLK),
        .CE(\latch_WDATA[11]_i_1_n_0 ),
        .D(WDATA[2]),
        .Q(latch_WDATA[2]),
        .R(\FSM_sequential_state_write[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \latch_WDATA_reg[3] 
       (.C(CLK),
        .CE(\latch_WDATA[11]_i_1_n_0 ),
        .D(WDATA[3]),
        .Q(latch_WDATA[3]),
        .R(\FSM_sequential_state_write[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \latch_WDATA_reg[4] 
       (.C(CLK),
        .CE(\latch_WDATA[11]_i_1_n_0 ),
        .D(WDATA[4]),
        .Q(latch_WDATA[4]),
        .R(\FSM_sequential_state_write[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \latch_WDATA_reg[5] 
       (.C(CLK),
        .CE(\latch_WDATA[11]_i_1_n_0 ),
        .D(WDATA[5]),
        .Q(latch_WDATA[5]),
        .R(\FSM_sequential_state_write[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \latch_WDATA_reg[6] 
       (.C(CLK),
        .CE(\latch_WDATA[11]_i_1_n_0 ),
        .D(WDATA[6]),
        .Q(latch_WDATA[6]),
        .R(\FSM_sequential_state_write[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \latch_WDATA_reg[7] 
       (.C(CLK),
        .CE(\latch_WDATA[11]_i_1_n_0 ),
        .D(WDATA[7]),
        .Q(latch_WDATA[7]),
        .R(\FSM_sequential_state_write[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \latch_WDATA_reg[8] 
       (.C(CLK),
        .CE(\latch_WDATA[11]_i_1_n_0 ),
        .D(WDATA[8]),
        .Q(latch_WDATA[8]),
        .R(\FSM_sequential_state_write[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \latch_WDATA_reg[9] 
       (.C(CLK),
        .CE(\latch_WDATA[11]_i_1_n_0 ),
        .D(WDATA[9]),
        .Q(latch_WDATA[9]),
        .R(\FSM_sequential_state_write[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h74)) 
    state_read_i_1
       (.I0(RREADY),
        .I1(state_read),
        .I2(ARVALID),
        .O(state_read_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state_read_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(\FSM_sequential_state_write[2]_i_2_n_0 ),
        .D(state_read_i_1_n_0),
        .Q(state_read));
endmodule

module DECO_INSTR
   (clk,
    inst,
    rs1i,
    rs2i,
    rdi,
    imm,
    code,
    codif);
  input clk;
  input [31:0]inst;
  output [4:0]rs1i;
  output [4:0]rs2i;
  output [4:0]rdi;
  output [31:0]imm;
  output [11:0]code;
  output [11:0]codif;

  wire \<const0> ;
  wire clk;
  wire [11:0]\^code ;
  wire [11:1]\^codif ;
  wire \codif[10]_INST_0_i_1_n_0 ;
  wire \codif[10]_INST_0_i_2_n_0 ;
  wire \codif[10]_INST_0_i_3_n_0 ;
  wire \codif[10]_INST_0_i_4_n_0 ;
  wire \codif[11]_INST_0_i_1_n_0 ;
  wire \codif[11]_INST_0_i_2_n_0 ;
  wire \codif[11]_INST_0_i_3_n_0 ;
  wire \codif[11]_INST_0_i_4_n_0 ;
  wire \codif[1]_INST_0_i_1_n_0 ;
  wire \codif[2]_INST_0_i_1_n_0 ;
  wire \codif[2]_INST_0_i_2_n_0 ;
  wire \codif[2]_INST_0_i_3_n_0 ;
  wire \codif[3]_INST_0_i_1_n_0 ;
  wire \codif[3]_INST_0_i_2_n_0 ;
  wire \codif[3]_INST_0_i_3_n_0 ;
  wire \codif[3]_INST_0_i_4_n_0 ;
  wire \codif[3]_INST_0_i_5_n_0 ;
  wire \codif[3]_INST_0_i_6_n_0 ;
  wire \codif[3]_INST_0_i_7_n_0 ;
  wire \codif[4]_INST_0_i_1_n_0 ;
  wire \codif[4]_INST_0_i_2_n_0 ;
  wire \codif[5]_INST_0_i_1_n_0 ;
  wire \codif[5]_INST_0_i_2_n_0 ;
  wire \codif[6]_INST_0_i_1_n_0 ;
  wire \codif[6]_INST_0_i_2_n_0 ;
  wire \codif[6]_INST_0_i_3_n_0 ;
  wire \codif[6]_INST_0_i_4_n_0 ;
  wire \codif[6]_INST_0_i_5_n_0 ;
  wire \codif[7]_INST_0_i_1_n_0 ;
  wire \codif[7]_INST_0_i_2_n_0 ;
  wire \codif[7]_INST_0_i_3_n_0 ;
  wire \codif[7]_INST_0_i_4_n_0 ;
  wire \codif[7]_INST_0_i_5_n_0 ;
  wire \codif[7]_INST_0_i_6_n_0 ;
  wire \codif[7]_INST_0_i_7_n_0 ;
  wire \codif[8]_INST_0_i_1_n_0 ;
  wire \codif[8]_INST_0_i_2_n_0 ;
  wire \codif[8]_INST_0_i_3_n_0 ;
  wire \codif[8]_INST_0_i_4_n_0 ;
  wire \codif[8]_INST_0_i_5_n_0 ;
  wire \codif[8]_INST_0_i_6_n_0 ;
  wire \codif[8]_INST_0_i_7_n_0 ;
  wire \codif[9]_INST_0_i_1_n_0 ;
  wire \codif[9]_INST_0_i_2_n_0 ;
  wire \codif[9]_INST_0_i_3_n_0 ;
  wire \codif[9]_INST_0_i_4_n_0 ;
  wire \codif[9]_INST_0_i_5_n_0 ;
  wire \codif[9]_INST_0_i_6_n_0 ;
  wire \codif[9]_INST_0_i_7_n_0 ;
  wire \codif[9]_INST_0_i_8_n_0 ;
  wire [31:0]imm;
  wire \imm[0]_i_2_n_0 ;
  wire \imm[10]_i_2_n_0 ;
  wire \imm[10]_i_3_n_0 ;
  wire \imm[10]_i_4_n_0 ;
  wire \imm[11]_i_2_n_0 ;
  wire \imm[11]_i_3_n_0 ;
  wire \imm[11]_i_4_n_0 ;
  wire \imm[12]_i_2_n_0 ;
  wire \imm[13]_i_2_n_0 ;
  wire \imm[13]_i_3_n_0 ;
  wire \imm[14]_i_2_n_0 ;
  wire \imm[14]_i_3_n_0 ;
  wire \imm[15]_i_1_n_0 ;
  wire \imm[16]_i_1_n_0 ;
  wire \imm[17]_i_1_n_0 ;
  wire \imm[18]_i_1_n_0 ;
  wire \imm[19]_i_1_n_0 ;
  wire \imm[19]_i_2_n_0 ;
  wire \imm[19]_i_3_n_0 ;
  wire \imm[19]_i_4_n_0 ;
  wire \imm[20]_i_1_n_0 ;
  wire \imm[21]_i_1_n_0 ;
  wire \imm[22]_i_1_n_0 ;
  wire \imm[23]_i_1_n_0 ;
  wire \imm[24]_i_1_n_0 ;
  wire \imm[24]_i_2_n_0 ;
  wire \imm[25]_i_2_n_0 ;
  wire \imm[25]_i_3_n_0 ;
  wire \imm[26]_i_2_n_0 ;
  wire \imm[27]_i_2_n_0 ;
  wire \imm[28]_i_2_n_0 ;
  wire \imm[29]_i_2_n_0 ;
  wire \imm[29]_i_3_n_0 ;
  wire \imm[29]_i_4_n_0 ;
  wire \imm[29]_i_5_n_0 ;
  wire \imm[30]_i_2_n_0 ;
  wire \imm[30]_i_3_n_0 ;
  wire \imm[31]_i_2_n_0 ;
  wire \imm[4]_i_2_n_0 ;
  wire \imm[4]_i_3_n_0 ;
  wire \imm[5]_i_2_n_0 ;
  wire \imm[5]_i_3_n_0 ;
  wire \imm[8]_i_2_n_0 ;
  wire [31:0]immr;
  wire [31:0]inst;
  wire [4:0]rdi;
  wire [4:0]rs1i;
  wire \rs1i[4]_INST_0_i_1_n_0 ;
  wire \rs1i[4]_INST_0_i_2_n_0 ;
  wire \rs1i[4]_INST_0_i_3_n_0 ;
  wire \rs1i[4]_INST_0_i_4_n_0 ;
  wire \rs1i[4]_INST_0_i_5_n_0 ;
  wire \rs1i[4]_INST_0_i_6_n_0 ;
  wire \rs1i[4]_INST_0_i_7_n_0 ;
  wire [4:0]rs2i;
  wire \rs2i[4]_INST_0_i_1_n_0 ;

  assign code[11:2] = \^code [11:2];
  assign code[1] = \<const0> ;
  assign code[0] = \^code [0];
  assign codif[11:1] = \^codif [11:1];
  assign codif[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \code_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\^codif [1]),
        .Q(\^code [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \code_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\^codif [10]),
        .Q(\^code [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \code_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\^codif [11]),
        .Q(\^code [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \code_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\^codif [2]),
        .Q(\^code [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \code_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\^codif [3]),
        .Q(\^code [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \code_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\^codif [4]),
        .Q(\^code [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \code_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\^codif [5]),
        .Q(\^code [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \code_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\^codif [6]),
        .Q(\^code [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \code_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\^codif [7]),
        .Q(\^code [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \code_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\^codif [8]),
        .Q(\^code [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \code_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\^codif [9]),
        .Q(\^code [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \codif[10]_INST_0 
       (.I0(\codif[11]_INST_0_i_1_n_0 ),
        .I1(inst[25]),
        .I2(\codif[10]_INST_0_i_1_n_0 ),
        .I3(\codif[10]_INST_0_i_2_n_0 ),
        .I4(\codif[10]_INST_0_i_3_n_0 ),
        .O(\^codif [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFCFFFC)) 
    \codif[10]_INST_0_i_1 
       (.I0(inst[26]),
        .I1(\codif[10]_INST_0_i_4_n_0 ),
        .I2(\codif[11]_INST_0_i_3_n_0 ),
        .I3(\codif[11]_INST_0_i_2_n_0 ),
        .I4(inst[28]),
        .I5(\codif[11]_INST_0_i_1_n_0 ),
        .O(\codif[10]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \codif[10]_INST_0_i_2 
       (.I0(\rs1i[4]_INST_0_i_4_n_0 ),
        .I1(\rs1i[4]_INST_0_i_3_n_0 ),
        .O(\codif[10]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \codif[10]_INST_0_i_3 
       (.I0(\codif[6]_INST_0_i_3_n_0 ),
        .I1(inst[30]),
        .I2(inst[13]),
        .I3(inst[3]),
        .I4(inst[12]),
        .I5(inst[5]),
        .O(\codif[10]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h040404A400000000)) 
    \codif[10]_INST_0_i_4 
       (.I0(inst[6]),
        .I1(inst[5]),
        .I2(inst[4]),
        .I3(inst[13]),
        .I4(inst[12]),
        .I5(inst[14]),
        .O(\codif[10]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFAFFF8)) 
    \codif[11]_INST_0 
       (.I0(\codif[11]_INST_0_i_1_n_0 ),
        .I1(inst[28]),
        .I2(\codif[11]_INST_0_i_2_n_0 ),
        .I3(\codif[11]_INST_0_i_3_n_0 ),
        .I4(inst[30]),
        .I5(\codif[11]_INST_0_i_4_n_0 ),
        .O(\^codif [11]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \codif[11]_INST_0_i_1 
       (.I0(inst[2]),
        .I1(inst[5]),
        .I2(inst[6]),
        .I3(inst[4]),
        .O(\codif[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9999999800000000)) 
    \codif[11]_INST_0_i_2 
       (.I0(inst[3]),
        .I1(inst[4]),
        .I2(inst[14]),
        .I3(inst[12]),
        .I4(inst[13]),
        .I5(inst[2]),
        .O(\codif[11]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hF88F8F8F)) 
    \codif[11]_INST_0_i_3 
       (.I0(inst[31]),
        .I1(\codif[11]_INST_0_i_1_n_0 ),
        .I2(inst[0]),
        .I3(inst[3]),
        .I4(inst[4]),
        .O(\codif[11]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \codif[11]_INST_0_i_4 
       (.I0(\rs1i[4]_INST_0_i_3_n_0 ),
        .I1(\rs1i[4]_INST_0_i_4_n_0 ),
        .I2(\codif[3]_INST_0_i_3_n_0 ),
        .O(\codif[11]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \codif[1]_INST_0 
       (.I0(inst[2]),
        .I1(inst[5]),
        .I2(inst[3]),
        .I3(inst[4]),
        .I4(\codif[1]_INST_0_i_1_n_0 ),
        .I5(inst[6]),
        .O(\^codif [1]));
  LUT5 #(
    .INIT(32'hEEEEEEEF)) 
    \codif[1]_INST_0_i_1 
       (.I0(inst[1]),
        .I1(inst[0]),
        .I2(inst[14]),
        .I3(inst[12]),
        .I4(inst[13]),
        .O(\codif[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \codif[2]_INST_0 
       (.I0(inst[2]),
        .I1(\codif[6]_INST_0_i_1_n_0 ),
        .I2(inst[4]),
        .I3(\codif[2]_INST_0_i_1_n_0 ),
        .I4(\codif[2]_INST_0_i_2_n_0 ),
        .I5(\codif[2]_INST_0_i_3_n_0 ),
        .O(\^codif [2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hFFFF00E0)) 
    \codif[2]_INST_0_i_1 
       (.I0(inst[6]),
        .I1(inst[12]),
        .I2(inst[13]),
        .I3(inst[14]),
        .I4(inst[3]),
        .O(\codif[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h0000AAEA)) 
    \codif[2]_INST_0_i_2 
       (.I0(inst[6]),
        .I1(inst[14]),
        .I2(inst[13]),
        .I3(inst[4]),
        .I4(inst[5]),
        .O(\codif[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCC808080)) 
    \codif[2]_INST_0_i_3 
       (.I0(inst[4]),
        .I1(\codif[8]_INST_0_i_7_n_0 ),
        .I2(\codif[6]_INST_0_i_4_n_0 ),
        .I3(inst[25]),
        .I4(inst[14]),
        .I5(\codif[10]_INST_0_i_4_n_0 ),
        .O(\codif[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \codif[3]_INST_0 
       (.I0(\codif[3]_INST_0_i_1_n_0 ),
        .I1(\codif[3]_INST_0_i_2_n_0 ),
        .I2(inst[1]),
        .I3(inst[0]),
        .I4(\codif[3]_INST_0_i_3_n_0 ),
        .I5(inst[3]),
        .O(\^codif [3]));
  LUT6 #(
    .INIT(64'hFFFFFCFCFFFEFCFC)) 
    \codif[3]_INST_0_i_1 
       (.I0(inst[27]),
        .I1(\codif[3]_INST_0_i_4_n_0 ),
        .I2(\codif[2]_INST_0_i_2_n_0 ),
        .I3(inst[29]),
        .I4(\codif[11]_INST_0_i_1_n_0 ),
        .I5(\codif[3]_INST_0_i_5_n_0 ),
        .O(\codif[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFCAAA0)) 
    \codif[3]_INST_0_i_2 
       (.I0(inst[2]),
        .I1(inst[6]),
        .I2(inst[12]),
        .I3(inst[14]),
        .I4(inst[13]),
        .I5(inst[4]),
        .O(\codif[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA02AA02AA02)) 
    \codif[3]_INST_0_i_3 
       (.I0(inst[14]),
        .I1(\codif[9]_INST_0_i_8_n_0 ),
        .I2(\codif[3]_INST_0_i_6_n_0 ),
        .I3(\codif[3]_INST_0_i_7_n_0 ),
        .I4(inst[26]),
        .I5(\codif[11]_INST_0_i_1_n_0 ),
        .O(\codif[3]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \codif[3]_INST_0_i_4 
       (.I0(inst[6]),
        .I1(inst[4]),
        .I2(inst[2]),
        .O(\codif[3]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \codif[3]_INST_0_i_5 
       (.I0(inst[28]),
        .I1(inst[25]),
        .I2(inst[30]),
        .I3(inst[31]),
        .O(\codif[3]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \codif[3]_INST_0_i_6 
       (.I0(inst[4]),
        .I1(inst[6]),
        .O(\codif[3]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h05000D00)) 
    \codif[3]_INST_0_i_7 
       (.I0(inst[4]),
        .I1(inst[25]),
        .I2(inst[6]),
        .I3(inst[5]),
        .I4(inst[2]),
        .O(\codif[3]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \codif[4]_INST_0 
       (.I0(\codif[4]_INST_0_i_1_n_0 ),
        .I1(inst[1]),
        .I2(inst[0]),
        .I3(inst[4]),
        .I4(\codif[4]_INST_0_i_2_n_0 ),
        .O(\^codif [4]));
  LUT6 #(
    .INIT(64'h0CFF0C0C0C0C0808)) 
    \codif[4]_INST_0_i_1 
       (.I0(inst[12]),
        .I1(inst[2]),
        .I2(inst[3]),
        .I3(inst[5]),
        .I4(inst[13]),
        .I5(inst[14]),
        .O(\codif[4]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h77FF7762)) 
    \codif[4]_INST_0_i_2 
       (.I0(inst[6]),
        .I1(inst[5]),
        .I2(inst[14]),
        .I3(inst[2]),
        .I4(\codif[2]_INST_0_i_1_n_0 ),
        .O(\codif[4]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \codif[5]_INST_0 
       (.I0(\codif[6]_INST_0_i_2_n_0 ),
        .I1(\codif[5]_INST_0_i_1_n_0 ),
        .I2(\codif[5]_INST_0_i_2_n_0 ),
        .I3(inst[5]),
        .O(\^codif [5]));
  LUT6 #(
    .INIT(64'hFF00FFFFFFFF01FF)) 
    \codif[5]_INST_0_i_1 
       (.I0(inst[14]),
        .I1(inst[12]),
        .I2(inst[13]),
        .I3(inst[3]),
        .I4(inst[0]),
        .I5(inst[1]),
        .O(\codif[5]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \codif[5]_INST_0_i_2 
       (.I0(inst[4]),
        .I1(inst[13]),
        .I2(inst[14]),
        .I3(inst[6]),
        .O(\codif[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEEEEE)) 
    \codif[6]_INST_0 
       (.I0(\codif[6]_INST_0_i_1_n_0 ),
        .I1(\codif[6]_INST_0_i_2_n_0 ),
        .I2(\codif[6]_INST_0_i_3_n_0 ),
        .I3(inst[5]),
        .I4(\codif[6]_INST_0_i_4_n_0 ),
        .I5(\codif[6]_INST_0_i_5_n_0 ),
        .O(\^codif [6]));
  LUT5 #(
    .INIT(32'hFE3FFF3F)) 
    \codif[6]_INST_0_i_1 
       (.I0(inst[5]),
        .I1(inst[1]),
        .I2(inst[0]),
        .I3(inst[3]),
        .I4(\imm[19]_i_4_n_0 ),
        .O(\codif[6]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBBB3222)) 
    \codif[6]_INST_0_i_2 
       (.I0(inst[3]),
        .I1(inst[4]),
        .I2(inst[13]),
        .I3(inst[12]),
        .I4(inst[2]),
        .O(\codif[6]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \codif[6]_INST_0_i_3 
       (.I0(inst[2]),
        .I1(inst[4]),
        .O(\codif[6]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \codif[6]_INST_0_i_4 
       (.I0(inst[31]),
        .I1(\codif[9]_INST_0_i_5_n_0 ),
        .I2(inst[28]),
        .I3(inst[29]),
        .I4(inst[26]),
        .I5(inst[27]),
        .O(\codif[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F000000)) 
    \codif[6]_INST_0_i_5 
       (.I0(inst[2]),
        .I1(inst[25]),
        .I2(inst[4]),
        .I3(inst[5]),
        .I4(inst[14]),
        .I5(\codif[5]_INST_0_i_2_n_0 ),
        .O(\codif[6]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \codif[7]_INST_0 
       (.I0(\codif[8]_INST_0_i_4_n_0 ),
        .I1(inst[12]),
        .I2(\codif[7]_INST_0_i_1_n_0 ),
        .I3(\codif[8]_INST_0_i_3_n_0 ),
        .I4(\codif[7]_INST_0_i_2_n_0 ),
        .I5(\codif[7]_INST_0_i_3_n_0 ),
        .O(\^codif [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA0020)) 
    \codif[7]_INST_0_i_1 
       (.I0(inst[13]),
        .I1(\codif[7]_INST_0_i_4_n_0 ),
        .I2(inst[6]),
        .I3(inst[14]),
        .I4(\codif[7]_INST_0_i_5_n_0 ),
        .I5(\rs1i[4]_INST_0_i_3_n_0 ),
        .O(\codif[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEDDDFFDFEDDDFDD)) 
    \codif[7]_INST_0_i_2 
       (.I0(inst[1]),
        .I1(\codif[7]_INST_0_i_6_n_0 ),
        .I2(inst[2]),
        .I3(inst[3]),
        .I4(inst[4]),
        .I5(inst[14]),
        .O(\codif[7]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hEEEA)) 
    \codif[7]_INST_0_i_3 
       (.I0(\codif[7]_INST_0_i_7_n_0 ),
        .I1(\codif[11]_INST_0_i_1_n_0 ),
        .I2(inst[26]),
        .I3(inst[27]),
        .O(\codif[7]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \codif[7]_INST_0_i_4 
       (.I0(inst[2]),
        .I1(inst[4]),
        .O(\codif[7]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \codif[7]_INST_0_i_5 
       (.I0(inst[4]),
        .I1(inst[3]),
        .I2(inst[2]),
        .O(\codif[7]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \codif[7]_INST_0_i_6 
       (.I0(inst[28]),
        .I1(inst[25]),
        .I2(inst[30]),
        .I3(\codif[11]_INST_0_i_1_n_0 ),
        .O(\codif[7]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F040E040)) 
    \codif[7]_INST_0_i_7 
       (.I0(inst[14]),
        .I1(inst[3]),
        .I2(inst[4]),
        .I3(inst[6]),
        .I4(inst[20]),
        .I5(inst[13]),
        .O(\codif[7]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \codif[8]_INST_0 
       (.I0(\codif[8]_INST_0_i_1_n_0 ),
        .I1(\codif[8]_INST_0_i_2_n_0 ),
        .I2(\codif[8]_INST_0_i_3_n_0 ),
        .I3(inst[13]),
        .I4(\codif[8]_INST_0_i_4_n_0 ),
        .I5(\codif[8]_INST_0_i_5_n_0 ),
        .O(\^codif [8]));
  LUT6 #(
    .INIT(64'hECEC3F3FBCAC0C0C)) 
    \codif[8]_INST_0_i_1 
       (.I0(inst[3]),
        .I1(inst[6]),
        .I2(inst[5]),
        .I3(\codif[8]_INST_0_i_6_n_0 ),
        .I4(inst[4]),
        .I5(inst[2]),
        .O(\codif[8]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h0000C808)) 
    \codif[8]_INST_0_i_2 
       (.I0(inst[3]),
        .I1(inst[4]),
        .I2(inst[14]),
        .I3(inst[6]),
        .I4(inst[12]),
        .O(\codif[8]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2200A200)) 
    \codif[8]_INST_0_i_3 
       (.I0(inst[14]),
        .I1(inst[4]),
        .I2(inst[25]),
        .I3(\codif[8]_INST_0_i_7_n_0 ),
        .I4(inst[2]),
        .I5(\codif[11]_INST_0_i_3_n_0 ),
        .O(\codif[8]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \codif[8]_INST_0_i_4 
       (.I0(inst[4]),
        .I1(inst[3]),
        .I2(inst[2]),
        .O(\codif[8]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000E0F00)) 
    \codif[8]_INST_0_i_5 
       (.I0(inst[12]),
        .I1(inst[14]),
        .I2(inst[4]),
        .I3(inst[3]),
        .I4(inst[2]),
        .I5(\codif[9]_INST_0_i_1_n_0 ),
        .O(\codif[8]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \codif[8]_INST_0_i_6 
       (.I0(inst[27]),
        .I1(inst[26]),
        .I2(inst[29]),
        .O(\codif[8]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \codif[8]_INST_0_i_7 
       (.I0(inst[5]),
        .I1(inst[6]),
        .O(\codif[8]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \codif[9]_INST_0 
       (.I0(\codif[9]_INST_0_i_1_n_0 ),
        .I1(\codif[9]_INST_0_i_2_n_0 ),
        .I2(\codif[9]_INST_0_i_3_n_0 ),
        .I3(\codif[11]_INST_0_i_3_n_0 ),
        .I4(\codif[9]_INST_0_i_4_n_0 ),
        .O(\^codif [9]));
  LUT6 #(
    .INIT(64'hFC00FFFFFFFFFEAA)) 
    \codif[9]_INST_0_i_1 
       (.I0(inst[2]),
        .I1(inst[28]),
        .I2(\codif[9]_INST_0_i_5_n_0 ),
        .I3(\codif[11]_INST_0_i_1_n_0 ),
        .I4(inst[1]),
        .I5(\codif[9]_INST_0_i_6_n_0 ),
        .O(\codif[9]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000FF00F0F0F8)) 
    \codif[9]_INST_0_i_2 
       (.I0(inst[13]),
        .I1(\codif[9]_INST_0_i_7_n_0 ),
        .I2(inst[14]),
        .I3(inst[2]),
        .I4(inst[4]),
        .I5(inst[3]),
        .O(\codif[9]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA8AAA8)) 
    \codif[9]_INST_0_i_3 
       (.I0(\codif[11]_INST_0_i_1_n_0 ),
        .I1(inst[27]),
        .I2(inst[26]),
        .I3(inst[29]),
        .I4(inst[5]),
        .I5(inst[6]),
        .O(\codif[9]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEF55AAF5CF000000)) 
    \codif[9]_INST_0_i_4 
       (.I0(inst[6]),
        .I1(inst[5]),
        .I2(\codif[9]_INST_0_i_8_n_0 ),
        .I3(inst[4]),
        .I4(inst[3]),
        .I5(inst[2]),
        .O(\codif[9]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \codif[9]_INST_0_i_5 
       (.I0(inst[25]),
        .I1(inst[30]),
        .O(\codif[9]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \codif[9]_INST_0_i_6 
       (.I0(inst[3]),
        .I1(inst[4]),
        .O(\codif[9]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \codif[9]_INST_0_i_7 
       (.I0(inst[6]),
        .I1(inst[12]),
        .O(\codif[9]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \codif[9]_INST_0_i_8 
       (.I0(inst[12]),
        .I1(inst[13]),
        .O(\codif[9]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
    \imm[0]_i_1 
       (.I0(inst[2]),
        .I1(inst[3]),
        .I2(inst[4]),
        .I3(inst[20]),
        .I4(\imm[0]_i_2_n_0 ),
        .I5(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(immr[0]));
  LUT6 #(
    .INIT(64'hAA02AA0202F20202)) 
    \imm[0]_i_2 
       (.I0(inst[20]),
        .I1(inst[2]),
        .I2(inst[5]),
        .I3(inst[6]),
        .I4(inst[7]),
        .I5(inst[4]),
        .O(\imm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFAAFFAA)) 
    \imm[10]_i_1 
       (.I0(\codif[11]_INST_0_i_4_n_0 ),
        .I1(inst[6]),
        .I2(\imm[10]_i_2_n_0 ),
        .I3(\imm[10]_i_3_n_0 ),
        .I4(\imm[10]_i_4_n_0 ),
        .I5(inst[30]),
        .O(immr[10]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \imm[10]_i_2 
       (.I0(inst[2]),
        .I1(inst[5]),
        .O(\imm[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEABFEABFEABF)) 
    \imm[10]_i_3 
       (.I0(\imm[30]_i_2_n_0 ),
        .I1(inst[4]),
        .I2(inst[3]),
        .I3(inst[0]),
        .I4(\codif[11]_INST_0_i_1_n_0 ),
        .I5(inst[31]),
        .O(\imm[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \imm[10]_i_4 
       (.I0(inst[2]),
        .I1(inst[25]),
        .I2(inst[4]),
        .O(\imm[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imm[11]_i_1 
       (.I0(\imm[11]_i_2_n_0 ),
        .I1(\imm[31]_i_2_n_0 ),
        .I2(\imm[11]_i_3_n_0 ),
        .I3(\imm[11]_i_4_n_0 ),
        .O(immr[11]));
  LUT6 #(
    .INIT(64'h00000000F2222222)) 
    \imm[11]_i_2 
       (.I0(inst[31]),
        .I1(inst[6]),
        .I2(\imm[19]_i_4_n_0 ),
        .I3(inst[20]),
        .I4(inst[2]),
        .I5(inst[4]),
        .O(\imm[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hA55DE5D5)) 
    \imm[11]_i_3 
       (.I0(inst[0]),
        .I1(inst[31]),
        .I2(inst[4]),
        .I3(inst[3]),
        .I4(inst[2]),
        .O(\imm[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \imm[11]_i_4 
       (.I0(\codif[7]_INST_0_i_4_n_0 ),
        .I1(inst[6]),
        .I2(inst[7]),
        .I3(\imm[19]_i_4_n_0 ),
        .I4(inst[3]),
        .I5(inst[20]),
        .O(\imm[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \imm[12]_i_1 
       (.I0(\imm[12]_i_2_n_0 ),
        .I1(\codif[7]_INST_0_i_1_n_0 ),
        .I2(\imm[13]_i_3_n_0 ),
        .I3(\codif[3]_INST_0_i_3_n_0 ),
        .I4(\codif[7]_INST_0_i_2_n_0 ),
        .O(immr[12]));
  LUT6 #(
    .INIT(64'hFFFFAAAAABAAAAAA)) 
    \imm[12]_i_2 
       (.I0(\imm[19]_i_3_n_0 ),
        .I1(inst[4]),
        .I2(inst[14]),
        .I3(inst[13]),
        .I4(inst[12]),
        .I5(inst[2]),
        .O(\imm[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \imm[13]_i_1 
       (.I0(\imm[13]_i_2_n_0 ),
        .I1(\rs1i[4]_INST_0_i_3_n_0 ),
        .I2(\imm[13]_i_3_n_0 ),
        .I3(\codif[3]_INST_0_i_3_n_0 ),
        .I4(\codif[8]_INST_0_i_5_n_0 ),
        .O(immr[13]));
  LUT6 #(
    .INIT(64'hFFFFAAAAABAAAAAA)) 
    \imm[13]_i_2 
       (.I0(\imm[19]_i_3_n_0 ),
        .I1(inst[4]),
        .I2(inst[14]),
        .I3(\codif[9]_INST_0_i_7_n_0 ),
        .I4(inst[13]),
        .I5(inst[2]),
        .O(\imm[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000100010001)) 
    \imm[13]_i_3 
       (.I0(\codif[9]_INST_0_i_6_n_0 ),
        .I1(inst[13]),
        .I2(inst[12]),
        .I3(inst[14]),
        .I4(inst[27]),
        .I5(\codif[11]_INST_0_i_1_n_0 ),
        .O(\imm[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \imm[14]_i_1 
       (.I0(\codif[10]_INST_0_i_2_n_0 ),
        .I1(\imm[14]_i_2_n_0 ),
        .I2(inst[14]),
        .I3(inst[2]),
        .I4(\imm[19]_i_3_n_0 ),
        .I5(\imm[14]_i_3_n_0 ),
        .O(immr[14]));
  LUT6 #(
    .INIT(64'hAA80FFFFAA80AA80)) 
    \imm[14]_i_2 
       (.I0(\codif[11]_INST_0_i_1_n_0 ),
        .I1(inst[30]),
        .I2(inst[25]),
        .I3(inst[28]),
        .I4(\codif[9]_INST_0_i_6_n_0 ),
        .I5(inst[2]),
        .O(\imm[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000E0000)) 
    \imm[14]_i_3 
       (.I0(inst[12]),
        .I1(inst[13]),
        .I2(inst[4]),
        .I3(inst[3]),
        .I4(inst[2]),
        .I5(\imm[25]_i_3_n_0 ),
        .O(\imm[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hAFA80000)) 
    \imm[15]_i_1 
       (.I0(inst[2]),
        .I1(inst[4]),
        .I2(\imm[19]_i_4_n_0 ),
        .I3(inst[3]),
        .I4(inst[15]),
        .O(\imm[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hAFA80000)) 
    \imm[16]_i_1 
       (.I0(inst[2]),
        .I1(inst[4]),
        .I2(\imm[19]_i_4_n_0 ),
        .I3(inst[3]),
        .I4(inst[16]),
        .O(\imm[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hAFA80000)) 
    \imm[17]_i_1 
       (.I0(inst[2]),
        .I1(inst[4]),
        .I2(\imm[19]_i_4_n_0 ),
        .I3(inst[3]),
        .I4(inst[17]),
        .O(\imm[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hAFA80000)) 
    \imm[18]_i_1 
       (.I0(inst[2]),
        .I1(inst[4]),
        .I2(\imm[19]_i_4_n_0 ),
        .I3(inst[3]),
        .I4(inst[18]),
        .O(\imm[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \imm[19]_i_1 
       (.I0(\imm[19]_i_3_n_0 ),
        .I1(\imm[31]_i_2_n_0 ),
        .O(\imm[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFA80000)) 
    \imm[19]_i_2 
       (.I0(inst[2]),
        .I1(inst[4]),
        .I2(\imm[19]_i_4_n_0 ),
        .I3(inst[3]),
        .I4(inst[19]),
        .O(\imm[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9797878797FF8787)) 
    \imm[19]_i_3 
       (.I0(inst[4]),
        .I1(inst[3]),
        .I2(inst[0]),
        .I3(inst[6]),
        .I4(inst[31]),
        .I5(inst[2]),
        .O(\imm[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \imm[19]_i_4 
       (.I0(inst[13]),
        .I1(inst[12]),
        .I2(inst[14]),
        .O(\imm[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \imm[1]_i_1 
       (.I0(\rs1i[4]_INST_0_i_1_n_0 ),
        .I1(\imm[4]_i_2_n_0 ),
        .I2(inst[21]),
        .I3(\imm[4]_i_3_n_0 ),
        .I4(inst[8]),
        .O(immr[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \imm[20]_i_1 
       (.I0(inst[20]),
        .I1(inst[4]),
        .I2(inst[2]),
        .O(\imm[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \imm[21]_i_1 
       (.I0(inst[21]),
        .I1(inst[4]),
        .I2(inst[2]),
        .O(\imm[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \imm[22]_i_1 
       (.I0(inst[22]),
        .I1(inst[4]),
        .I2(inst[2]),
        .O(\imm[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \imm[23]_i_1 
       (.I0(inst[23]),
        .I1(inst[4]),
        .I2(inst[2]),
        .O(\imm[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \imm[24]_i_1 
       (.I0(\imm[29]_i_3_n_0 ),
        .I1(\imm[31]_i_2_n_0 ),
        .O(\imm[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \imm[24]_i_2 
       (.I0(inst[24]),
        .I1(inst[4]),
        .I2(inst[2]),
        .O(\imm[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    \imm[25]_i_1 
       (.I0(\codif[10]_INST_0_i_2_n_0 ),
        .I1(\imm[25]_i_2_n_0 ),
        .I2(inst[25]),
        .I3(\imm[30]_i_3_n_0 ),
        .I4(\imm[30]_i_2_n_0 ),
        .I5(\imm[25]_i_3_n_0 ),
        .O(immr[25]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \imm[25]_i_2 
       (.I0(inst[2]),
        .I1(inst[4]),
        .O(\imm[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \imm[25]_i_3 
       (.I0(\codif[8]_INST_0_i_7_n_0 ),
        .I1(inst[14]),
        .I2(inst[25]),
        .I3(\codif[11]_INST_0_i_1_n_0 ),
        .I4(inst[26]),
        .I5(\codif[10]_INST_0_i_4_n_0 ),
        .O(\imm[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \imm[26]_i_1 
       (.I0(\imm[26]_i_2_n_0 ),
        .I1(\rs1i[4]_INST_0_i_2_n_0 ),
        .I2(\codif[10]_INST_0_i_2_n_0 ),
        .I3(\imm[29]_i_3_n_0 ),
        .I4(\imm[29]_i_2_n_0 ),
        .I5(inst[26]),
        .O(immr[26]));
  LUT6 #(
    .INIT(64'hAAAAAAEA00000000)) 
    \imm[26]_i_2 
       (.I0(\codif[3]_INST_0_i_7_n_0 ),
        .I1(inst[6]),
        .I2(inst[4]),
        .I3(inst[13]),
        .I4(inst[12]),
        .I5(inst[14]),
        .O(\imm[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \imm[27]_i_1 
       (.I0(\rs1i[4]_INST_0_i_3_n_0 ),
        .I1(inst[27]),
        .I2(\imm[29]_i_2_n_0 ),
        .I3(\imm[29]_i_3_n_0 ),
        .I4(\imm[29]_i_4_n_0 ),
        .I5(\imm[27]_i_2_n_0 ),
        .O(immr[27]));
  LUT6 #(
    .INIT(64'hC07FC07FF37FC07F)) 
    \imm[27]_i_2 
       (.I0(\imm[19]_i_4_n_0 ),
        .I1(inst[4]),
        .I2(inst[3]),
        .I3(inst[1]),
        .I4(\codif[2]_INST_0_i_1_n_0 ),
        .I5(inst[2]),
        .O(\imm[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \imm[28]_i_1 
       (.I0(\codif[11]_INST_0_i_4_n_0 ),
        .I1(\codif[11]_INST_0_i_1_n_0 ),
        .I2(inst[25]),
        .I3(inst[30]),
        .I4(\codif[11]_INST_0_i_2_n_0 ),
        .I5(\imm[28]_i_2_n_0 ),
        .O(immr[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA000800)) 
    \imm[28]_i_2 
       (.I0(inst[28]),
        .I1(inst[5]),
        .I2(inst[6]),
        .I3(inst[4]),
        .I4(inst[2]),
        .I5(\imm[29]_i_3_n_0 ),
        .O(\imm[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \imm[29]_i_1 
       (.I0(\rs1i[4]_INST_0_i_4_n_0 ),
        .I1(inst[29]),
        .I2(\imm[29]_i_2_n_0 ),
        .I3(\imm[29]_i_3_n_0 ),
        .I4(\imm[29]_i_4_n_0 ),
        .I5(\imm[29]_i_5_n_0 ),
        .O(immr[29]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hF020)) 
    \imm[29]_i_2 
       (.I0(inst[5]),
        .I1(inst[6]),
        .I2(inst[4]),
        .I3(inst[2]),
        .O(\imm[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD7D78787D7FF8787)) 
    \imm[29]_i_3 
       (.I0(inst[4]),
        .I1(inst[3]),
        .I2(inst[0]),
        .I3(inst[6]),
        .I4(inst[31]),
        .I5(inst[2]),
        .O(\imm[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEAAAA)) 
    \imm[29]_i_4 
       (.I0(\codif[11]_INST_0_i_2_n_0 ),
        .I1(inst[28]),
        .I2(inst[25]),
        .I3(inst[30]),
        .I4(\codif[11]_INST_0_i_1_n_0 ),
        .I5(\codif[3]_INST_0_i_3_n_0 ),
        .O(\imm[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551000)) 
    \imm[29]_i_5 
       (.I0(inst[5]),
        .I1(inst[4]),
        .I2(inst[13]),
        .I3(inst[14]),
        .I4(inst[6]),
        .I5(\rs1i[4]_INST_0_i_5_n_0 ),
        .O(\imm[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \imm[2]_i_1 
       (.I0(\rs1i[4]_INST_0_i_1_n_0 ),
        .I1(\imm[4]_i_2_n_0 ),
        .I2(inst[22]),
        .I3(\imm[4]_i_3_n_0 ),
        .I4(inst[9]),
        .O(immr[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \imm[30]_i_1 
       (.I0(\imm[30]_i_2_n_0 ),
        .I1(inst[2]),
        .I2(inst[4]),
        .I3(inst[30]),
        .I4(\imm[30]_i_3_n_0 ),
        .I5(\codif[11]_INST_0_i_4_n_0 ),
        .O(immr[30]));
  LUT6 #(
    .INIT(64'hFFFFA008A008A008)) 
    \imm[30]_i_2 
       (.I0(inst[2]),
        .I1(\imm[19]_i_4_n_0 ),
        .I2(inst[4]),
        .I3(inst[3]),
        .I4(inst[28]),
        .I5(\codif[11]_INST_0_i_1_n_0 ),
        .O(\imm[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
    \imm[30]_i_3 
       (.I0(inst[25]),
        .I1(inst[30]),
        .I2(inst[6]),
        .I3(inst[5]),
        .I4(inst[4]),
        .I5(\imm[29]_i_3_n_0 ),
        .O(\imm[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD7FF8787)) 
    \imm[31]_i_1 
       (.I0(inst[4]),
        .I1(inst[3]),
        .I2(inst[0]),
        .I3(inst[6]),
        .I4(inst[31]),
        .I5(\imm[31]_i_2_n_0 ),
        .O(immr[31]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \imm[31]_i_2 
       (.I0(\codif[3]_INST_0_i_3_n_0 ),
        .I1(\rs1i[4]_INST_0_i_4_n_0 ),
        .I2(\rs1i[4]_INST_0_i_3_n_0 ),
        .I3(\rs1i[4]_INST_0_i_2_n_0 ),
        .O(\imm[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \imm[3]_i_1 
       (.I0(\rs1i[4]_INST_0_i_1_n_0 ),
        .I1(\imm[4]_i_2_n_0 ),
        .I2(inst[23]),
        .I3(\imm[4]_i_3_n_0 ),
        .I4(inst[10]),
        .O(immr[3]));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \imm[4]_i_1 
       (.I0(\rs1i[4]_INST_0_i_1_n_0 ),
        .I1(\imm[4]_i_2_n_0 ),
        .I2(inst[24]),
        .I3(\imm[4]_i_3_n_0 ),
        .I4(inst[11]),
        .O(immr[4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hD8DF)) 
    \imm[4]_i_2 
       (.I0(inst[4]),
        .I1(inst[6]),
        .I2(inst[2]),
        .I3(inst[5]),
        .O(\imm[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \imm[4]_i_3 
       (.I0(inst[4]),
        .I1(inst[2]),
        .I2(inst[5]),
        .O(\imm[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \imm[5]_i_1 
       (.I0(\codif[10]_INST_0_i_2_n_0 ),
        .I1(\imm[5]_i_2_n_0 ),
        .I2(\codif[10]_INST_0_i_1_n_0 ),
        .O(immr[5]));
  LUT6 #(
    .INIT(64'hBFBF0000BFBB0000)) 
    \imm[5]_i_2 
       (.I0(\imm[5]_i_3_n_0 ),
        .I1(inst[4]),
        .I2(inst[2]),
        .I3(inst[14]),
        .I4(inst[25]),
        .I5(inst[30]),
        .O(\imm[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \imm[5]_i_3 
       (.I0(inst[5]),
        .I1(inst[2]),
        .I2(inst[6]),
        .O(\imm[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \imm[6]_i_1 
       (.I0(\imm[26]_i_2_n_0 ),
        .I1(\rs1i[4]_INST_0_i_2_n_0 ),
        .I2(\codif[10]_INST_0_i_2_n_0 ),
        .I3(\codif[11]_INST_0_i_3_n_0 ),
        .I4(\imm[25]_i_2_n_0 ),
        .I5(inst[26]),
        .O(immr[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \imm[7]_i_1 
       (.I0(\imm[25]_i_2_n_0 ),
        .I1(inst[27]),
        .I2(\rs1i[4]_INST_0_i_3_n_0 ),
        .I3(\codif[11]_INST_0_i_3_n_0 ),
        .I4(\imm[29]_i_4_n_0 ),
        .I5(\imm[27]_i_2_n_0 ),
        .O(immr[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \imm[8]_i_1 
       (.I0(\codif[11]_INST_0_i_4_n_0 ),
        .I1(\codif[11]_INST_0_i_1_n_0 ),
        .I2(inst[25]),
        .I3(inst[30]),
        .I4(\codif[11]_INST_0_i_2_n_0 ),
        .I5(\imm[8]_i_2_n_0 ),
        .O(immr[8]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \imm[8]_i_2 
       (.I0(inst[28]),
        .I1(inst[2]),
        .I2(inst[4]),
        .I3(\codif[11]_INST_0_i_3_n_0 ),
        .O(\imm[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \imm[9]_i_1 
       (.I0(\imm[25]_i_2_n_0 ),
        .I1(inst[29]),
        .I2(\imm[29]_i_5_n_0 ),
        .I3(\codif[11]_INST_0_i_3_n_0 ),
        .I4(\imm[29]_i_4_n_0 ),
        .I5(\rs1i[4]_INST_0_i_4_n_0 ),
        .O(immr[9]));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[0]),
        .Q(imm[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[10]),
        .Q(imm[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[11]),
        .Q(imm[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[12]),
        .Q(imm[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[13]),
        .Q(imm[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[14]),
        .Q(imm[14]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \imm_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\imm[15]_i_1_n_0 ),
        .Q(imm[15]),
        .S(\imm[19]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \imm_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\imm[16]_i_1_n_0 ),
        .Q(imm[16]),
        .S(\imm[19]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \imm_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\imm[17]_i_1_n_0 ),
        .Q(imm[17]),
        .S(\imm[19]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \imm_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\imm[18]_i_1_n_0 ),
        .Q(imm[18]),
        .S(\imm[19]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \imm_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\imm[19]_i_2_n_0 ),
        .Q(imm[19]),
        .S(\imm[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[1]),
        .Q(imm[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \imm_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\imm[20]_i_1_n_0 ),
        .Q(imm[20]),
        .S(\imm[24]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \imm_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\imm[21]_i_1_n_0 ),
        .Q(imm[21]),
        .S(\imm[24]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \imm_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\imm[22]_i_1_n_0 ),
        .Q(imm[22]),
        .S(\imm[24]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \imm_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\imm[23]_i_1_n_0 ),
        .Q(imm[23]),
        .S(\imm[24]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \imm_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\imm[24]_i_2_n_0 ),
        .Q(imm[24]),
        .S(\imm[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[25]),
        .Q(imm[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[26]),
        .Q(imm[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[27]),
        .Q(imm[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[28]),
        .Q(imm[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[29]),
        .Q(imm[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[2]),
        .Q(imm[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[30]),
        .Q(imm[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[31]),
        .Q(imm[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[3]),
        .Q(imm[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[4]),
        .Q(imm[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[5]),
        .Q(imm[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[6]),
        .Q(imm[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[7]),
        .Q(imm[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[8]),
        .Q(imm[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \imm_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(immr[9]),
        .Q(imm[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hFFFFA8AA)) 
    \rdi[0]_INST_0 
       (.I0(inst[7]),
        .I1(inst[4]),
        .I2(inst[2]),
        .I3(inst[5]),
        .I4(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rdi[0]));
  LUT5 #(
    .INIT(32'hFFFFA8AA)) 
    \rdi[1]_INST_0 
       (.I0(inst[8]),
        .I1(inst[4]),
        .I2(inst[2]),
        .I3(inst[5]),
        .I4(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rdi[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hFFFFA8AA)) 
    \rdi[2]_INST_0 
       (.I0(inst[9]),
        .I1(inst[4]),
        .I2(inst[2]),
        .I3(inst[5]),
        .I4(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rdi[2]));
  LUT5 #(
    .INIT(32'hFFFFA8AA)) 
    \rdi[3]_INST_0 
       (.I0(inst[10]),
        .I1(inst[4]),
        .I2(inst[2]),
        .I3(inst[5]),
        .I4(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rdi[3]));
  LUT5 #(
    .INIT(32'hFFFFA8AA)) 
    \rdi[4]_INST_0 
       (.I0(inst[11]),
        .I1(inst[4]),
        .I2(inst[2]),
        .I3(inst[5]),
        .I4(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rdi[4]));
  LUT5 #(
    .INIT(32'hFFFF02AA)) 
    \rs1i[0]_INST_0 
       (.I0(inst[15]),
        .I1(inst[4]),
        .I2(inst[3]),
        .I3(inst[2]),
        .I4(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rs1i[0]));
  LUT5 #(
    .INIT(32'hFFFF02AA)) 
    \rs1i[1]_INST_0 
       (.I0(inst[16]),
        .I1(inst[4]),
        .I2(inst[3]),
        .I3(inst[2]),
        .I4(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rs1i[1]));
  LUT5 #(
    .INIT(32'hFFFF02AA)) 
    \rs1i[2]_INST_0 
       (.I0(inst[17]),
        .I1(inst[4]),
        .I2(inst[3]),
        .I3(inst[2]),
        .I4(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rs1i[2]));
  LUT5 #(
    .INIT(32'hFFFF02AA)) 
    \rs1i[3]_INST_0 
       (.I0(inst[18]),
        .I1(inst[4]),
        .I2(inst[3]),
        .I3(inst[2]),
        .I4(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rs1i[3]));
  LUT5 #(
    .INIT(32'hFFFF02AA)) 
    \rs1i[4]_INST_0 
       (.I0(inst[19]),
        .I1(inst[4]),
        .I2(inst[3]),
        .I3(inst[2]),
        .I4(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rs1i[4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rs1i[4]_INST_0_i_1 
       (.I0(\rs1i[4]_INST_0_i_2_n_0 ),
        .I1(\rs1i[4]_INST_0_i_3_n_0 ),
        .I2(\rs1i[4]_INST_0_i_4_n_0 ),
        .I3(\codif[3]_INST_0_i_3_n_0 ),
        .I4(\codif[11]_INST_0_i_3_n_0 ),
        .O(\rs1i[4]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hFFFFAA80)) 
    \rs1i[4]_INST_0_i_2 
       (.I0(\codif[11]_INST_0_i_1_n_0 ),
        .I1(inst[30]),
        .I2(inst[25]),
        .I3(inst[28]),
        .I4(\codif[11]_INST_0_i_2_n_0 ),
        .O(\rs1i[4]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \rs1i[4]_INST_0_i_3 
       (.I0(\codif[11]_INST_0_i_1_n_0 ),
        .I1(inst[29]),
        .I2(\codif[2]_INST_0_i_2_n_0 ),
        .I3(\rs1i[4]_INST_0_i_5_n_0 ),
        .O(\rs1i[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8FFF8FFFFFFF8)) 
    \rs1i[4]_INST_0_i_4 
       (.I0(\codif[11]_INST_0_i_1_n_0 ),
        .I1(inst[27]),
        .I2(\rs1i[4]_INST_0_i_6_n_0 ),
        .I3(\rs1i[4]_INST_0_i_7_n_0 ),
        .I4(\codif[2]_INST_0_i_1_n_0 ),
        .I5(\codif[7]_INST_0_i_4_n_0 ),
        .O(\rs1i[4]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hF8228822)) 
    \rs1i[4]_INST_0_i_5 
       (.I0(inst[2]),
        .I1(inst[6]),
        .I2(inst[3]),
        .I3(inst[4]),
        .I4(inst[5]),
        .O(\rs1i[4]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \rs1i[4]_INST_0_i_6 
       (.I0(inst[14]),
        .I1(inst[12]),
        .I2(inst[13]),
        .I3(inst[4]),
        .I4(inst[3]),
        .O(\rs1i[4]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \rs1i[4]_INST_0_i_7 
       (.I0(inst[4]),
        .I1(inst[3]),
        .I2(inst[1]),
        .O(\rs1i[4]_INST_0_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \rs2i[0]_INST_0 
       (.I0(inst[20]),
        .I1(\rs2i[4]_INST_0_i_1_n_0 ),
        .I2(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rs2i[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \rs2i[1]_INST_0 
       (.I0(inst[21]),
        .I1(\rs2i[4]_INST_0_i_1_n_0 ),
        .I2(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rs2i[1]));
  LUT3 #(
    .INIT(8'hF8)) 
    \rs2i[2]_INST_0 
       (.I0(inst[22]),
        .I1(\rs2i[4]_INST_0_i_1_n_0 ),
        .I2(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rs2i[2]));
  LUT3 #(
    .INIT(8'hF8)) 
    \rs2i[3]_INST_0 
       (.I0(inst[23]),
        .I1(\rs2i[4]_INST_0_i_1_n_0 ),
        .I2(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rs2i[3]));
  LUT3 #(
    .INIT(8'hF8)) 
    \rs2i[4]_INST_0 
       (.I0(inst[24]),
        .I1(\rs2i[4]_INST_0_i_1_n_0 ),
        .I2(\rs1i[4]_INST_0_i_1_n_0 ),
        .O(rs2i[4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hAABA00F0)) 
    \rs2i[4]_INST_0_i_1 
       (.I0(inst[3]),
        .I1(inst[6]),
        .I2(inst[5]),
        .I3(inst[2]),
        .I4(inst[4]),
        .O(\rs2i[4]_INST_0_i_1_n_0 ));
endmodule

(* S0_fetch = "0" *) (* S1_decode = "1" *) (* S2_exec = "2" *) 
(* S3_memory = "3" *) (* S4_trap = "4" *) (* SW0_fetch_wait = "5" *) 
(* SW3_mem_wait = "6" *) 
module FSM
   (clk,
    reset,
    codif,
    busy_mem,
    done_mem,
    aligned_mem,
    done_exec,
    is_exec,
    W_R_mem,
    wordsize_mem,
    sign_mem,
    en_mem,
    enable_exec,
    enable_exec_mem,
    trap,
    enable_pc);
  input clk;
  input reset;
  input [11:0]codif;
  input busy_mem;
  input done_mem;
  input aligned_mem;
  input done_exec;
  input is_exec;
  output [1:0]W_R_mem;
  output [1:0]wordsize_mem;
  output sign_mem;
  output en_mem;
  output enable_exec;
  output enable_exec_mem;
  output trap;
  output enable_pc;

  wire \<const0> ;
  wire [1:0]W_R_mem;
  wire \W_R_mem[0]_i_1_n_0 ;
  wire \W_R_mem[1]_i_1_n_0 ;
  wire \W_R_mem[1]_i_2_n_0 ;
  wire \W_R_mem[1]_i_3_n_0 ;
  wire aligned_mem;
  wire clk;
  wire [11:0]codif;
  wire done_exec;
  wire done_mem;
  wire en_mem;
  wire en_mem_i_1_n_0;
  wire enable_exec;
  wire enable_exec_mem;
  wire enable_exec_mem4_out;
  wire enable_exec_mem_i_1_n_0;
  wire enable_pc;
  wire enable_pc_aux;
  wire enable_pc_fsm_i_1_n_0;
  wire enable_pc_fsm_i_2_n_0;
  wire enable_pc_fsm_i_3_n_0;
  wire enable_pc_fsm_i_4_n_0;
  wire enable_pc_fsm_i_5_n_0;
  wire enable_pc_fsm_i_6_n_0;
  wire reset;
  wire sign_mem;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire \state_reg_n_0_[2] ;
  wire trap;
  wire trap_i_1_n_0;

  assign wordsize_mem[1] = \<const0> ;
  assign wordsize_mem[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'h0103FFFF01030000)) 
    \W_R_mem[0]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(en_mem),
        .I2(\state_reg_n_0_[2] ),
        .I3(codif[5]),
        .I4(\W_R_mem[1]_i_3_n_0 ),
        .I5(W_R_mem[0]),
        .O(\W_R_mem[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \W_R_mem[1]_i_1 
       (.I0(reset),
        .O(\W_R_mem[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \W_R_mem[1]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(en_mem),
        .I3(\W_R_mem[1]_i_3_n_0 ),
        .I4(W_R_mem[1]),
        .O(\W_R_mem[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3C00C34100000000)) 
    \W_R_mem[1]_i_3 
       (.I0(en_mem),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(done_mem),
        .I4(\state_reg_n_0_[2] ),
        .I5(aligned_mem),
        .O(\W_R_mem[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \W_R_mem_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\W_R_mem[0]_i_1_n_0 ),
        .Q(W_R_mem[0]),
        .R(\W_R_mem[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \W_R_mem_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\W_R_mem[1]_i_2_n_0 ),
        .Q(W_R_mem[1]),
        .R(\W_R_mem[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9F66FFFF00990000)) 
    en_mem_i_1
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(done_mem),
        .I3(\state_reg_n_0_[2] ),
        .I4(aligned_mem),
        .I5(en_mem),
        .O(en_mem_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    en_mem_reg
       (.C(clk),
        .CE(1'b1),
        .D(en_mem_i_1_n_0),
        .Q(en_mem),
        .R(\W_R_mem[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    enable_exec_mem_i_1
       (.I0(en_mem),
        .I1(codif[5]),
        .I2(\state_reg_n_0_[2] ),
        .I3(enable_exec_mem4_out),
        .I4(enable_exec_mem),
        .O(enable_exec_mem_i_1_n_0));
  LUT6 #(
    .INIT(64'h00C40000C0000000)) 
    enable_exec_mem_i_2
       (.I0(en_mem),
        .I1(aligned_mem),
        .I2(done_mem),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[0] ),
        .O(enable_exec_mem4_out));
  FDRE #(
    .INIT(1'b0)) 
    enable_exec_mem_reg
       (.C(clk),
        .CE(1'b1),
        .D(enable_exec_mem_i_1_n_0),
        .Q(enable_exec_mem),
        .R(\W_R_mem[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    enable_pc_INST_0
       (.I0(enable_exec),
        .I1(enable_pc_aux),
        .O(enable_pc));
  FDRE #(
    .INIT(1'b0)) 
    enable_pc_aux_reg
       (.C(clk),
        .CE(1'b1),
        .D(enable_exec),
        .Q(enable_pc_aux),
        .R(\W_R_mem[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5777777754444444)) 
    enable_pc_fsm_i_1
       (.I0(\state_reg_n_0_[1] ),
        .I1(enable_pc_fsm_i_2_n_0),
        .I2(enable_pc_fsm_i_3_n_0),
        .I3(aligned_mem),
        .I4(enable_pc_fsm_i_4_n_0),
        .I5(enable_exec),
        .O(enable_pc_fsm_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040004000400000)) 
    enable_pc_fsm_i_2
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(aligned_mem),
        .I3(\state_reg_n_0_[0] ),
        .I4(done_exec),
        .I5(enable_pc_fsm_i_5_n_0),
        .O(enable_pc_fsm_i_2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    enable_pc_fsm_i_3
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .O(enable_pc_fsm_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    enable_pc_fsm_i_4
       (.I0(codif[4]),
        .I1(codif[5]),
        .I2(codif[7]),
        .I3(codif[6]),
        .I4(codif[1]),
        .I5(enable_pc_fsm_i_6_n_0),
        .O(enable_pc_fsm_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    enable_pc_fsm_i_5
       (.I0(codif[4]),
        .I1(codif[6]),
        .I2(codif[2]),
        .I3(codif[3]),
        .I4(codif[1]),
        .O(enable_pc_fsm_i_5_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    enable_pc_fsm_i_6
       (.I0(codif[3]),
        .I1(codif[2]),
        .I2(codif[10]),
        .I3(codif[11]),
        .I4(codif[9]),
        .I5(codif[8]),
        .O(enable_pc_fsm_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    enable_pc_fsm_reg
       (.C(clk),
        .CE(1'b1),
        .D(enable_pc_fsm_i_1_n_0),
        .Q(enable_exec),
        .R(\W_R_mem[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    sign_mem_INST_0
       (.I0(codif[9]),
        .O(sign_mem));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \state[0]_i_1 
       (.I0(\state[0]_i_2_n_0 ),
        .I1(aligned_mem),
        .I2(reset),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F00FFFF008F0000)) 
    \state[0]_i_2 
       (.I0(codif[1]),
        .I1(\state[0]_i_3_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state[2]_i_3_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \state[0]_i_3 
       (.I0(codif[3]),
        .I1(codif[2]),
        .I2(codif[6]),
        .I3(codif[4]),
        .O(\state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE2E2E2)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state[1]_i_2_n_0 ),
        .I3(enable_pc_fsm_i_4_n_0),
        .I4(enable_pc_fsm_i_3_n_0),
        .I5(\state[1]_i_3_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000B0000FFFB0000)) 
    \state[1]_i_2 
       (.I0(enable_pc_fsm_i_5_n_0),
        .I1(done_exec),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(done_mem),
        .O(\state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[1]_i_3 
       (.I0(reset),
        .I1(aligned_mem),
        .O(\state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFFFFFAE00FFFF)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(enable_pc_fsm_i_3_n_0),
        .I2(enable_pc_fsm_i_4_n_0),
        .I3(\state[2]_i_3_n_0 ),
        .I4(aligned_mem),
        .I5(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h5431)) 
    \state[2]_i_2 
       (.I0(done_mem),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[1] ),
        .O(\state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h0CAFFFFA)) 
    \state[2]_i_3 
       (.I0(en_mem),
        .I1(done_mem),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\state[2]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[2]_i_1_n_0 ),
        .Q(\state_reg_n_0_[2] ),
        .R(\W_R_mem[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h04FF)) 
    trap_i_1
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(aligned_mem),
        .O(trap_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    trap_reg
       (.C(clk),
        .CE(trap_i_1_n_0),
        .D(1'b1),
        .Q(trap),
        .R(\W_R_mem[1]_i_1_n_0 ));
endmodule

(* BITS_BOOTH = "16" *) (* COUNT_BIT = "5" *) 
module FSM_Booth
   (clk,
    reset,
    Enable,
    cont,
    OutFSM);
  input clk;
  input reset;
  input Enable;
  input [4:0]cont;
  output [2:0]OutFSM;

  wire Enable;
  wire [2:0]OutFSM;
  wire clk;
  wire [4:0]cont;
  wire reset;
  wire [1:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \OutFSM[0]_INST_0 
       (.I0(state[1]),
        .I1(state[0]),
        .O(OutFSM[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \OutFSM[1]_INST_0 
       (.I0(state[0]),
        .I1(state[1]),
        .O(OutFSM[1]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \OutFSM[2]_INST_0 
       (.I0(state[0]),
        .I1(state[1]),
        .O(OutFSM[2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h88E20000)) 
    \state[0]_i_1 
       (.I0(Enable),
        .I1(state[1]),
        .I2(\state[0]_i_2_n_0 ),
        .I3(state[0]),
        .I4(reset),
        .O(\state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \state[0]_i_2 
       (.I0(cont[4]),
        .I1(cont[2]),
        .I2(cont[1]),
        .I3(cont[3]),
        .I4(cont[0]),
        .O(\state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hE600)) 
    \state[1]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Enable),
        .I3(reset),
        .O(\state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(1'b0));
endmodule

(* BITS_BOOTH = "16" *) (* COUNT_BIT = "5" *) (* ORIG_REF_NAME = "FSM_Booth" *) 
module FSM_Booth__1
   (clk,
    reset,
    Enable,
    cont,
    OutFSM);
  input clk;
  input reset;
  input Enable;
  input [4:0]cont;
  output [2:0]OutFSM;

  wire Enable;
  wire [2:0]OutFSM;
  wire clk;
  wire [4:0]cont;
  wire reset;
  wire [1:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \OutFSM[0]_INST_0 
       (.I0(state[1]),
        .I1(state[0]),
        .O(OutFSM[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \OutFSM[1]_INST_0 
       (.I0(state[0]),
        .I1(state[1]),
        .O(OutFSM[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \OutFSM[2]_INST_0 
       (.I0(state[0]),
        .I1(state[1]),
        .O(OutFSM[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h88E20000)) 
    \state[0]_i_1 
       (.I0(Enable),
        .I1(state[1]),
        .I2(\state[0]_i_2_n_0 ),
        .I3(state[0]),
        .I4(reset),
        .O(\state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \state[0]_i_2 
       (.I0(cont[4]),
        .I1(cont[2]),
        .I2(cont[1]),
        .I3(cont[3]),
        .I4(cont[0]),
        .O(\state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hE600)) 
    \state[1]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Enable),
        .I3(reset),
        .O(\state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(1'b0));
endmodule

(* BITS_BOOTH = "17" *) (* COUNT_BIT = "5" *) (* ORIG_REF_NAME = "FSM_Booth" *) 
module FSM_Booth__parameterized0
   (clk,
    reset,
    Enable,
    cont,
    OutFSM);
  input clk;
  input reset;
  input Enable;
  input [4:0]cont;
  output [2:0]OutFSM;

  wire Enable;
  wire [2:0]OutFSM;
  wire clk;
  wire [4:0]cont;
  wire reset;
  wire [1:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \OutFSM[0]_INST_0 
       (.I0(state[1]),
        .I1(state[0]),
        .O(OutFSM[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \OutFSM[1]_INST_0 
       (.I0(state[0]),
        .I1(state[1]),
        .O(OutFSM[1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \OutFSM[2]_INST_0 
       (.I0(state[0]),
        .I1(state[1]),
        .O(OutFSM[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h88E20000)) 
    \state[0]_i_1 
       (.I0(Enable),
        .I1(state[1]),
        .I2(\state[0]_i_2_n_0 ),
        .I3(state[0]),
        .I4(reset),
        .O(\state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \state[0]_i_2 
       (.I0(cont[0]),
        .I1(cont[2]),
        .I2(cont[4]),
        .I3(cont[3]),
        .I4(cont[1]),
        .O(\state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hE600)) 
    \state[1]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Enable),
        .I3(reset),
        .O(\state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(1'b0));
endmodule

module IRQ
   (rst,
    clk,
    savepc,
    en,
    instr,
    rs1,
    rs2,
    inirr,
    pc,
    imm,
    rd,
    addrm,
    outirr,
    pc_irq,
    pc_c,
    flag,
    enz_0,
    enz_1,
    enz_2,
    enz_3,
    enz_4,
    enz_5,
    enz_6,
    enz_7,
    enz_8,
    enz_9,
    enz_10,
    enz_11,
    enz_12,
    enz_13,
    enz_14,
    enz_15,
    enz_16,
    enz_17,
    enz_18,
    enz_19,
    enz_20,
    enz_21,
    enz_22,
    enz_23,
    enz_24,
    enz_25,
    enz_26,
    enz_27,
    enz_28,
    enz_29,
    enz_30,
    enz_31);
  input rst;
  input clk;
  input savepc;
  input en;
  input [11:0]instr;
  input [31:0]rs1;
  input [31:0]rs2;
  input [31:0]inirr;
  input [31:0]pc;
  input [31:0]imm;
  output [31:0]rd;
  output [31:0]addrm;
  output [31:0]outirr;
  output [31:0]pc_irq;
  output [31:0]pc_c;
  output flag;
  output enz_0;
  output enz_1;
  output enz_2;
  output enz_3;
  output enz_4;
  output enz_5;
  output enz_6;
  output enz_7;
  output enz_8;
  output enz_9;
  output enz_10;
  output enz_11;
  output enz_12;
  output enz_13;
  output enz_14;
  output enz_15;
  output enz_16;
  output enz_17;
  output enz_18;
  output enz_19;
  output enz_20;
  output enz_21;
  output enz_22;
  output enz_23;
  output enz_24;
  output enz_25;
  output enz_26;
  output enz_27;
  output enz_28;
  output enz_29;
  output enz_30;
  output enz_31;

  wire \<const0> ;
  wire [31:0]rd;

  assign addrm[31] = \<const0> ;
  assign addrm[30] = \<const0> ;
  assign addrm[29] = \<const0> ;
  assign addrm[28] = \<const0> ;
  assign addrm[27] = \<const0> ;
  assign addrm[26] = \<const0> ;
  assign addrm[25] = \<const0> ;
  assign addrm[24] = \<const0> ;
  assign addrm[23] = \<const0> ;
  assign addrm[22] = \<const0> ;
  assign addrm[21] = \<const0> ;
  assign addrm[20] = \<const0> ;
  assign addrm[19] = \<const0> ;
  assign addrm[18] = \<const0> ;
  assign addrm[17] = \<const0> ;
  assign addrm[16] = \<const0> ;
  assign addrm[15] = \<const0> ;
  assign addrm[14] = \<const0> ;
  assign addrm[13] = \<const0> ;
  assign addrm[12] = \<const0> ;
  assign addrm[11] = \<const0> ;
  assign addrm[10] = \<const0> ;
  assign addrm[9] = \<const0> ;
  assign addrm[8] = \<const0> ;
  assign addrm[7] = \<const0> ;
  assign addrm[6] = \<const0> ;
  assign addrm[5] = \<const0> ;
  assign addrm[4] = \<const0> ;
  assign addrm[3] = \<const0> ;
  assign addrm[2] = \<const0> ;
  assign addrm[1] = \<const0> ;
  assign addrm[0] = \<const0> ;
  assign enz_0 = \<const0> ;
  assign enz_1 = \<const0> ;
  assign enz_10 = \<const0> ;
  assign enz_11 = \<const0> ;
  assign enz_12 = \<const0> ;
  assign enz_13 = \<const0> ;
  assign enz_14 = \<const0> ;
  assign enz_15 = \<const0> ;
  assign enz_16 = \<const0> ;
  assign enz_17 = \<const0> ;
  assign enz_18 = \<const0> ;
  assign enz_19 = \<const0> ;
  assign enz_2 = \<const0> ;
  assign enz_20 = \<const0> ;
  assign enz_21 = \<const0> ;
  assign enz_22 = \<const0> ;
  assign enz_23 = \<const0> ;
  assign enz_24 = \<const0> ;
  assign enz_25 = \<const0> ;
  assign enz_26 = \<const0> ;
  assign enz_27 = \<const0> ;
  assign enz_28 = \<const0> ;
  assign enz_29 = \<const0> ;
  assign enz_3 = \<const0> ;
  assign enz_30 = \<const0> ;
  assign enz_31 = \<const0> ;
  assign enz_4 = \<const0> ;
  assign enz_5 = \<const0> ;
  assign enz_6 = \<const0> ;
  assign enz_7 = \<const0> ;
  assign enz_8 = \<const0> ;
  assign enz_9 = \<const0> ;
  assign flag = \<const0> ;
  assign outirr[31] = \<const0> ;
  assign outirr[30] = \<const0> ;
  assign outirr[29] = \<const0> ;
  assign outirr[28] = \<const0> ;
  assign outirr[27] = \<const0> ;
  assign outirr[26] = \<const0> ;
  assign outirr[25] = \<const0> ;
  assign outirr[24] = \<const0> ;
  assign outirr[23] = \<const0> ;
  assign outirr[22] = \<const0> ;
  assign outirr[21] = \<const0> ;
  assign outirr[20] = \<const0> ;
  assign outirr[19] = \<const0> ;
  assign outirr[18] = \<const0> ;
  assign outirr[17] = \<const0> ;
  assign outirr[16] = \<const0> ;
  assign outirr[15] = \<const0> ;
  assign outirr[14] = \<const0> ;
  assign outirr[13] = \<const0> ;
  assign outirr[12] = \<const0> ;
  assign outirr[11] = \<const0> ;
  assign outirr[10] = \<const0> ;
  assign outirr[9] = \<const0> ;
  assign outirr[8] = \<const0> ;
  assign outirr[7] = \<const0> ;
  assign outirr[6] = \<const0> ;
  assign outirr[5] = \<const0> ;
  assign outirr[4] = \<const0> ;
  assign outirr[3] = \<const0> ;
  assign outirr[2] = \<const0> ;
  assign outirr[1] = \<const0> ;
  assign outirr[0] = \<const0> ;
  assign pc_c[31] = \<const0> ;
  assign pc_c[30] = \<const0> ;
  assign pc_c[29] = \<const0> ;
  assign pc_c[28] = \<const0> ;
  assign pc_c[27] = \<const0> ;
  assign pc_c[26] = \<const0> ;
  assign pc_c[25] = \<const0> ;
  assign pc_c[24] = \<const0> ;
  assign pc_c[23] = \<const0> ;
  assign pc_c[22] = \<const0> ;
  assign pc_c[21] = \<const0> ;
  assign pc_c[20] = \<const0> ;
  assign pc_c[19] = \<const0> ;
  assign pc_c[18] = \<const0> ;
  assign pc_c[17] = \<const0> ;
  assign pc_c[16] = \<const0> ;
  assign pc_c[15] = \<const0> ;
  assign pc_c[14] = \<const0> ;
  assign pc_c[13] = \<const0> ;
  assign pc_c[12] = \<const0> ;
  assign pc_c[11] = \<const0> ;
  assign pc_c[10] = \<const0> ;
  assign pc_c[9] = \<const0> ;
  assign pc_c[8] = \<const0> ;
  assign pc_c[7] = \<const0> ;
  assign pc_c[6] = \<const0> ;
  assign pc_c[5] = \<const0> ;
  assign pc_c[4] = \<const0> ;
  assign pc_c[3] = \<const0> ;
  assign pc_c[2] = \<const0> ;
  assign pc_c[1] = \<const0> ;
  assign pc_c[0] = \<const0> ;
  assign pc_irq[31] = \<const0> ;
  assign pc_irq[30] = \<const0> ;
  assign pc_irq[29] = \<const0> ;
  assign pc_irq[28] = \<const0> ;
  assign pc_irq[27] = \<const0> ;
  assign pc_irq[26] = \<const0> ;
  assign pc_irq[25] = \<const0> ;
  assign pc_irq[24] = \<const0> ;
  assign pc_irq[23] = \<const0> ;
  assign pc_irq[22] = \<const0> ;
  assign pc_irq[21] = \<const0> ;
  assign pc_irq[20] = \<const0> ;
  assign pc_irq[19] = \<const0> ;
  assign pc_irq[18] = \<const0> ;
  assign pc_irq[17] = \<const0> ;
  assign pc_irq[16] = \<const0> ;
  assign pc_irq[15] = \<const0> ;
  assign pc_irq[14] = \<const0> ;
  assign pc_irq[13] = \<const0> ;
  assign pc_irq[12] = \<const0> ;
  assign pc_irq[11] = \<const0> ;
  assign pc_irq[10] = \<const0> ;
  assign pc_irq[9] = \<const0> ;
  assign pc_irq[8] = \<const0> ;
  assign pc_irq[7] = \<const0> ;
  assign pc_irq[6] = \<const0> ;
  assign pc_irq[5] = \<const0> ;
  assign pc_irq[4] = \<const0> ;
  assign pc_irq[3] = \<const0> ;
  assign pc_irq[2] = \<const0> ;
  assign pc_irq[1] = \<const0> ;
  assign pc_irq[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[0]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[10]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[11]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[11]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[12]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[12]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[13]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[13]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[14]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[14]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[15]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[15]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[16]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[16]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[17]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[17]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[18]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[18]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[19]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[19]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[1]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[20]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[20]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[21]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[21]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[22]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[22]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[23]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[23]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[24]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[24]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[25]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[25]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[26]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[26]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[27]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[27]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[28]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[28]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[29]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[29]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[2]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[30]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[30]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[31]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[31]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[3]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[3]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[4]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[5]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[6]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[7]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[8]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd[9]_INST_0 
       (.I0(1'b0),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .I5(1'b1),
        .O(rd[9]));
endmodule

(* SR1 = "4'b0010" *) (* SR2 = "4'b0011" *) (* SW0 = "4'b0101" *) 
(* SW1 = "4'b0110" *) (* SW2 = "4'b0111" *) (* SWB = "4'b1000" *) 
(* inicioR = "4'b0001" *) (* inicioW = "4'b0100" *) (* reposo = "4'b0000" *) 
module MEMORY_INTERFACE
   (clock,
    resetn,
    rs1,
    rs2,
    Rdata_mem,
    ARready,
    Rvalid,
    AWready,
    Wready,
    Bvalid,
    imm,
    W_R,
    wordsize,
    enable,
    pc,
    signo,
    busy,
    done,
    align,
    AWdata,
    ARdata,
    Wdata,
    rd,
    inst,
    ARvalid,
    RReady,
    AWvalid,
    Wvalid,
    arprot,
    awprot,
    Bready,
    Wstrb,
    rd_en,
    enz_0,
    enz_1,
    enz_2,
    enz_3,
    enz_4,
    enz_5,
    enz_6,
    enz_7,
    enz_8,
    enz_9,
    enz_10,
    enz_11,
    enz_12,
    enz_13,
    enz_14,
    enz_15,
    enz_16,
    enz_17,
    enz_18,
    enz_19,
    enz_20,
    enz_21,
    enz_22,
    enz_23,
    enz_24,
    enz_25,
    enz_26,
    enz_27,
    enz_28,
    enz_29,
    enz_30,
    enz_31);
  input clock;
  input resetn;
  input [31:0]rs1;
  input [31:0]rs2;
  input [31:0]Rdata_mem;
  input ARready;
  input Rvalid;
  input AWready;
  input Wready;
  input Bvalid;
  input [31:0]imm;
  input [1:0]W_R;
  input [1:0]wordsize;
  input enable;
  input [31:0]pc;
  input signo;
  output busy;
  output done;
  output align;
  output [31:0]AWdata;
  output [31:0]ARdata;
  output [31:0]Wdata;
  output [31:0]rd;
  output [31:0]inst;
  output ARvalid;
  output RReady;
  output AWvalid;
  output Wvalid;
  output [2:0]arprot;
  output [2:0]awprot;
  output Bready;
  output [3:0]Wstrb;
  output rd_en;
  output enz_0;
  output enz_1;
  output enz_2;
  output enz_3;
  output enz_4;
  output enz_5;
  output enz_6;
  output enz_7;
  output enz_8;
  output enz_9;
  output enz_10;
  output enz_11;
  output enz_12;
  output enz_13;
  output enz_14;
  output enz_15;
  output enz_16;
  output enz_17;
  output enz_18;
  output enz_19;
  output enz_20;
  output enz_21;
  output enz_22;
  output enz_23;
  output enz_24;
  output enz_25;
  output enz_26;
  output enz_27;
  output enz_28;
  output enz_29;
  output enz_30;
  output enz_31;

  wire \<const0> ;
  wire ARready;
  wire ARvalid;
  wire ARvalid_INST_0_i_1_n_0;
  wire [31:2]\^AWdata ;
  wire \AWdata[11]_INST_0_i_1_n_0 ;
  wire \AWdata[11]_INST_0_i_1_n_1 ;
  wire \AWdata[11]_INST_0_i_1_n_2 ;
  wire \AWdata[11]_INST_0_i_1_n_3 ;
  wire \AWdata[11]_INST_0_i_1_n_4 ;
  wire \AWdata[11]_INST_0_i_1_n_5 ;
  wire \AWdata[11]_INST_0_i_1_n_6 ;
  wire \AWdata[11]_INST_0_i_1_n_7 ;
  wire \AWdata[11]_INST_0_i_2_n_0 ;
  wire \AWdata[11]_INST_0_i_3_n_0 ;
  wire \AWdata[11]_INST_0_i_4_n_0 ;
  wire \AWdata[11]_INST_0_i_5_n_0 ;
  wire \AWdata[15]_INST_0_i_1_n_0 ;
  wire \AWdata[15]_INST_0_i_1_n_1 ;
  wire \AWdata[15]_INST_0_i_1_n_2 ;
  wire \AWdata[15]_INST_0_i_1_n_3 ;
  wire \AWdata[15]_INST_0_i_1_n_4 ;
  wire \AWdata[15]_INST_0_i_1_n_5 ;
  wire \AWdata[15]_INST_0_i_1_n_6 ;
  wire \AWdata[15]_INST_0_i_1_n_7 ;
  wire \AWdata[15]_INST_0_i_2_n_0 ;
  wire \AWdata[15]_INST_0_i_3_n_0 ;
  wire \AWdata[15]_INST_0_i_4_n_0 ;
  wire \AWdata[15]_INST_0_i_5_n_0 ;
  wire \AWdata[19]_INST_0_i_1_n_0 ;
  wire \AWdata[19]_INST_0_i_1_n_1 ;
  wire \AWdata[19]_INST_0_i_1_n_2 ;
  wire \AWdata[19]_INST_0_i_1_n_3 ;
  wire \AWdata[19]_INST_0_i_1_n_4 ;
  wire \AWdata[19]_INST_0_i_1_n_5 ;
  wire \AWdata[19]_INST_0_i_1_n_6 ;
  wire \AWdata[19]_INST_0_i_1_n_7 ;
  wire \AWdata[19]_INST_0_i_2_n_0 ;
  wire \AWdata[19]_INST_0_i_3_n_0 ;
  wire \AWdata[19]_INST_0_i_4_n_0 ;
  wire \AWdata[19]_INST_0_i_5_n_0 ;
  wire \AWdata[23]_INST_0_i_1_n_0 ;
  wire \AWdata[23]_INST_0_i_1_n_1 ;
  wire \AWdata[23]_INST_0_i_1_n_2 ;
  wire \AWdata[23]_INST_0_i_1_n_3 ;
  wire \AWdata[23]_INST_0_i_1_n_4 ;
  wire \AWdata[23]_INST_0_i_1_n_5 ;
  wire \AWdata[23]_INST_0_i_1_n_6 ;
  wire \AWdata[23]_INST_0_i_1_n_7 ;
  wire \AWdata[23]_INST_0_i_2_n_0 ;
  wire \AWdata[23]_INST_0_i_3_n_0 ;
  wire \AWdata[23]_INST_0_i_4_n_0 ;
  wire \AWdata[23]_INST_0_i_5_n_0 ;
  wire \AWdata[27]_INST_0_i_1_n_0 ;
  wire \AWdata[27]_INST_0_i_1_n_1 ;
  wire \AWdata[27]_INST_0_i_1_n_2 ;
  wire \AWdata[27]_INST_0_i_1_n_3 ;
  wire \AWdata[27]_INST_0_i_1_n_4 ;
  wire \AWdata[27]_INST_0_i_1_n_5 ;
  wire \AWdata[27]_INST_0_i_1_n_6 ;
  wire \AWdata[27]_INST_0_i_1_n_7 ;
  wire \AWdata[27]_INST_0_i_2_n_0 ;
  wire \AWdata[27]_INST_0_i_3_n_0 ;
  wire \AWdata[27]_INST_0_i_4_n_0 ;
  wire \AWdata[27]_INST_0_i_5_n_0 ;
  wire \AWdata[31]_INST_0_i_1_n_1 ;
  wire \AWdata[31]_INST_0_i_1_n_2 ;
  wire \AWdata[31]_INST_0_i_1_n_3 ;
  wire \AWdata[31]_INST_0_i_1_n_4 ;
  wire \AWdata[31]_INST_0_i_1_n_5 ;
  wire \AWdata[31]_INST_0_i_1_n_6 ;
  wire \AWdata[31]_INST_0_i_1_n_7 ;
  wire \AWdata[31]_INST_0_i_2_n_0 ;
  wire \AWdata[31]_INST_0_i_3_n_0 ;
  wire \AWdata[31]_INST_0_i_4_n_0 ;
  wire \AWdata[31]_INST_0_i_5_n_0 ;
  wire \AWdata[7]_INST_0_i_1_n_0 ;
  wire \AWdata[7]_INST_0_i_1_n_1 ;
  wire \AWdata[7]_INST_0_i_1_n_2 ;
  wire \AWdata[7]_INST_0_i_1_n_3 ;
  wire \AWdata[7]_INST_0_i_1_n_4 ;
  wire \AWdata[7]_INST_0_i_1_n_5 ;
  wire \AWdata[7]_INST_0_i_1_n_6 ;
  wire \AWdata[7]_INST_0_i_1_n_7 ;
  wire \AWdata[7]_INST_0_i_2_n_0 ;
  wire \AWdata[7]_INST_0_i_3_n_0 ;
  wire \AWdata[7]_INST_0_i_4_n_0 ;
  wire \AWdata[7]_INST_0_i_5_n_0 ;
  wire AWready;
  wire AWvalid;
  wire AWvalid5_out;
  wire Bready;
  wire Bvalid;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[0]_i_3_n_0 ;
  wire \FSM_sequential_state[0]_i_4_n_0 ;
  wire \FSM_sequential_state[0]_i_5_n_0 ;
  wire \FSM_sequential_state[0]_i_6_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[1]_i_6_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire RReady;
  wire [31:0]Rdata_mem;
  wire [23:0]Rdataq;
  wire Rvalid;
  wire [1:0]W_R;
  wire [31:0]Wdata;
  wire \Wdata[0]_i_1_n_0 ;
  wire \Wdata[1]_i_1_n_0 ;
  wire \Wdata[2]_i_1_n_0 ;
  wire \Wdata[31]_i_1_n_0 ;
  wire \Wdata[3]_i_1_n_0 ;
  wire \Wdata[4]_i_1_n_0 ;
  wire \Wdata[5]_i_1_n_0 ;
  wire \Wdata[6]_i_1_n_0 ;
  wire [31:7]Wdataq;
  wire Wready;
  wire [3:0]Wstrb;
  wire [3:0]Wstrbq;
  wire Wvalid;
  wire align;
  wire align_INST_0_i_1_n_0;
  wire align_INST_0_i_1_n_1;
  wire align_INST_0_i_1_n_2;
  wire align_INST_0_i_1_n_3;
  wire align_INST_0_i_1_n_4;
  wire align_INST_0_i_1_n_5;
  wire align_INST_0_i_1_n_7;
  wire align_INST_0_i_2_n_0;
  wire align_INST_0_i_3_n_0;
  wire align_INST_0_i_4_n_0;
  wire align_INST_0_i_5_n_0;
  wire clock;
  wire done;
  wire done_INST_0_i_1_n_0;
  wire done_INST_0_i_2_n_0;
  wire done_INST_0_i_3_n_0;
  wire done_INST_0_i_4_n_0;
  wire enable;
  wire enz_31;
  wire enz_31_INST_0_i_1_n_0;
  wire [31:0]imm;
  wire [31:0]inst;
  wire inst0;
  wire nexstate1;
  wire nexstate123_out;
  wire p_0_in;
  wire [31:0]pc;
  wire [31:0]rd;
  wire \rd[0]_INST_0_i_2_n_0 ;
  wire \rd[0]_INST_0_i_3_n_0 ;
  wire \rd[0]_INST_0_i_4_n_0 ;
  wire \rd[10]_INST_0_i_1_n_0 ;
  wire \rd[10]_INST_0_i_2_n_0 ;
  wire \rd[11]_INST_0_i_1_n_0 ;
  wire \rd[11]_INST_0_i_2_n_0 ;
  wire \rd[12]_INST_0_i_1_n_0 ;
  wire \rd[12]_INST_0_i_2_n_0 ;
  wire \rd[13]_INST_0_i_1_n_0 ;
  wire \rd[13]_INST_0_i_2_n_0 ;
  wire \rd[14]_INST_0_i_1_n_0 ;
  wire \rd[14]_INST_0_i_2_n_0 ;
  wire \rd[14]_INST_0_i_3_n_0 ;
  wire \rd[15]_INST_0_i_1_n_0 ;
  wire \rd[15]_INST_0_i_2_n_0 ;
  wire \rd[15]_INST_0_i_3_n_0 ;
  wire \rd[15]_INST_0_i_4_n_0 ;
  wire \rd[15]_INST_0_i_5_n_0 ;
  wire \rd[15]_INST_0_i_6_n_0 ;
  wire \rd[16]_INST_0_i_1_n_0 ;
  wire \rd[17]_INST_0_i_1_n_0 ;
  wire \rd[18]_INST_0_i_1_n_0 ;
  wire \rd[19]_INST_0_i_1_n_0 ;
  wire \rd[1]_INST_0_i_2_n_0 ;
  wire \rd[1]_INST_0_i_3_n_0 ;
  wire \rd[1]_INST_0_i_4_n_0 ;
  wire \rd[20]_INST_0_i_1_n_0 ;
  wire \rd[21]_INST_0_i_1_n_0 ;
  wire \rd[22]_INST_0_i_1_n_0 ;
  wire \rd[23]_INST_0_i_2_n_0 ;
  wire \rd[23]_INST_0_i_3_n_0 ;
  wire \rd[23]_INST_0_i_4_n_0 ;
  wire \rd[23]_INST_0_i_5_n_0 ;
  wire \rd[24]_INST_0_i_1_n_0 ;
  wire \rd[25]_INST_0_i_1_n_0 ;
  wire \rd[26]_INST_0_i_1_n_0 ;
  wire \rd[27]_INST_0_i_1_n_0 ;
  wire \rd[28]_INST_0_i_1_n_0 ;
  wire \rd[29]_INST_0_i_1_n_0 ;
  wire \rd[2]_INST_0_i_1_n_0 ;
  wire \rd[2]_INST_0_i_2_n_0 ;
  wire \rd[2]_INST_0_i_3_n_0 ;
  wire \rd[2]_INST_0_i_4_n_0 ;
  wire \rd[30]_INST_0_i_1_n_0 ;
  wire \rd[31]_INST_0_i_1_n_0 ;
  wire \rd[31]_INST_0_i_2_n_0 ;
  wire \rd[31]_INST_0_i_3_n_0 ;
  wire \rd[31]_INST_0_i_4_n_0 ;
  wire \rd[3]_INST_0_i_1_n_0 ;
  wire \rd[3]_INST_0_i_2_n_0 ;
  wire \rd[3]_INST_0_i_3_n_0 ;
  wire \rd[3]_INST_0_i_4_n_0 ;
  wire \rd[4]_INST_0_i_1_n_0 ;
  wire \rd[4]_INST_0_i_2_n_0 ;
  wire \rd[4]_INST_0_i_3_n_0 ;
  wire \rd[4]_INST_0_i_4_n_0 ;
  wire \rd[5]_INST_0_i_1_n_0 ;
  wire \rd[5]_INST_0_i_2_n_0 ;
  wire \rd[5]_INST_0_i_3_n_0 ;
  wire \rd[5]_INST_0_i_4_n_0 ;
  wire \rd[6]_INST_0_i_1_n_0 ;
  wire \rd[6]_INST_0_i_2_n_0 ;
  wire \rd[6]_INST_0_i_3_n_0 ;
  wire \rd[6]_INST_0_i_4_n_0 ;
  wire \rd[7]_INST_0_i_2_n_0 ;
  wire \rd[7]_INST_0_i_3_n_0 ;
  wire \rd[8]_INST_0_i_1_n_0 ;
  wire \rd[8]_INST_0_i_2_n_0 ;
  wire \rd[9]_INST_0_i_1_n_0 ;
  wire \rd[9]_INST_0_i_2_n_0 ;
  wire resetn;
  wire [31:0]rs1;
  wire [31:0]rs2;
  wire signo;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire [1:0]wordsize;
  wire [3:3]\NLW_AWdata[31]_INST_0_i_1_CO_UNCONNECTED ;

  assign ARdata[31] = \<const0> ;
  assign ARdata[30] = \<const0> ;
  assign ARdata[29] = \<const0> ;
  assign ARdata[28] = \<const0> ;
  assign ARdata[27] = \<const0> ;
  assign ARdata[26] = \<const0> ;
  assign ARdata[25] = \<const0> ;
  assign ARdata[24] = \<const0> ;
  assign ARdata[23] = \<const0> ;
  assign ARdata[22] = \<const0> ;
  assign ARdata[21] = \<const0> ;
  assign ARdata[20] = \<const0> ;
  assign ARdata[19] = \<const0> ;
  assign ARdata[18] = \<const0> ;
  assign ARdata[17] = \<const0> ;
  assign ARdata[16] = \<const0> ;
  assign ARdata[15] = \<const0> ;
  assign ARdata[14] = \<const0> ;
  assign ARdata[13] = \<const0> ;
  assign ARdata[12] = \<const0> ;
  assign ARdata[11] = \<const0> ;
  assign ARdata[10] = \<const0> ;
  assign ARdata[9] = \<const0> ;
  assign ARdata[8] = \<const0> ;
  assign ARdata[7] = \<const0> ;
  assign ARdata[6] = \<const0> ;
  assign ARdata[5] = \<const0> ;
  assign ARdata[4] = \<const0> ;
  assign ARdata[3] = \<const0> ;
  assign ARdata[2] = \<const0> ;
  assign ARdata[1] = \<const0> ;
  assign ARdata[0] = \<const0> ;
  assign AWdata[31:2] = \^AWdata [31:2];
  assign AWdata[1] = \<const0> ;
  assign AWdata[0] = \<const0> ;
  assign arprot[2] = \<const0> ;
  assign arprot[1] = \<const0> ;
  assign arprot[0] = \<const0> ;
  assign awprot[2] = \<const0> ;
  assign awprot[1] = \<const0> ;
  assign awprot[0] = \<const0> ;
  assign busy = \<const0> ;
  assign enz_0 = enz_31;
  assign enz_1 = enz_31;
  assign enz_10 = enz_31;
  assign enz_11 = enz_31;
  assign enz_12 = enz_31;
  assign enz_13 = enz_31;
  assign enz_14 = enz_31;
  assign enz_15 = enz_31;
  assign enz_16 = enz_31;
  assign enz_17 = enz_31;
  assign enz_18 = enz_31;
  assign enz_19 = enz_31;
  assign enz_2 = enz_31;
  assign enz_20 = enz_31;
  assign enz_21 = enz_31;
  assign enz_22 = enz_31;
  assign enz_23 = enz_31;
  assign enz_24 = enz_31;
  assign enz_25 = enz_31;
  assign enz_26 = enz_31;
  assign enz_27 = enz_31;
  assign enz_28 = enz_31;
  assign enz_29 = enz_31;
  assign enz_3 = enz_31;
  assign enz_30 = enz_31;
  assign enz_4 = enz_31;
  assign enz_5 = enz_31;
  assign enz_6 = enz_31;
  assign enz_7 = enz_31;
  assign enz_8 = enz_31;
  assign enz_9 = enz_31;
  assign rd_en = enz_31;
  LUT6 #(
    .INIT(64'h0200020002020200)) 
    ARvalid_INST_0
       (.I0(resetn),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(enable),
        .I5(ARvalid_INST_0_i_1_n_0),
        .O(ARvalid));
  LUT2 #(
    .INIT(4'h1)) 
    ARvalid_INST_0_i_1
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .O(ARvalid_INST_0_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[10]_INST_0 
       (.I0(pc[10]),
        .I1(W_R[1]),
        .I2(\AWdata[11]_INST_0_i_1_n_5 ),
        .O(\^AWdata [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[11]_INST_0 
       (.I0(pc[11]),
        .I1(W_R[1]),
        .I2(\AWdata[11]_INST_0_i_1_n_4 ),
        .O(\^AWdata [11]));
  CARRY4 \AWdata[11]_INST_0_i_1 
       (.CI(\AWdata[7]_INST_0_i_1_n_0 ),
        .CO({\AWdata[11]_INST_0_i_1_n_0 ,\AWdata[11]_INST_0_i_1_n_1 ,\AWdata[11]_INST_0_i_1_n_2 ,\AWdata[11]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[11:8]),
        .O({\AWdata[11]_INST_0_i_1_n_4 ,\AWdata[11]_INST_0_i_1_n_5 ,\AWdata[11]_INST_0_i_1_n_6 ,\AWdata[11]_INST_0_i_1_n_7 }),
        .S({\AWdata[11]_INST_0_i_2_n_0 ,\AWdata[11]_INST_0_i_3_n_0 ,\AWdata[11]_INST_0_i_4_n_0 ,\AWdata[11]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[11]_INST_0_i_2 
       (.I0(rs1[11]),
        .I1(imm[11]),
        .O(\AWdata[11]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[11]_INST_0_i_3 
       (.I0(rs1[10]),
        .I1(imm[10]),
        .O(\AWdata[11]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[11]_INST_0_i_4 
       (.I0(rs1[9]),
        .I1(imm[9]),
        .O(\AWdata[11]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[11]_INST_0_i_5 
       (.I0(rs1[8]),
        .I1(imm[8]),
        .O(\AWdata[11]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[12]_INST_0 
       (.I0(pc[12]),
        .I1(W_R[1]),
        .I2(\AWdata[15]_INST_0_i_1_n_7 ),
        .O(\^AWdata [12]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[13]_INST_0 
       (.I0(pc[13]),
        .I1(W_R[1]),
        .I2(\AWdata[15]_INST_0_i_1_n_6 ),
        .O(\^AWdata [13]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[14]_INST_0 
       (.I0(pc[14]),
        .I1(W_R[1]),
        .I2(\AWdata[15]_INST_0_i_1_n_5 ),
        .O(\^AWdata [14]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[15]_INST_0 
       (.I0(pc[15]),
        .I1(W_R[1]),
        .I2(\AWdata[15]_INST_0_i_1_n_4 ),
        .O(\^AWdata [15]));
  CARRY4 \AWdata[15]_INST_0_i_1 
       (.CI(\AWdata[11]_INST_0_i_1_n_0 ),
        .CO({\AWdata[15]_INST_0_i_1_n_0 ,\AWdata[15]_INST_0_i_1_n_1 ,\AWdata[15]_INST_0_i_1_n_2 ,\AWdata[15]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[15:12]),
        .O({\AWdata[15]_INST_0_i_1_n_4 ,\AWdata[15]_INST_0_i_1_n_5 ,\AWdata[15]_INST_0_i_1_n_6 ,\AWdata[15]_INST_0_i_1_n_7 }),
        .S({\AWdata[15]_INST_0_i_2_n_0 ,\AWdata[15]_INST_0_i_3_n_0 ,\AWdata[15]_INST_0_i_4_n_0 ,\AWdata[15]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[15]_INST_0_i_2 
       (.I0(rs1[15]),
        .I1(imm[15]),
        .O(\AWdata[15]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[15]_INST_0_i_3 
       (.I0(rs1[14]),
        .I1(imm[14]),
        .O(\AWdata[15]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[15]_INST_0_i_4 
       (.I0(rs1[13]),
        .I1(imm[13]),
        .O(\AWdata[15]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[15]_INST_0_i_5 
       (.I0(rs1[12]),
        .I1(imm[12]),
        .O(\AWdata[15]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[16]_INST_0 
       (.I0(pc[16]),
        .I1(W_R[1]),
        .I2(\AWdata[19]_INST_0_i_1_n_7 ),
        .O(\^AWdata [16]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[17]_INST_0 
       (.I0(pc[17]),
        .I1(W_R[1]),
        .I2(\AWdata[19]_INST_0_i_1_n_6 ),
        .O(\^AWdata [17]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[18]_INST_0 
       (.I0(pc[18]),
        .I1(W_R[1]),
        .I2(\AWdata[19]_INST_0_i_1_n_5 ),
        .O(\^AWdata [18]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[19]_INST_0 
       (.I0(pc[19]),
        .I1(W_R[1]),
        .I2(\AWdata[19]_INST_0_i_1_n_4 ),
        .O(\^AWdata [19]));
  CARRY4 \AWdata[19]_INST_0_i_1 
       (.CI(\AWdata[15]_INST_0_i_1_n_0 ),
        .CO({\AWdata[19]_INST_0_i_1_n_0 ,\AWdata[19]_INST_0_i_1_n_1 ,\AWdata[19]_INST_0_i_1_n_2 ,\AWdata[19]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[19:16]),
        .O({\AWdata[19]_INST_0_i_1_n_4 ,\AWdata[19]_INST_0_i_1_n_5 ,\AWdata[19]_INST_0_i_1_n_6 ,\AWdata[19]_INST_0_i_1_n_7 }),
        .S({\AWdata[19]_INST_0_i_2_n_0 ,\AWdata[19]_INST_0_i_3_n_0 ,\AWdata[19]_INST_0_i_4_n_0 ,\AWdata[19]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[19]_INST_0_i_2 
       (.I0(rs1[19]),
        .I1(imm[19]),
        .O(\AWdata[19]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[19]_INST_0_i_3 
       (.I0(rs1[18]),
        .I1(imm[18]),
        .O(\AWdata[19]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[19]_INST_0_i_4 
       (.I0(rs1[17]),
        .I1(imm[17]),
        .O(\AWdata[19]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[19]_INST_0_i_5 
       (.I0(rs1[16]),
        .I1(imm[16]),
        .O(\AWdata[19]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[20]_INST_0 
       (.I0(pc[20]),
        .I1(W_R[1]),
        .I2(\AWdata[23]_INST_0_i_1_n_7 ),
        .O(\^AWdata [20]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[21]_INST_0 
       (.I0(pc[21]),
        .I1(W_R[1]),
        .I2(\AWdata[23]_INST_0_i_1_n_6 ),
        .O(\^AWdata [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[22]_INST_0 
       (.I0(pc[22]),
        .I1(W_R[1]),
        .I2(\AWdata[23]_INST_0_i_1_n_5 ),
        .O(\^AWdata [22]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[23]_INST_0 
       (.I0(pc[23]),
        .I1(W_R[1]),
        .I2(\AWdata[23]_INST_0_i_1_n_4 ),
        .O(\^AWdata [23]));
  CARRY4 \AWdata[23]_INST_0_i_1 
       (.CI(\AWdata[19]_INST_0_i_1_n_0 ),
        .CO({\AWdata[23]_INST_0_i_1_n_0 ,\AWdata[23]_INST_0_i_1_n_1 ,\AWdata[23]_INST_0_i_1_n_2 ,\AWdata[23]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[23:20]),
        .O({\AWdata[23]_INST_0_i_1_n_4 ,\AWdata[23]_INST_0_i_1_n_5 ,\AWdata[23]_INST_0_i_1_n_6 ,\AWdata[23]_INST_0_i_1_n_7 }),
        .S({\AWdata[23]_INST_0_i_2_n_0 ,\AWdata[23]_INST_0_i_3_n_0 ,\AWdata[23]_INST_0_i_4_n_0 ,\AWdata[23]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[23]_INST_0_i_2 
       (.I0(rs1[23]),
        .I1(imm[23]),
        .O(\AWdata[23]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[23]_INST_0_i_3 
       (.I0(rs1[22]),
        .I1(imm[22]),
        .O(\AWdata[23]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[23]_INST_0_i_4 
       (.I0(rs1[21]),
        .I1(imm[21]),
        .O(\AWdata[23]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[23]_INST_0_i_5 
       (.I0(rs1[20]),
        .I1(imm[20]),
        .O(\AWdata[23]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[24]_INST_0 
       (.I0(pc[24]),
        .I1(W_R[1]),
        .I2(\AWdata[27]_INST_0_i_1_n_7 ),
        .O(\^AWdata [24]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[25]_INST_0 
       (.I0(pc[25]),
        .I1(W_R[1]),
        .I2(\AWdata[27]_INST_0_i_1_n_6 ),
        .O(\^AWdata [25]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[26]_INST_0 
       (.I0(pc[26]),
        .I1(W_R[1]),
        .I2(\AWdata[27]_INST_0_i_1_n_5 ),
        .O(\^AWdata [26]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[27]_INST_0 
       (.I0(pc[27]),
        .I1(W_R[1]),
        .I2(\AWdata[27]_INST_0_i_1_n_4 ),
        .O(\^AWdata [27]));
  CARRY4 \AWdata[27]_INST_0_i_1 
       (.CI(\AWdata[23]_INST_0_i_1_n_0 ),
        .CO({\AWdata[27]_INST_0_i_1_n_0 ,\AWdata[27]_INST_0_i_1_n_1 ,\AWdata[27]_INST_0_i_1_n_2 ,\AWdata[27]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[27:24]),
        .O({\AWdata[27]_INST_0_i_1_n_4 ,\AWdata[27]_INST_0_i_1_n_5 ,\AWdata[27]_INST_0_i_1_n_6 ,\AWdata[27]_INST_0_i_1_n_7 }),
        .S({\AWdata[27]_INST_0_i_2_n_0 ,\AWdata[27]_INST_0_i_3_n_0 ,\AWdata[27]_INST_0_i_4_n_0 ,\AWdata[27]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[27]_INST_0_i_2 
       (.I0(rs1[27]),
        .I1(imm[27]),
        .O(\AWdata[27]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[27]_INST_0_i_3 
       (.I0(rs1[26]),
        .I1(imm[26]),
        .O(\AWdata[27]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[27]_INST_0_i_4 
       (.I0(rs1[25]),
        .I1(imm[25]),
        .O(\AWdata[27]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[27]_INST_0_i_5 
       (.I0(rs1[24]),
        .I1(imm[24]),
        .O(\AWdata[27]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[28]_INST_0 
       (.I0(pc[28]),
        .I1(W_R[1]),
        .I2(\AWdata[31]_INST_0_i_1_n_7 ),
        .O(\^AWdata [28]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[29]_INST_0 
       (.I0(pc[29]),
        .I1(W_R[1]),
        .I2(\AWdata[31]_INST_0_i_1_n_6 ),
        .O(\^AWdata [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[2]_INST_0 
       (.I0(pc[2]),
        .I1(W_R[1]),
        .I2(align_INST_0_i_1_n_5),
        .O(\^AWdata [2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[30]_INST_0 
       (.I0(pc[30]),
        .I1(W_R[1]),
        .I2(\AWdata[31]_INST_0_i_1_n_5 ),
        .O(\^AWdata [30]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[31]_INST_0 
       (.I0(pc[31]),
        .I1(W_R[1]),
        .I2(\AWdata[31]_INST_0_i_1_n_4 ),
        .O(\^AWdata [31]));
  CARRY4 \AWdata[31]_INST_0_i_1 
       (.CI(\AWdata[27]_INST_0_i_1_n_0 ),
        .CO({\NLW_AWdata[31]_INST_0_i_1_CO_UNCONNECTED [3],\AWdata[31]_INST_0_i_1_n_1 ,\AWdata[31]_INST_0_i_1_n_2 ,\AWdata[31]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,rs1[30:28]}),
        .O({\AWdata[31]_INST_0_i_1_n_4 ,\AWdata[31]_INST_0_i_1_n_5 ,\AWdata[31]_INST_0_i_1_n_6 ,\AWdata[31]_INST_0_i_1_n_7 }),
        .S({\AWdata[31]_INST_0_i_2_n_0 ,\AWdata[31]_INST_0_i_3_n_0 ,\AWdata[31]_INST_0_i_4_n_0 ,\AWdata[31]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[31]_INST_0_i_2 
       (.I0(imm[31]),
        .I1(rs1[31]),
        .O(\AWdata[31]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[31]_INST_0_i_3 
       (.I0(rs1[30]),
        .I1(imm[30]),
        .O(\AWdata[31]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[31]_INST_0_i_4 
       (.I0(rs1[29]),
        .I1(imm[29]),
        .O(\AWdata[31]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[31]_INST_0_i_5 
       (.I0(rs1[28]),
        .I1(imm[28]),
        .O(\AWdata[31]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[3]_INST_0 
       (.I0(pc[3]),
        .I1(W_R[1]),
        .I2(align_INST_0_i_1_n_4),
        .O(\^AWdata [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[4]_INST_0 
       (.I0(pc[4]),
        .I1(W_R[1]),
        .I2(\AWdata[7]_INST_0_i_1_n_7 ),
        .O(\^AWdata [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[5]_INST_0 
       (.I0(pc[5]),
        .I1(W_R[1]),
        .I2(\AWdata[7]_INST_0_i_1_n_6 ),
        .O(\^AWdata [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[6]_INST_0 
       (.I0(pc[6]),
        .I1(W_R[1]),
        .I2(\AWdata[7]_INST_0_i_1_n_5 ),
        .O(\^AWdata [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[7]_INST_0 
       (.I0(pc[7]),
        .I1(W_R[1]),
        .I2(\AWdata[7]_INST_0_i_1_n_4 ),
        .O(\^AWdata [7]));
  CARRY4 \AWdata[7]_INST_0_i_1 
       (.CI(align_INST_0_i_1_n_0),
        .CO({\AWdata[7]_INST_0_i_1_n_0 ,\AWdata[7]_INST_0_i_1_n_1 ,\AWdata[7]_INST_0_i_1_n_2 ,\AWdata[7]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[7:4]),
        .O({\AWdata[7]_INST_0_i_1_n_4 ,\AWdata[7]_INST_0_i_1_n_5 ,\AWdata[7]_INST_0_i_1_n_6 ,\AWdata[7]_INST_0_i_1_n_7 }),
        .S({\AWdata[7]_INST_0_i_2_n_0 ,\AWdata[7]_INST_0_i_3_n_0 ,\AWdata[7]_INST_0_i_4_n_0 ,\AWdata[7]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[7]_INST_0_i_2 
       (.I0(rs1[7]),
        .I1(imm[7]),
        .O(\AWdata[7]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[7]_INST_0_i_3 
       (.I0(rs1[6]),
        .I1(imm[6]),
        .O(\AWdata[7]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[7]_INST_0_i_4 
       (.I0(rs1[5]),
        .I1(imm[5]),
        .O(\AWdata[7]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \AWdata[7]_INST_0_i_5 
       (.I0(rs1[4]),
        .I1(imm[4]),
        .O(\AWdata[7]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[8]_INST_0 
       (.I0(pc[8]),
        .I1(W_R[1]),
        .I2(\AWdata[11]_INST_0_i_1_n_7 ),
        .O(\^AWdata [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \AWdata[9]_INST_0 
       (.I0(pc[9]),
        .I1(W_R[1]),
        .I2(\AWdata[11]_INST_0_i_1_n_6 ),
        .O(\^AWdata [9]));
  LUT5 #(
    .INIT(32'h28280200)) 
    AWvalid_INST_0
       (.I0(resetn),
        .I1(state[2]),
        .I2(state[1]),
        .I3(AWvalid5_out),
        .I4(state[0]),
        .O(AWvalid));
  LUT3 #(
    .INIT(8'h04)) 
    AWvalid_INST_0_i_1
       (.I0(W_R[1]),
        .I1(enable),
        .I2(W_R[0]),
        .O(AWvalid5_out));
  LUT5 #(
    .INIT(32'h2A822A80)) 
    Bready_INST_0
       (.I0(resetn),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(AWvalid5_out),
        .O(Bready));
  LUT6 #(
    .INIT(64'h08AAFFFF08AA0000)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_state[0]_i_3_n_0 ),
        .I2(\FSM_sequential_state[0]_i_4_n_0 ),
        .I3(\FSM_sequential_state[0]_i_5_n_0 ),
        .I4(\FSM_sequential_state[2]_i_4_n_0 ),
        .I5(state[0]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h3F77FF77)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(\FSM_sequential_state[0]_i_6_n_0 ),
        .I1(AWready),
        .I2(Wready),
        .I3(state[0]),
        .I4(state[1]),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FFDDDDF0FF)) 
    \FSM_sequential_state[0]_i_3 
       (.I0(AWready),
        .I1(Wready),
        .I2(Rvalid),
        .I3(ARready),
        .I4(\FSM_sequential_state[0]_i_6_n_0 ),
        .I5(state[0]),
        .O(\FSM_sequential_state[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEEEF)) 
    \FSM_sequential_state[0]_i_4 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(enable),
        .I3(state[0]),
        .O(\FSM_sequential_state[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFF5FF)) 
    \FSM_sequential_state[0]_i_5 
       (.I0(state[2]),
        .I1(Wready),
        .I2(AWready),
        .I3(state[0]),
        .I4(state[1]),
        .O(\FSM_sequential_state[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \FSM_sequential_state[0]_i_6 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(enable),
        .O(\FSM_sequential_state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(\FSM_sequential_state[1]_i_3_n_0 ),
        .I2(\FSM_sequential_state[1]_i_4_n_0 ),
        .I3(\FSM_sequential_state[1]_i_5_n_0 ),
        .I4(\FSM_sequential_state[2]_i_4_n_0 ),
        .I5(state[1]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF19000000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(AWready),
        .I1(Wready),
        .I2(Bvalid),
        .I3(state[0]),
        .I4(state[1]),
        .I5(\FSM_sequential_state[1]_i_6_n_0 ),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0000AAC30000)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(nexstate1),
        .I1(Wready),
        .I2(AWready),
        .I3(W_R[0]),
        .I4(enable),
        .I5(W_R[1]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA88888AAAAA888A)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(state[2]),
        .I1(Bvalid),
        .I2(Wready),
        .I3(state[1]),
        .I4(state[0]),
        .I5(AWready),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0230)) 
    \FSM_sequential_state[1]_i_6 
       (.I0(ARready),
        .I1(Rvalid),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .O(\FSM_sequential_state[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[1]_i_7 
       (.I0(ARready),
        .I1(Rvalid),
        .O(nexstate1));
  LUT4 #(
    .INIT(16'h2F20)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(\FSM_sequential_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_state[2]_i_3_n_0 ),
        .I2(\FSM_sequential_state[2]_i_4_n_0 ),
        .I3(state[2]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7F00)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(state[0]),
        .I1(AWready),
        .I2(Bvalid),
        .I3(state[2]),
        .I4(\FSM_sequential_state[2]_i_5_n_0 ),
        .I5(state[1]),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE0D8A0D8A0D0F0D0)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(state[2]),
        .I1(Bvalid),
        .I2(state[1]),
        .I3(state[0]),
        .I4(AWready),
        .I5(Wready),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2AAA2AA8)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(resetn),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\FSM_sequential_state[2]_i_6_n_0 ),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000E0000)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(AWready),
        .I1(Wready),
        .I2(state[0]),
        .I3(W_R[1]),
        .I4(enable),
        .I5(W_R[0]),
        .O(\FSM_sequential_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h01FFFDFFFDFFFDFF)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(nexstate123_out),
        .I1(W_R[1]),
        .I2(W_R[0]),
        .I3(enable),
        .I4(ARready),
        .I5(Rvalid),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(\Wdata[31]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(\Wdata[31]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(\Wdata[31]_i_1_n_0 ));
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000AAAA20)) 
    RReady_INST_0
       (.I0(resetn),
        .I1(ARvalid_INST_0_i_1_n_0),
        .I2(enable),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(RReady));
  LUT5 #(
    .INIT(32'h00070000)) 
    \Wdata[0]_i_1 
       (.I0(wordsize[1]),
        .I1(wordsize[0]),
        .I2(W_R[0]),
        .I3(W_R[1]),
        .I4(rs2[0]),
        .O(\Wdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010101100101000)) 
    \Wdata[10]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[10]),
        .I3(wordsize[1]),
        .I4(wordsize[0]),
        .I5(rs2[2]),
        .O(Wdataq[10]));
  LUT6 #(
    .INIT(64'h0010101100101000)) 
    \Wdata[11]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[11]),
        .I3(wordsize[1]),
        .I4(wordsize[0]),
        .I5(rs2[3]),
        .O(Wdataq[11]));
  LUT6 #(
    .INIT(64'h0010101100101000)) 
    \Wdata[12]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[12]),
        .I3(wordsize[1]),
        .I4(wordsize[0]),
        .I5(rs2[4]),
        .O(Wdataq[12]));
  LUT6 #(
    .INIT(64'h0010101100101000)) 
    \Wdata[13]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[13]),
        .I3(wordsize[1]),
        .I4(wordsize[0]),
        .I5(rs2[5]),
        .O(Wdataq[13]));
  LUT6 #(
    .INIT(64'h0010101100101000)) 
    \Wdata[14]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[14]),
        .I3(wordsize[1]),
        .I4(wordsize[0]),
        .I5(rs2[6]),
        .O(Wdataq[14]));
  LUT6 #(
    .INIT(64'h0010101100101000)) 
    \Wdata[15]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[15]),
        .I3(wordsize[1]),
        .I4(wordsize[0]),
        .I5(rs2[7]),
        .O(Wdataq[15]));
  LUT6 #(
    .INIT(64'h0010001011100010)) 
    \Wdata[16]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[0]),
        .I3(wordsize[1]),
        .I4(rs2[16]),
        .I5(wordsize[0]),
        .O(Wdataq[16]));
  LUT6 #(
    .INIT(64'h0010001011100010)) 
    \Wdata[17]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[1]),
        .I3(wordsize[1]),
        .I4(rs2[17]),
        .I5(wordsize[0]),
        .O(Wdataq[17]));
  LUT6 #(
    .INIT(64'h0010001011100010)) 
    \Wdata[18]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[2]),
        .I3(wordsize[1]),
        .I4(rs2[18]),
        .I5(wordsize[0]),
        .O(Wdataq[18]));
  LUT6 #(
    .INIT(64'h0010001011100010)) 
    \Wdata[19]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[3]),
        .I3(wordsize[1]),
        .I4(rs2[19]),
        .I5(wordsize[0]),
        .O(Wdataq[19]));
  LUT5 #(
    .INIT(32'h00070000)) 
    \Wdata[1]_i_1 
       (.I0(wordsize[1]),
        .I1(wordsize[0]),
        .I2(W_R[0]),
        .I3(W_R[1]),
        .I4(rs2[1]),
        .O(\Wdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010001011100010)) 
    \Wdata[20]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[4]),
        .I3(wordsize[1]),
        .I4(rs2[20]),
        .I5(wordsize[0]),
        .O(Wdataq[20]));
  LUT6 #(
    .INIT(64'h0010001011100010)) 
    \Wdata[21]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[5]),
        .I3(wordsize[1]),
        .I4(rs2[21]),
        .I5(wordsize[0]),
        .O(Wdataq[21]));
  LUT6 #(
    .INIT(64'h0010001011100010)) 
    \Wdata[22]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[6]),
        .I3(wordsize[1]),
        .I4(rs2[22]),
        .I5(wordsize[0]),
        .O(Wdataq[22]));
  LUT6 #(
    .INIT(64'h0010001011100010)) 
    \Wdata[23]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[7]),
        .I3(wordsize[1]),
        .I4(rs2[23]),
        .I5(wordsize[0]),
        .O(Wdataq[23]));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \Wdata[24]_i_1 
       (.I0(ARvalid_INST_0_i_1_n_0),
        .I1(rs2[24]),
        .I2(wordsize[1]),
        .I3(wordsize[0]),
        .I4(rs2[8]),
        .I5(rs2[0]),
        .O(Wdataq[24]));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \Wdata[25]_i_1 
       (.I0(ARvalid_INST_0_i_1_n_0),
        .I1(rs2[25]),
        .I2(wordsize[1]),
        .I3(wordsize[0]),
        .I4(rs2[9]),
        .I5(rs2[1]),
        .O(Wdataq[25]));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \Wdata[26]_i_1 
       (.I0(ARvalid_INST_0_i_1_n_0),
        .I1(rs2[26]),
        .I2(wordsize[1]),
        .I3(wordsize[0]),
        .I4(rs2[10]),
        .I5(rs2[2]),
        .O(Wdataq[26]));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \Wdata[27]_i_1 
       (.I0(ARvalid_INST_0_i_1_n_0),
        .I1(rs2[11]),
        .I2(wordsize[0]),
        .I3(wordsize[1]),
        .I4(rs2[27]),
        .I5(rs2[3]),
        .O(Wdataq[27]));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \Wdata[28]_i_1 
       (.I0(ARvalid_INST_0_i_1_n_0),
        .I1(rs2[28]),
        .I2(wordsize[1]),
        .I3(wordsize[0]),
        .I4(rs2[12]),
        .I5(rs2[4]),
        .O(Wdataq[28]));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \Wdata[29]_i_1 
       (.I0(ARvalid_INST_0_i_1_n_0),
        .I1(rs2[29]),
        .I2(wordsize[1]),
        .I3(wordsize[0]),
        .I4(rs2[13]),
        .I5(rs2[5]),
        .O(Wdataq[29]));
  LUT5 #(
    .INIT(32'h00070000)) 
    \Wdata[2]_i_1 
       (.I0(wordsize[1]),
        .I1(wordsize[0]),
        .I2(W_R[0]),
        .I3(W_R[1]),
        .I4(rs2[2]),
        .O(\Wdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \Wdata[30]_i_1 
       (.I0(ARvalid_INST_0_i_1_n_0),
        .I1(rs2[14]),
        .I2(wordsize[0]),
        .I3(wordsize[1]),
        .I4(rs2[30]),
        .I5(rs2[6]),
        .O(Wdataq[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \Wdata[31]_i_1 
       (.I0(resetn),
        .O(\Wdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \Wdata[31]_i_2 
       (.I0(ARvalid_INST_0_i_1_n_0),
        .I1(rs2[31]),
        .I2(wordsize[1]),
        .I3(wordsize[0]),
        .I4(rs2[15]),
        .I5(rs2[7]),
        .O(Wdataq[31]));
  LUT5 #(
    .INIT(32'h00070000)) 
    \Wdata[3]_i_1 
       (.I0(wordsize[1]),
        .I1(wordsize[0]),
        .I2(W_R[0]),
        .I3(W_R[1]),
        .I4(rs2[3]),
        .O(\Wdata[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h00070000)) 
    \Wdata[4]_i_1 
       (.I0(wordsize[1]),
        .I1(wordsize[0]),
        .I2(W_R[0]),
        .I3(W_R[1]),
        .I4(rs2[4]),
        .O(\Wdata[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h00070000)) 
    \Wdata[5]_i_1 
       (.I0(wordsize[1]),
        .I1(wordsize[0]),
        .I2(W_R[0]),
        .I3(W_R[1]),
        .I4(rs2[5]),
        .O(\Wdata[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00070000)) 
    \Wdata[6]_i_1 
       (.I0(wordsize[1]),
        .I1(wordsize[0]),
        .I2(W_R[0]),
        .I3(W_R[1]),
        .I4(rs2[6]),
        .O(\Wdata[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00101010)) 
    \Wdata[7]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[7]),
        .I3(wordsize[0]),
        .I4(wordsize[1]),
        .O(Wdataq[7]));
  LUT6 #(
    .INIT(64'h0010101100101000)) 
    \Wdata[8]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[8]),
        .I3(wordsize[1]),
        .I4(wordsize[0]),
        .I5(rs2[0]),
        .O(Wdataq[8]));
  LUT6 #(
    .INIT(64'h0010101100101000)) 
    \Wdata[9]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(rs2[9]),
        .I3(wordsize[1]),
        .I4(wordsize[0]),
        .I5(rs2[1]),
        .O(Wdataq[9]));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\Wdata[0]_i_1_n_0 ),
        .Q(Wdata[0]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[10] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[10]),
        .Q(Wdata[10]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[11] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[11]),
        .Q(Wdata[11]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[12] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[12]),
        .Q(Wdata[12]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[13] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[13]),
        .Q(Wdata[13]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[14] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[14]),
        .Q(Wdata[14]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[15] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[15]),
        .Q(Wdata[15]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[16] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[16]),
        .Q(Wdata[16]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[17] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[17]),
        .Q(Wdata[17]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[18] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[18]),
        .Q(Wdata[18]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[19] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[19]),
        .Q(Wdata[19]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\Wdata[1]_i_1_n_0 ),
        .Q(Wdata[1]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[20] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[20]),
        .Q(Wdata[20]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[21] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[21]),
        .Q(Wdata[21]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[22] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[22]),
        .Q(Wdata[22]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[23] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[23]),
        .Q(Wdata[23]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[24] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[24]),
        .Q(Wdata[24]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[25] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[25]),
        .Q(Wdata[25]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[26] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[26]),
        .Q(Wdata[26]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[27] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[27]),
        .Q(Wdata[27]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[28] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[28]),
        .Q(Wdata[28]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[29] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[29]),
        .Q(Wdata[29]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(\Wdata[2]_i_1_n_0 ),
        .Q(Wdata[2]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[30] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[30]),
        .Q(Wdata[30]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[31] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[31]),
        .Q(Wdata[31]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(\Wdata[3]_i_1_n_0 ),
        .Q(Wdata[3]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[4] 
       (.C(clock),
        .CE(1'b1),
        .D(\Wdata[4]_i_1_n_0 ),
        .Q(Wdata[4]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[5] 
       (.C(clock),
        .CE(1'b1),
        .D(\Wdata[5]_i_1_n_0 ),
        .Q(Wdata[5]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[6] 
       (.C(clock),
        .CE(1'b1),
        .D(\Wdata[6]_i_1_n_0 ),
        .Q(Wdata[6]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[7] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[7]),
        .Q(Wdata[7]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[8] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[8]),
        .Q(Wdata[8]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wdata_reg[9] 
       (.C(clock),
        .CE(1'b1),
        .D(Wdataq[9]),
        .Q(Wdata[9]),
        .R(\Wdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001110000011101)) 
    \Wstrb[0]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(p_0_in),
        .I3(wordsize[1]),
        .I4(wordsize[0]),
        .I5(align_INST_0_i_1_n_7),
        .O(Wstrbq[0]));
  LUT6 #(
    .INIT(64'h0001000111011100)) 
    \Wstrb[1]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(p_0_in),
        .I3(wordsize[1]),
        .I4(align_INST_0_i_1_n_7),
        .I5(wordsize[0]),
        .O(Wstrbq[1]));
  LUT6 #(
    .INIT(64'h0100101001001110)) 
    \Wstrb[2]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(wordsize[1]),
        .I3(p_0_in),
        .I4(wordsize[0]),
        .I5(align_INST_0_i_1_n_7),
        .O(Wstrbq[2]));
  LUT6 #(
    .INIT(64'h0100010011101010)) 
    \Wstrb[3]_i_1 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .I2(wordsize[1]),
        .I3(p_0_in),
        .I4(align_INST_0_i_1_n_7),
        .I5(wordsize[0]),
        .O(Wstrbq[3]));
  FDRE #(
    .INIT(1'b0)) 
    \Wstrb_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(Wstrbq[0]),
        .Q(Wstrb[0]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wstrb_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(Wstrbq[1]),
        .Q(Wstrb[1]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wstrb_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(Wstrbq[2]),
        .Q(Wstrb[2]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Wstrb_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(Wstrbq[3]),
        .Q(Wstrb[3]),
        .R(\Wdata[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02028280)) 
    Wvalid_INST_0
       (.I0(resetn),
        .I1(state[0]),
        .I2(state[1]),
        .I3(AWvalid5_out),
        .I4(state[2]),
        .O(Wvalid));
  LUT6 #(
    .INIT(64'hFFFFFFFFF13FFFFF)) 
    align_INST_0
       (.I0(p_0_in),
        .I1(align_INST_0_i_1_n_7),
        .I2(wordsize[0]),
        .I3(wordsize[1]),
        .I4(enable),
        .I5(W_R[1]),
        .O(align));
  CARRY4 align_INST_0_i_1
       (.CI(1'b0),
        .CO({align_INST_0_i_1_n_0,align_INST_0_i_1_n_1,align_INST_0_i_1_n_2,align_INST_0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(rs1[3:0]),
        .O({align_INST_0_i_1_n_4,align_INST_0_i_1_n_5,p_0_in,align_INST_0_i_1_n_7}),
        .S({align_INST_0_i_2_n_0,align_INST_0_i_3_n_0,align_INST_0_i_4_n_0,align_INST_0_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    align_INST_0_i_2
       (.I0(rs1[3]),
        .I1(imm[3]),
        .O(align_INST_0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    align_INST_0_i_3
       (.I0(rs1[2]),
        .I1(imm[2]),
        .O(align_INST_0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    align_INST_0_i_4
       (.I0(rs1[1]),
        .I1(imm[1]),
        .O(align_INST_0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    align_INST_0_i_5
       (.I0(rs1[0]),
        .I1(imm[0]),
        .O(align_INST_0_i_5_n_0));
  LUT4 #(
    .INIT(16'h57F7)) 
    done_INST_0
       (.I0(resetn),
        .I1(done_INST_0_i_1_n_0),
        .I2(state[0]),
        .I3(done_INST_0_i_2_n_0),
        .O(done));
  LUT6 #(
    .INIT(64'h0F3F77770F3F4444)) 
    done_INST_0_i_1
       (.I0(Rvalid),
        .I1(state[1]),
        .I2(Bvalid),
        .I3(Wready),
        .I4(state[2]),
        .I5(done_INST_0_i_3_n_0),
        .O(done_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h03337FFF03334CCC)) 
    done_INST_0_i_2
       (.I0(Wready),
        .I1(state[1]),
        .I2(Bvalid),
        .I3(AWready),
        .I4(state[2]),
        .I5(done_INST_0_i_4_n_0),
        .O(done_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0100FD00FD00FD00)) 
    done_INST_0_i_3
       (.I0(nexstate123_out),
        .I1(W_R[1]),
        .I2(W_R[0]),
        .I3(enable),
        .I4(ARready),
        .I5(Rvalid),
        .O(done_INST_0_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    done_INST_0_i_4
       (.I0(ARready),
        .I1(Rvalid),
        .O(done_INST_0_i_4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    done_INST_0_i_5
       (.I0(Bvalid),
        .I1(Wready),
        .I2(AWready),
        .O(nexstate123_out));
  LUT5 #(
    .INIT(32'h00002000)) 
    enz_31_INST_0
       (.I0(resetn),
        .I1(state[2]),
        .I2(enz_31_INST_0_i_1_n_0),
        .I3(W_R[0]),
        .I4(W_R[1]),
        .O(enz_31));
  LUT6 #(
    .INIT(64'h6040604070406040)) 
    enz_31_INST_0_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(Rvalid),
        .I3(ARready),
        .I4(enable),
        .I5(ARvalid_INST_0_i_1_n_0),
        .O(enz_31_INST_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    \inst[31]_i_1 
       (.I0(resetn),
        .I1(state[2]),
        .I2(enz_31_INST_0_i_1_n_0),
        .I3(W_R[1]),
        .O(inst0));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[0] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[0]),
        .Q(inst[0]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[10] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[10]),
        .Q(inst[10]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[11] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[11]),
        .Q(inst[11]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[12] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[12]),
        .Q(inst[12]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[13] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[13]),
        .Q(inst[13]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[14] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[14]),
        .Q(inst[14]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[15] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[15]),
        .Q(inst[15]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[16] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[16]),
        .Q(inst[16]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[17] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[17]),
        .Q(inst[17]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[18] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[18]),
        .Q(inst[18]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[19] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[19]),
        .Q(inst[19]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[1] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[1]),
        .Q(inst[1]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[20] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[20]),
        .Q(inst[20]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[21] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[21]),
        .Q(inst[21]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[22] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[22]),
        .Q(inst[22]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[23] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[23]),
        .Q(inst[23]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[24] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[24]),
        .Q(inst[24]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[25] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[25]),
        .Q(inst[25]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[26] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[26]),
        .Q(inst[26]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[27] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[27]),
        .Q(inst[27]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[28] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[28]),
        .Q(inst[28]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[29] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[29]),
        .Q(inst[29]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[2] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[2]),
        .Q(inst[2]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[30] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[30]),
        .Q(inst[30]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[31] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[31]),
        .Q(inst[31]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[3] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[3]),
        .Q(inst[3]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[4] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[4]),
        .Q(inst[4]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[5] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[5]),
        .Q(inst[5]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[6] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[6]),
        .Q(inst[6]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[7] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[7]),
        .Q(inst[7]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[8] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[8]),
        .Q(inst[8]),
        .R(\Wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_reg[9] 
       (.C(clock),
        .CE(inst0),
        .D(Rdata_mem[9]),
        .Q(inst[9]),
        .R(\Wdata[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[0]_INST_0 
       (.I0(Rdataq[0]),
        .O(rd[0]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rd[0]_INST_0_i_1 
       (.I0(\rd[0]_INST_0_i_2_n_0 ),
        .I1(\rd[7]_INST_0_i_2_n_0 ),
        .I2(\rd[0]_INST_0_i_3_n_0 ),
        .I3(wordsize[1]),
        .I4(\rd[0]_INST_0_i_4_n_0 ),
        .I5(\rd[23]_INST_0_i_5_n_0 ),
        .O(Rdataq[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[0]_INST_0_i_2 
       (.I0(Rdata_mem[16]),
        .I1(p_0_in),
        .I2(Rdata_mem[0]),
        .O(\rd[0]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[0]_INST_0_i_3 
       (.I0(Rdata_mem[24]),
        .I1(p_0_in),
        .I2(Rdata_mem[8]),
        .O(\rd[0]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd[0]_INST_0_i_4 
       (.I0(Rdata_mem[0]),
        .I1(wordsize[0]),
        .O(\rd[0]_INST_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[10]_INST_0 
       (.I0(\rd[10]_INST_0_i_1_n_0 ),
        .O(rd[10]));
  LUT6 #(
    .INIT(64'h4444444454545455)) 
    \rd[10]_INST_0_i_1 
       (.I0(\rd[23]_INST_0_i_5_n_0 ),
        .I1(\rd[10]_INST_0_i_2_n_0 ),
        .I2(\rd[15]_INST_0_i_3_n_0 ),
        .I3(wordsize[0]),
        .I4(align_INST_0_i_1_n_7),
        .I5(\rd[14]_INST_0_i_3_n_0 ),
        .O(\rd[10]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h0FB00080)) 
    \rd[10]_INST_0_i_2 
       (.I0(Rdata_mem[26]),
        .I1(p_0_in),
        .I2(wordsize[0]),
        .I3(wordsize[1]),
        .I4(Rdata_mem[10]),
        .O(\rd[10]_INST_0_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[11]_INST_0 
       (.I0(\rd[11]_INST_0_i_1_n_0 ),
        .O(rd[11]));
  LUT6 #(
    .INIT(64'h4444444454545455)) 
    \rd[11]_INST_0_i_1 
       (.I0(\rd[23]_INST_0_i_5_n_0 ),
        .I1(\rd[11]_INST_0_i_2_n_0 ),
        .I2(\rd[15]_INST_0_i_3_n_0 ),
        .I3(wordsize[0]),
        .I4(align_INST_0_i_1_n_7),
        .I5(\rd[14]_INST_0_i_3_n_0 ),
        .O(\rd[11]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h0FB00080)) 
    \rd[11]_INST_0_i_2 
       (.I0(Rdata_mem[27]),
        .I1(p_0_in),
        .I2(wordsize[0]),
        .I3(wordsize[1]),
        .I4(Rdata_mem[11]),
        .O(\rd[11]_INST_0_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[12]_INST_0 
       (.I0(\rd[12]_INST_0_i_1_n_0 ),
        .O(rd[12]));
  LUT6 #(
    .INIT(64'h4444444454545455)) 
    \rd[12]_INST_0_i_1 
       (.I0(\rd[23]_INST_0_i_5_n_0 ),
        .I1(\rd[12]_INST_0_i_2_n_0 ),
        .I2(\rd[15]_INST_0_i_3_n_0 ),
        .I3(wordsize[0]),
        .I4(align_INST_0_i_1_n_7),
        .I5(\rd[14]_INST_0_i_3_n_0 ),
        .O(\rd[12]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h62664000)) 
    \rd[12]_INST_0_i_2 
       (.I0(wordsize[1]),
        .I1(wordsize[0]),
        .I2(Rdata_mem[28]),
        .I3(p_0_in),
        .I4(Rdata_mem[12]),
        .O(\rd[12]_INST_0_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[13]_INST_0 
       (.I0(\rd[13]_INST_0_i_1_n_0 ),
        .O(rd[13]));
  LUT6 #(
    .INIT(64'h4444444454545455)) 
    \rd[13]_INST_0_i_1 
       (.I0(\rd[23]_INST_0_i_5_n_0 ),
        .I1(\rd[13]_INST_0_i_2_n_0 ),
        .I2(\rd[15]_INST_0_i_3_n_0 ),
        .I3(wordsize[0]),
        .I4(align_INST_0_i_1_n_7),
        .I5(\rd[14]_INST_0_i_3_n_0 ),
        .O(\rd[13]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h0FB00080)) 
    \rd[13]_INST_0_i_2 
       (.I0(Rdata_mem[29]),
        .I1(p_0_in),
        .I2(wordsize[0]),
        .I3(wordsize[1]),
        .I4(Rdata_mem[13]),
        .O(\rd[13]_INST_0_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[14]_INST_0 
       (.I0(\rd[14]_INST_0_i_1_n_0 ),
        .O(rd[14]));
  LUT6 #(
    .INIT(64'h4444444454545455)) 
    \rd[14]_INST_0_i_1 
       (.I0(\rd[23]_INST_0_i_5_n_0 ),
        .I1(\rd[14]_INST_0_i_2_n_0 ),
        .I2(\rd[15]_INST_0_i_3_n_0 ),
        .I3(wordsize[0]),
        .I4(align_INST_0_i_1_n_7),
        .I5(\rd[14]_INST_0_i_3_n_0 ),
        .O(\rd[14]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h0FB00080)) 
    \rd[14]_INST_0_i_2 
       (.I0(Rdata_mem[30]),
        .I1(p_0_in),
        .I2(wordsize[0]),
        .I3(wordsize[1]),
        .I4(Rdata_mem[14]),
        .O(\rd[14]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0047)) 
    \rd[14]_INST_0_i_3 
       (.I0(Rdata_mem[23]),
        .I1(p_0_in),
        .I2(Rdata_mem[7]),
        .I3(align_INST_0_i_1_n_7),
        .I4(\rd[15]_INST_0_i_6_n_0 ),
        .I5(wordsize[0]),
        .O(\rd[14]_INST_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[15]_INST_0 
       (.I0(\rd[15]_INST_0_i_1_n_0 ),
        .O(rd[15]));
  LUT6 #(
    .INIT(64'h4444444455544454)) 
    \rd[15]_INST_0_i_1 
       (.I0(\rd[23]_INST_0_i_5_n_0 ),
        .I1(\rd[15]_INST_0_i_2_n_0 ),
        .I2(\rd[15]_INST_0_i_3_n_0 ),
        .I3(\rd[15]_INST_0_i_4_n_0 ),
        .I4(\rd[15]_INST_0_i_5_n_0 ),
        .I5(\rd[15]_INST_0_i_6_n_0 ),
        .O(\rd[15]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h62664000)) 
    \rd[15]_INST_0_i_2 
       (.I0(wordsize[1]),
        .I1(wordsize[0]),
        .I2(Rdata_mem[31]),
        .I3(p_0_in),
        .I4(Rdata_mem[15]),
        .O(\rd[15]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[15]_INST_0_i_3 
       (.I0(Rdata_mem[31]),
        .I1(p_0_in),
        .I2(Rdata_mem[15]),
        .O(\rd[15]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rd[15]_INST_0_i_4 
       (.I0(wordsize[0]),
        .I1(align_INST_0_i_1_n_7),
        .O(\rd[15]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[15]_INST_0_i_5 
       (.I0(Rdata_mem[23]),
        .I1(p_0_in),
        .I2(Rdata_mem[7]),
        .O(\rd[15]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rd[15]_INST_0_i_6 
       (.I0(wordsize[1]),
        .I1(signo),
        .O(\rd[15]_INST_0_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[16]_INST_0 
       (.I0(\rd[16]_INST_0_i_1_n_0 ),
        .O(rd[16]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \rd[16]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(Rdata_mem[16]),
        .I3(\rd[31]_INST_0_i_4_n_0 ),
        .I4(\rd[31]_INST_0_i_2_n_0 ),
        .I5(\rd[31]_INST_0_i_3_n_0 ),
        .O(\rd[16]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[17]_INST_0 
       (.I0(\rd[17]_INST_0_i_1_n_0 ),
        .O(rd[17]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \rd[17]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(Rdata_mem[17]),
        .I3(\rd[31]_INST_0_i_4_n_0 ),
        .I4(\rd[31]_INST_0_i_2_n_0 ),
        .I5(\rd[31]_INST_0_i_3_n_0 ),
        .O(\rd[17]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[18]_INST_0 
       (.I0(\rd[18]_INST_0_i_1_n_0 ),
        .O(rd[18]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \rd[18]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(Rdata_mem[18]),
        .I3(\rd[31]_INST_0_i_4_n_0 ),
        .I4(\rd[31]_INST_0_i_2_n_0 ),
        .I5(\rd[31]_INST_0_i_3_n_0 ),
        .O(\rd[18]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[19]_INST_0 
       (.I0(\rd[19]_INST_0_i_1_n_0 ),
        .O(rd[19]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \rd[19]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(Rdata_mem[19]),
        .I3(\rd[31]_INST_0_i_4_n_0 ),
        .I4(\rd[31]_INST_0_i_2_n_0 ),
        .I5(\rd[31]_INST_0_i_3_n_0 ),
        .O(\rd[19]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[1]_INST_0 
       (.I0(Rdataq[1]),
        .O(rd[1]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rd[1]_INST_0_i_1 
       (.I0(\rd[1]_INST_0_i_2_n_0 ),
        .I1(\rd[7]_INST_0_i_2_n_0 ),
        .I2(\rd[1]_INST_0_i_3_n_0 ),
        .I3(wordsize[1]),
        .I4(\rd[1]_INST_0_i_4_n_0 ),
        .I5(\rd[23]_INST_0_i_5_n_0 ),
        .O(Rdataq[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[1]_INST_0_i_2 
       (.I0(Rdata_mem[17]),
        .I1(p_0_in),
        .I2(Rdata_mem[1]),
        .O(\rd[1]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[1]_INST_0_i_3 
       (.I0(Rdata_mem[25]),
        .I1(p_0_in),
        .I2(Rdata_mem[9]),
        .O(\rd[1]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd[1]_INST_0_i_4 
       (.I0(Rdata_mem[1]),
        .I1(wordsize[0]),
        .O(\rd[1]_INST_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[20]_INST_0 
       (.I0(\rd[20]_INST_0_i_1_n_0 ),
        .O(rd[20]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \rd[20]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(Rdata_mem[20]),
        .I3(\rd[31]_INST_0_i_4_n_0 ),
        .I4(\rd[31]_INST_0_i_2_n_0 ),
        .I5(\rd[31]_INST_0_i_3_n_0 ),
        .O(\rd[20]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[21]_INST_0 
       (.I0(\rd[21]_INST_0_i_1_n_0 ),
        .O(rd[21]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \rd[21]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(Rdata_mem[21]),
        .I3(\rd[31]_INST_0_i_4_n_0 ),
        .I4(\rd[31]_INST_0_i_2_n_0 ),
        .I5(\rd[31]_INST_0_i_3_n_0 ),
        .O(\rd[21]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[22]_INST_0 
       (.I0(\rd[22]_INST_0_i_1_n_0 ),
        .O(rd[22]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \rd[22]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(Rdata_mem[22]),
        .I3(\rd[31]_INST_0_i_4_n_0 ),
        .I4(\rd[31]_INST_0_i_2_n_0 ),
        .I5(\rd[31]_INST_0_i_3_n_0 ),
        .O(\rd[22]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[23]_INST_0 
       (.I0(Rdataq[23]),
        .O(rd[23]));
  LUT6 #(
    .INIT(64'h00000000FFF400F4)) 
    \rd[23]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_4_n_0 ),
        .I1(Rdata_mem[23]),
        .I2(\rd[23]_INST_0_i_2_n_0 ),
        .I3(\rd[23]_INST_0_i_3_n_0 ),
        .I4(\rd[23]_INST_0_i_4_n_0 ),
        .I5(\rd[23]_INST_0_i_5_n_0 ),
        .O(Rdataq[23]));
  LUT6 #(
    .INIT(64'h0000CCCA00000000)) 
    \rd[23]_INST_0_i_2 
       (.I0(Rdata_mem[23]),
        .I1(Rdata_mem[31]),
        .I2(align_INST_0_i_1_n_7),
        .I3(wordsize[0]),
        .I4(wordsize[1]),
        .I5(signo),
        .O(\rd[23]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rd[23]_INST_0_i_3 
       (.I0(wordsize[1]),
        .I1(p_0_in),
        .O(\rd[23]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h888A8880)) 
    \rd[23]_INST_0_i_4 
       (.I0(signo),
        .I1(Rdata_mem[15]),
        .I2(align_INST_0_i_1_n_7),
        .I3(wordsize[0]),
        .I4(Rdata_mem[7]),
        .O(\rd[23]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rd[23]_INST_0_i_5 
       (.I0(W_R[1]),
        .I1(W_R[0]),
        .O(\rd[23]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[24]_INST_0 
       (.I0(\rd[24]_INST_0_i_1_n_0 ),
        .O(rd[24]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \rd[24]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(Rdata_mem[24]),
        .I3(\rd[31]_INST_0_i_4_n_0 ),
        .I4(\rd[31]_INST_0_i_2_n_0 ),
        .I5(\rd[31]_INST_0_i_3_n_0 ),
        .O(\rd[24]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[25]_INST_0 
       (.I0(\rd[25]_INST_0_i_1_n_0 ),
        .O(rd[25]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \rd[25]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(Rdata_mem[25]),
        .I3(\rd[31]_INST_0_i_4_n_0 ),
        .I4(\rd[31]_INST_0_i_2_n_0 ),
        .I5(\rd[31]_INST_0_i_3_n_0 ),
        .O(\rd[25]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[26]_INST_0 
       (.I0(\rd[26]_INST_0_i_1_n_0 ),
        .O(rd[26]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \rd[26]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(Rdata_mem[26]),
        .I3(\rd[31]_INST_0_i_4_n_0 ),
        .I4(\rd[31]_INST_0_i_2_n_0 ),
        .I5(\rd[31]_INST_0_i_3_n_0 ),
        .O(\rd[26]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[27]_INST_0 
       (.I0(\rd[27]_INST_0_i_1_n_0 ),
        .O(rd[27]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \rd[27]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(Rdata_mem[27]),
        .I3(\rd[31]_INST_0_i_4_n_0 ),
        .I4(\rd[31]_INST_0_i_2_n_0 ),
        .I5(\rd[31]_INST_0_i_3_n_0 ),
        .O(\rd[27]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[28]_INST_0 
       (.I0(\rd[28]_INST_0_i_1_n_0 ),
        .O(rd[28]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \rd[28]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(Rdata_mem[28]),
        .I3(\rd[31]_INST_0_i_4_n_0 ),
        .I4(\rd[31]_INST_0_i_2_n_0 ),
        .I5(\rd[31]_INST_0_i_3_n_0 ),
        .O(\rd[28]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[29]_INST_0 
       (.I0(\rd[29]_INST_0_i_1_n_0 ),
        .O(rd[29]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \rd[29]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(Rdata_mem[29]),
        .I3(\rd[31]_INST_0_i_4_n_0 ),
        .I4(\rd[31]_INST_0_i_2_n_0 ),
        .I5(\rd[31]_INST_0_i_3_n_0 ),
        .O(\rd[29]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[2]_INST_0 
       (.I0(\rd[2]_INST_0_i_1_n_0 ),
        .O(rd[2]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rd[2]_INST_0_i_1 
       (.I0(\rd[2]_INST_0_i_2_n_0 ),
        .I1(\rd[7]_INST_0_i_2_n_0 ),
        .I2(\rd[2]_INST_0_i_3_n_0 ),
        .I3(wordsize[1]),
        .I4(\rd[2]_INST_0_i_4_n_0 ),
        .I5(\rd[23]_INST_0_i_5_n_0 ),
        .O(\rd[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[2]_INST_0_i_2 
       (.I0(Rdata_mem[18]),
        .I1(p_0_in),
        .I2(Rdata_mem[2]),
        .O(\rd[2]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[2]_INST_0_i_3 
       (.I0(Rdata_mem[26]),
        .I1(p_0_in),
        .I2(Rdata_mem[10]),
        .O(\rd[2]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd[2]_INST_0_i_4 
       (.I0(Rdata_mem[2]),
        .I1(wordsize[0]),
        .O(\rd[2]_INST_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[30]_INST_0 
       (.I0(\rd[30]_INST_0_i_1_n_0 ),
        .O(rd[30]));
  LUT6 #(
    .INIT(64'h0020002000202222)) 
    \rd[30]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(Rdata_mem[30]),
        .I3(\rd[31]_INST_0_i_4_n_0 ),
        .I4(\rd[31]_INST_0_i_2_n_0 ),
        .I5(\rd[31]_INST_0_i_3_n_0 ),
        .O(\rd[30]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[31]_INST_0 
       (.I0(\rd[31]_INST_0_i_1_n_0 ),
        .O(rd[31]));
  LUT6 #(
    .INIT(64'h0002222200020002)) 
    \rd[31]_INST_0_i_1 
       (.I0(W_R[0]),
        .I1(W_R[1]),
        .I2(\rd[31]_INST_0_i_2_n_0 ),
        .I3(\rd[31]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_4_n_0 ),
        .I5(Rdata_mem[31]),
        .O(\rd[31]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h000EEE0E)) 
    \rd[31]_INST_0_i_2 
       (.I0(align_INST_0_i_1_n_7),
        .I1(wordsize[0]),
        .I2(Rdata_mem[15]),
        .I3(p_0_in),
        .I4(Rdata_mem[31]),
        .O(\rd[31]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABABF)) 
    \rd[31]_INST_0_i_3 
       (.I0(\rd[15]_INST_0_i_6_n_0 ),
        .I1(Rdata_mem[23]),
        .I2(p_0_in),
        .I3(Rdata_mem[7]),
        .I4(wordsize[0]),
        .I5(align_INST_0_i_1_n_7),
        .O(\rd[31]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rd[31]_INST_0_i_4 
       (.I0(wordsize[0]),
        .I1(wordsize[1]),
        .O(\rd[31]_INST_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[3]_INST_0 
       (.I0(\rd[3]_INST_0_i_1_n_0 ),
        .O(rd[3]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rd[3]_INST_0_i_1 
       (.I0(\rd[3]_INST_0_i_2_n_0 ),
        .I1(\rd[7]_INST_0_i_2_n_0 ),
        .I2(\rd[3]_INST_0_i_3_n_0 ),
        .I3(wordsize[1]),
        .I4(\rd[3]_INST_0_i_4_n_0 ),
        .I5(\rd[23]_INST_0_i_5_n_0 ),
        .O(\rd[3]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[3]_INST_0_i_2 
       (.I0(Rdata_mem[19]),
        .I1(p_0_in),
        .I2(Rdata_mem[3]),
        .O(\rd[3]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[3]_INST_0_i_3 
       (.I0(Rdata_mem[27]),
        .I1(p_0_in),
        .I2(Rdata_mem[11]),
        .O(\rd[3]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd[3]_INST_0_i_4 
       (.I0(Rdata_mem[3]),
        .I1(wordsize[0]),
        .O(\rd[3]_INST_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[4]_INST_0 
       (.I0(\rd[4]_INST_0_i_1_n_0 ),
        .O(rd[4]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rd[4]_INST_0_i_1 
       (.I0(\rd[4]_INST_0_i_2_n_0 ),
        .I1(\rd[7]_INST_0_i_2_n_0 ),
        .I2(\rd[4]_INST_0_i_3_n_0 ),
        .I3(wordsize[1]),
        .I4(\rd[4]_INST_0_i_4_n_0 ),
        .I5(\rd[23]_INST_0_i_5_n_0 ),
        .O(\rd[4]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[4]_INST_0_i_2 
       (.I0(Rdata_mem[20]),
        .I1(p_0_in),
        .I2(Rdata_mem[4]),
        .O(\rd[4]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[4]_INST_0_i_3 
       (.I0(Rdata_mem[28]),
        .I1(p_0_in),
        .I2(Rdata_mem[12]),
        .O(\rd[4]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd[4]_INST_0_i_4 
       (.I0(Rdata_mem[4]),
        .I1(wordsize[0]),
        .O(\rd[4]_INST_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[5]_INST_0 
       (.I0(\rd[5]_INST_0_i_1_n_0 ),
        .O(rd[5]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rd[5]_INST_0_i_1 
       (.I0(\rd[5]_INST_0_i_2_n_0 ),
        .I1(\rd[7]_INST_0_i_2_n_0 ),
        .I2(\rd[5]_INST_0_i_3_n_0 ),
        .I3(wordsize[1]),
        .I4(\rd[5]_INST_0_i_4_n_0 ),
        .I5(\rd[23]_INST_0_i_5_n_0 ),
        .O(\rd[5]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[5]_INST_0_i_2 
       (.I0(Rdata_mem[21]),
        .I1(p_0_in),
        .I2(Rdata_mem[5]),
        .O(\rd[5]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[5]_INST_0_i_3 
       (.I0(Rdata_mem[29]),
        .I1(p_0_in),
        .I2(Rdata_mem[13]),
        .O(\rd[5]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd[5]_INST_0_i_4 
       (.I0(Rdata_mem[5]),
        .I1(wordsize[0]),
        .O(\rd[5]_INST_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[6]_INST_0 
       (.I0(\rd[6]_INST_0_i_1_n_0 ),
        .O(rd[6]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rd[6]_INST_0_i_1 
       (.I0(\rd[6]_INST_0_i_2_n_0 ),
        .I1(\rd[7]_INST_0_i_2_n_0 ),
        .I2(\rd[6]_INST_0_i_3_n_0 ),
        .I3(wordsize[1]),
        .I4(\rd[6]_INST_0_i_4_n_0 ),
        .I5(\rd[23]_INST_0_i_5_n_0 ),
        .O(\rd[6]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[6]_INST_0_i_2 
       (.I0(Rdata_mem[22]),
        .I1(p_0_in),
        .I2(Rdata_mem[6]),
        .O(\rd[6]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd[6]_INST_0_i_3 
       (.I0(Rdata_mem[30]),
        .I1(p_0_in),
        .I2(Rdata_mem[14]),
        .O(\rd[6]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd[6]_INST_0_i_4 
       (.I0(Rdata_mem[6]),
        .I1(wordsize[0]),
        .O(\rd[6]_INST_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[7]_INST_0 
       (.I0(Rdataq[7]),
        .O(rd[7]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rd[7]_INST_0_i_1 
       (.I0(\rd[15]_INST_0_i_5_n_0 ),
        .I1(\rd[7]_INST_0_i_2_n_0 ),
        .I2(\rd[15]_INST_0_i_3_n_0 ),
        .I3(wordsize[1]),
        .I4(\rd[7]_INST_0_i_3_n_0 ),
        .I5(\rd[23]_INST_0_i_5_n_0 ),
        .O(Rdataq[7]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd[7]_INST_0_i_2 
       (.I0(align_INST_0_i_1_n_7),
        .I1(wordsize[0]),
        .O(\rd[7]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rd[7]_INST_0_i_3 
       (.I0(Rdata_mem[7]),
        .I1(wordsize[0]),
        .O(\rd[7]_INST_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[8]_INST_0 
       (.I0(\rd[8]_INST_0_i_1_n_0 ),
        .O(rd[8]));
  LUT6 #(
    .INIT(64'h4444444454545455)) 
    \rd[8]_INST_0_i_1 
       (.I0(\rd[23]_INST_0_i_5_n_0 ),
        .I1(\rd[8]_INST_0_i_2_n_0 ),
        .I2(\rd[15]_INST_0_i_3_n_0 ),
        .I3(wordsize[0]),
        .I4(align_INST_0_i_1_n_7),
        .I5(\rd[14]_INST_0_i_3_n_0 ),
        .O(\rd[8]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h0FB00080)) 
    \rd[8]_INST_0_i_2 
       (.I0(Rdata_mem[24]),
        .I1(p_0_in),
        .I2(wordsize[0]),
        .I3(wordsize[1]),
        .I4(Rdata_mem[8]),
        .O(\rd[8]_INST_0_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[9]_INST_0 
       (.I0(\rd[9]_INST_0_i_1_n_0 ),
        .O(rd[9]));
  LUT6 #(
    .INIT(64'h4444444454545455)) 
    \rd[9]_INST_0_i_1 
       (.I0(\rd[23]_INST_0_i_5_n_0 ),
        .I1(\rd[9]_INST_0_i_2_n_0 ),
        .I2(\rd[15]_INST_0_i_3_n_0 ),
        .I3(wordsize[0]),
        .I4(align_INST_0_i_1_n_7),
        .I5(\rd[14]_INST_0_i_3_n_0 ),
        .O(\rd[9]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h0FB00080)) 
    \rd[9]_INST_0_i_2 
       (.I0(Rdata_mem[25]),
        .I1(p_0_in),
        .I2(wordsize[0]),
        .I3(wordsize[1]),
        .I4(Rdata_mem[9]),
        .O(\rd[9]_INST_0_i_2_n_0 ));
endmodule

(* BITS_BOOTH = "16" *) (* COUNT_BIT = "5" *) 
module MULT
   (clk,
    reset,
    Enable,
    rs1,
    rs2,
    codif,
    rd,
    is_oper,
    Done,
    enz_0,
    enz_1,
    enz_2,
    enz_3,
    enz_4,
    enz_5,
    enz_6,
    enz_7,
    enz_8,
    enz_9,
    enz_10,
    enz_11,
    enz_12,
    enz_13,
    enz_14,
    enz_15,
    enz_16,
    enz_17,
    enz_18,
    enz_19,
    enz_20,
    enz_21,
    enz_22,
    enz_23,
    enz_24,
    enz_25,
    enz_26,
    enz_27,
    enz_28,
    enz_29,
    enz_30,
    enz_31);
  input clk;
  input reset;
  input Enable;
  input [31:0]rs1;
  input [31:0]rs2;
  input [11:0]codif;
  output [31:0]rd;
  output is_oper;
  output Done;
  output enz_0;
  output enz_1;
  output enz_2;
  output enz_3;
  output enz_4;
  output enz_5;
  output enz_6;
  output enz_7;
  output enz_8;
  output enz_9;
  output enz_10;
  output enz_11;
  output enz_12;
  output enz_13;
  output enz_14;
  output enz_15;
  output enz_16;
  output enz_17;
  output enz_18;
  output enz_19;
  output enz_20;
  output enz_21;
  output enz_22;
  output enz_23;
  output enz_24;
  output enz_25;
  output enz_26;
  output enz_27;
  output enz_28;
  output enz_29;
  output enz_30;
  output enz_31;

  wire Done;
  wire Enable;
  wire EnableMul;
  wire [63:15]Out;
  wire Out10;
  wire [2:0]OutFSM1;
  wire [2:0]OutFSM2;
  wire [2:0]OutFSM3;
  wire [16:0]R10;
  wire [16:0]R20;
  wire Ready;
  wire [33:0]Z0;
  wire [35:0]Z1;
  wire [33:0]Z2;
  wire clk;
  wire [11:0]codif;
  wire \cont1[4]_i_1_n_0 ;
  wire [4:0]cont1_reg__0;
  wire \cont2[4]_i_1_n_0 ;
  wire [4:0]cont2_reg__0;
  wire \cont3[4]_i_1_n_0 ;
  wire [4:0]cont3_reg__0;
  wire [31:0]data0;
  wire enz_31;
  wire enz_31_INST_0_i_1_n_0;
  wire enz_31_INST_0_i_2_n_0;
  wire [31:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire [4:0]p_0_in__2;
  wire [63:1]p_1_in;
  wire [15:0]p_1_in1_in;
  wire [31:0]rd;
  wire \rd[0]_INST_0_i_1_n_0 ;
  wire \rd[10]_INST_0_i_1_n_0 ;
  wire \rd[11]_INST_0_i_1_n_0 ;
  wire \rd[12]_INST_0_i_1_n_0 ;
  wire \rd[13]_INST_0_i_1_n_0 ;
  wire \rd[14]_INST_0_i_1_n_0 ;
  wire \rd[15]_INST_0_i_1_n_0 ;
  wire \rd[16]_INST_0_i_1_n_0 ;
  wire \rd[17]_INST_0_i_1_n_0 ;
  wire \rd[18]_INST_0_i_1_n_0 ;
  wire \rd[19]_INST_0_i_1_n_0 ;
  wire \rd[1]_INST_0_i_1_n_0 ;
  wire \rd[20]_INST_0_i_1_n_0 ;
  wire \rd[21]_INST_0_i_1_n_0 ;
  wire \rd[22]_INST_0_i_1_n_0 ;
  wire \rd[23]_INST_0_i_1_n_0 ;
  wire \rd[24]_INST_0_i_1_n_0 ;
  wire \rd[25]_INST_0_i_1_n_0 ;
  wire \rd[26]_INST_0_i_1_n_0 ;
  wire \rd[27]_INST_0_i_1_n_0 ;
  wire \rd[28]_INST_0_i_1_n_0 ;
  wire \rd[29]_INST_0_i_1_n_0 ;
  wire \rd[2]_INST_0_i_1_n_0 ;
  wire \rd[30]_INST_0_i_1_n_0 ;
  wire \rd[31]_INST_0_i_1_n_0 ;
  wire \rd[3]_INST_0_i_1_n_0 ;
  wire \rd[4]_INST_0_i_1_n_0 ;
  wire \rd[5]_INST_0_i_1_n_0 ;
  wire \rd[6]_INST_0_i_1_n_0 ;
  wire \rd[7]_INST_0_i_1_n_0 ;
  wire \rd[8]_INST_0_i_1_n_0 ;
  wire \rd[9]_INST_0_i_1_n_0 ;
  wire [63:1]rdu0;
  wire \rdu[12]_i_3_n_0 ;
  wire \rdu[12]_i_4_n_0 ;
  wire \rdu[12]_i_5_n_0 ;
  wire \rdu[12]_i_6_n_0 ;
  wire \rdu[16]_i_3_n_0 ;
  wire \rdu[16]_i_4_n_0 ;
  wire \rdu[16]_i_5_n_0 ;
  wire \rdu[16]_i_6_n_0 ;
  wire \rdu[18]_i_3_n_0 ;
  wire \rdu[18]_i_4_n_0 ;
  wire \rdu[18]_i_5_n_0 ;
  wire \rdu[18]_i_6_n_0 ;
  wire \rdu[20]_i_3_n_0 ;
  wire \rdu[20]_i_4_n_0 ;
  wire \rdu[20]_i_5_n_0 ;
  wire \rdu[20]_i_6_n_0 ;
  wire \rdu[22]_i_10_n_0 ;
  wire \rdu[22]_i_11_n_0 ;
  wire \rdu[22]_i_12_n_0 ;
  wire \rdu[22]_i_13_n_0 ;
  wire \rdu[22]_i_14_n_0 ;
  wire \rdu[22]_i_3_n_0 ;
  wire \rdu[22]_i_4_n_0 ;
  wire \rdu[22]_i_5_n_0 ;
  wire \rdu[22]_i_6_n_0 ;
  wire \rdu[22]_i_8_n_0 ;
  wire \rdu[22]_i_9_n_0 ;
  wire \rdu[24]_i_3_n_0 ;
  wire \rdu[24]_i_4_n_0 ;
  wire \rdu[24]_i_5_n_0 ;
  wire \rdu[24]_i_6_n_0 ;
  wire \rdu[26]_i_10_n_0 ;
  wire \rdu[26]_i_11_n_0 ;
  wire \rdu[26]_i_12_n_0 ;
  wire \rdu[26]_i_13_n_0 ;
  wire \rdu[26]_i_14_n_0 ;
  wire \rdu[26]_i_15_n_0 ;
  wire \rdu[26]_i_3_n_0 ;
  wire \rdu[26]_i_4_n_0 ;
  wire \rdu[26]_i_5_n_0 ;
  wire \rdu[26]_i_6_n_0 ;
  wire \rdu[26]_i_8_n_0 ;
  wire \rdu[26]_i_9_n_0 ;
  wire \rdu[28]_i_3_n_0 ;
  wire \rdu[28]_i_4_n_0 ;
  wire \rdu[28]_i_5_n_0 ;
  wire \rdu[28]_i_6_n_0 ;
  wire \rdu[30]_i_10_n_0 ;
  wire \rdu[30]_i_11_n_0 ;
  wire \rdu[30]_i_12_n_0 ;
  wire \rdu[30]_i_13_n_0 ;
  wire \rdu[30]_i_14_n_0 ;
  wire \rdu[30]_i_15_n_0 ;
  wire \rdu[30]_i_3_n_0 ;
  wire \rdu[30]_i_4_n_0 ;
  wire \rdu[30]_i_5_n_0 ;
  wire \rdu[30]_i_6_n_0 ;
  wire \rdu[30]_i_8_n_0 ;
  wire \rdu[30]_i_9_n_0 ;
  wire \rdu[32]_i_3_n_0 ;
  wire \rdu[32]_i_4_n_0 ;
  wire \rdu[32]_i_5_n_0 ;
  wire \rdu[32]_i_6_n_0 ;
  wire \rdu[34]_i_10_n_0 ;
  wire \rdu[34]_i_11_n_0 ;
  wire \rdu[34]_i_12_n_0 ;
  wire \rdu[34]_i_13_n_0 ;
  wire \rdu[34]_i_14_n_0 ;
  wire \rdu[34]_i_15_n_0 ;
  wire \rdu[34]_i_16_n_0 ;
  wire \rdu[34]_i_17_n_0 ;
  wire \rdu[34]_i_3_n_0 ;
  wire \rdu[34]_i_4_n_0 ;
  wire \rdu[34]_i_5_n_0 ;
  wire \rdu[34]_i_6_n_0 ;
  wire \rdu[34]_i_7_n_0 ;
  wire \rdu[34]_i_8_n_0 ;
  wire \rdu[36]_i_3_n_0 ;
  wire \rdu[36]_i_4_n_0 ;
  wire \rdu[36]_i_5_n_0 ;
  wire \rdu[36]_i_6_n_0 ;
  wire \rdu[38]_i_10_n_0 ;
  wire \rdu[38]_i_12_n_0 ;
  wire \rdu[38]_i_13_n_0 ;
  wire \rdu[38]_i_14_n_0 ;
  wire \rdu[38]_i_15_n_0 ;
  wire \rdu[38]_i_16_n_0 ;
  wire \rdu[38]_i_17_n_0 ;
  wire \rdu[38]_i_18_n_0 ;
  wire \rdu[38]_i_19_n_0 ;
  wire \rdu[38]_i_20_n_0 ;
  wire \rdu[38]_i_3_n_0 ;
  wire \rdu[38]_i_4_n_0 ;
  wire \rdu[38]_i_5_n_0 ;
  wire \rdu[38]_i_6_n_0 ;
  wire \rdu[38]_i_7_n_0 ;
  wire \rdu[38]_i_8_n_0 ;
  wire \rdu[38]_i_9_n_0 ;
  wire \rdu[40]_i_3_n_0 ;
  wire \rdu[40]_i_4_n_0 ;
  wire \rdu[40]_i_5_n_0 ;
  wire \rdu[40]_i_6_n_0 ;
  wire \rdu[42]_i_10_n_0 ;
  wire \rdu[42]_i_12_n_0 ;
  wire \rdu[42]_i_13_n_0 ;
  wire \rdu[42]_i_14_n_0 ;
  wire \rdu[42]_i_15_n_0 ;
  wire \rdu[42]_i_16_n_0 ;
  wire \rdu[42]_i_17_n_0 ;
  wire \rdu[42]_i_18_n_0 ;
  wire \rdu[42]_i_19_n_0 ;
  wire \rdu[42]_i_3_n_0 ;
  wire \rdu[42]_i_4_n_0 ;
  wire \rdu[42]_i_5_n_0 ;
  wire \rdu[42]_i_6_n_0 ;
  wire \rdu[42]_i_7_n_0 ;
  wire \rdu[42]_i_8_n_0 ;
  wire \rdu[42]_i_9_n_0 ;
  wire \rdu[44]_i_3_n_0 ;
  wire \rdu[44]_i_4_n_0 ;
  wire \rdu[44]_i_5_n_0 ;
  wire \rdu[44]_i_6_n_0 ;
  wire \rdu[46]_i_10_n_0 ;
  wire \rdu[46]_i_12_n_0 ;
  wire \rdu[46]_i_13_n_0 ;
  wire \rdu[46]_i_14_n_0 ;
  wire \rdu[46]_i_15_n_0 ;
  wire \rdu[46]_i_16_n_0 ;
  wire \rdu[46]_i_17_n_0 ;
  wire \rdu[46]_i_18_n_0 ;
  wire \rdu[46]_i_19_n_0 ;
  wire \rdu[46]_i_3_n_0 ;
  wire \rdu[46]_i_4_n_0 ;
  wire \rdu[46]_i_5_n_0 ;
  wire \rdu[46]_i_6_n_0 ;
  wire \rdu[46]_i_7_n_0 ;
  wire \rdu[46]_i_8_n_0 ;
  wire \rdu[46]_i_9_n_0 ;
  wire \rdu[48]_i_3_n_0 ;
  wire \rdu[48]_i_4_n_0 ;
  wire \rdu[48]_i_5_n_0 ;
  wire \rdu[48]_i_6_n_0 ;
  wire \rdu[4]_i_3_n_0 ;
  wire \rdu[4]_i_4_n_0 ;
  wire \rdu[4]_i_5_n_0 ;
  wire \rdu[4]_i_6_n_0 ;
  wire \rdu[4]_i_7_n_0 ;
  wire \rdu[50]_i_10_n_0 ;
  wire \rdu[50]_i_12_n_0 ;
  wire \rdu[50]_i_13_n_0 ;
  wire \rdu[50]_i_14_n_0 ;
  wire \rdu[50]_i_15_n_0 ;
  wire \rdu[50]_i_16_n_0 ;
  wire \rdu[50]_i_17_n_0 ;
  wire \rdu[50]_i_18_n_0 ;
  wire \rdu[50]_i_19_n_0 ;
  wire \rdu[50]_i_3_n_0 ;
  wire \rdu[50]_i_4_n_0 ;
  wire \rdu[50]_i_5_n_0 ;
  wire \rdu[50]_i_6_n_0 ;
  wire \rdu[50]_i_7_n_0 ;
  wire \rdu[50]_i_8_n_0 ;
  wire \rdu[50]_i_9_n_0 ;
  wire \rdu[52]_i_3_n_0 ;
  wire \rdu[52]_i_4_n_0 ;
  wire \rdu[52]_i_5_n_0 ;
  wire \rdu[52]_i_6_n_0 ;
  wire \rdu[54]_i_11_n_0 ;
  wire \rdu[54]_i_12_n_0 ;
  wire \rdu[54]_i_13_n_0 ;
  wire \rdu[54]_i_14_n_0 ;
  wire \rdu[54]_i_15_n_0 ;
  wire \rdu[54]_i_16_n_0 ;
  wire \rdu[54]_i_17_n_0 ;
  wire \rdu[54]_i_3_n_0 ;
  wire \rdu[54]_i_4_n_0 ;
  wire \rdu[54]_i_5_n_0 ;
  wire \rdu[54]_i_6_n_0 ;
  wire \rdu[54]_i_7_n_0 ;
  wire \rdu[54]_i_8_n_0 ;
  wire \rdu[54]_i_9_n_0 ;
  wire \rdu[56]_i_3_n_0 ;
  wire \rdu[56]_i_4_n_0 ;
  wire \rdu[56]_i_5_n_0 ;
  wire \rdu[56]_i_6_n_0 ;
  wire \rdu[58]_i_3_n_0 ;
  wire \rdu[58]_i_4_n_0 ;
  wire \rdu[58]_i_5_n_0 ;
  wire \rdu[58]_i_6_n_0 ;
  wire \rdu[60]_i_3_n_0 ;
  wire \rdu[60]_i_4_n_0 ;
  wire \rdu[60]_i_5_n_0 ;
  wire \rdu[60]_i_6_n_0 ;
  wire \rdu[62]_i_3_n_0 ;
  wire \rdu[62]_i_4_n_0 ;
  wire \rdu[62]_i_5_n_0 ;
  wire \rdu[62]_i_6_n_0 ;
  wire \rdu[63]_i_1_n_0 ;
  wire \rdu[63]_i_4_n_0 ;
  wire \rdu[63]_i_6_n_0 ;
  wire \rdu[63]_i_7_n_0 ;
  wire \rdu[63]_i_8_n_0 ;
  wire \rdu[63]_i_9_n_0 ;
  wire \rdu[8]_i_3_n_0 ;
  wire \rdu[8]_i_4_n_0 ;
  wire \rdu[8]_i_5_n_0 ;
  wire \rdu[8]_i_6_n_0 ;
  wire \rdu_reg[12]_i_2_n_0 ;
  wire \rdu_reg[12]_i_2_n_1 ;
  wire \rdu_reg[12]_i_2_n_2 ;
  wire \rdu_reg[12]_i_2_n_3 ;
  wire \rdu_reg[16]_i_2_n_0 ;
  wire \rdu_reg[16]_i_2_n_1 ;
  wire \rdu_reg[16]_i_2_n_2 ;
  wire \rdu_reg[16]_i_2_n_3 ;
  wire \rdu_reg[18]_i_2_n_0 ;
  wire \rdu_reg[18]_i_2_n_1 ;
  wire \rdu_reg[18]_i_2_n_2 ;
  wire \rdu_reg[18]_i_2_n_3 ;
  wire \rdu_reg[20]_i_2_n_0 ;
  wire \rdu_reg[20]_i_2_n_1 ;
  wire \rdu_reg[20]_i_2_n_2 ;
  wire \rdu_reg[20]_i_2_n_3 ;
  wire \rdu_reg[22]_i_2_n_0 ;
  wire \rdu_reg[22]_i_2_n_1 ;
  wire \rdu_reg[22]_i_2_n_2 ;
  wire \rdu_reg[22]_i_2_n_3 ;
  wire \rdu_reg[22]_i_7_n_0 ;
  wire \rdu_reg[22]_i_7_n_1 ;
  wire \rdu_reg[22]_i_7_n_2 ;
  wire \rdu_reg[22]_i_7_n_3 ;
  wire \rdu_reg[22]_i_7_n_4 ;
  wire \rdu_reg[22]_i_7_n_5 ;
  wire \rdu_reg[22]_i_7_n_6 ;
  wire \rdu_reg[22]_i_7_n_7 ;
  wire \rdu_reg[24]_i_2_n_0 ;
  wire \rdu_reg[24]_i_2_n_1 ;
  wire \rdu_reg[24]_i_2_n_2 ;
  wire \rdu_reg[24]_i_2_n_3 ;
  wire \rdu_reg[26]_i_2_n_0 ;
  wire \rdu_reg[26]_i_2_n_1 ;
  wire \rdu_reg[26]_i_2_n_2 ;
  wire \rdu_reg[26]_i_2_n_3 ;
  wire \rdu_reg[26]_i_7_n_0 ;
  wire \rdu_reg[26]_i_7_n_1 ;
  wire \rdu_reg[26]_i_7_n_2 ;
  wire \rdu_reg[26]_i_7_n_3 ;
  wire \rdu_reg[26]_i_7_n_4 ;
  wire \rdu_reg[26]_i_7_n_5 ;
  wire \rdu_reg[26]_i_7_n_6 ;
  wire \rdu_reg[26]_i_7_n_7 ;
  wire \rdu_reg[28]_i_2_n_0 ;
  wire \rdu_reg[28]_i_2_n_1 ;
  wire \rdu_reg[28]_i_2_n_2 ;
  wire \rdu_reg[28]_i_2_n_3 ;
  wire \rdu_reg[30]_i_2_n_0 ;
  wire \rdu_reg[30]_i_2_n_1 ;
  wire \rdu_reg[30]_i_2_n_2 ;
  wire \rdu_reg[30]_i_2_n_3 ;
  wire \rdu_reg[30]_i_7_n_0 ;
  wire \rdu_reg[30]_i_7_n_1 ;
  wire \rdu_reg[30]_i_7_n_2 ;
  wire \rdu_reg[30]_i_7_n_3 ;
  wire \rdu_reg[30]_i_7_n_4 ;
  wire \rdu_reg[30]_i_7_n_5 ;
  wire \rdu_reg[30]_i_7_n_6 ;
  wire \rdu_reg[30]_i_7_n_7 ;
  wire \rdu_reg[32]_i_2_n_0 ;
  wire \rdu_reg[32]_i_2_n_1 ;
  wire \rdu_reg[32]_i_2_n_2 ;
  wire \rdu_reg[32]_i_2_n_3 ;
  wire \rdu_reg[34]_i_2_n_0 ;
  wire \rdu_reg[34]_i_2_n_1 ;
  wire \rdu_reg[34]_i_2_n_2 ;
  wire \rdu_reg[34]_i_2_n_3 ;
  wire \rdu_reg[34]_i_9_n_0 ;
  wire \rdu_reg[34]_i_9_n_1 ;
  wire \rdu_reg[34]_i_9_n_2 ;
  wire \rdu_reg[34]_i_9_n_3 ;
  wire \rdu_reg[34]_i_9_n_4 ;
  wire \rdu_reg[34]_i_9_n_5 ;
  wire \rdu_reg[34]_i_9_n_6 ;
  wire \rdu_reg[34]_i_9_n_7 ;
  wire \rdu_reg[36]_i_2_n_0 ;
  wire \rdu_reg[36]_i_2_n_1 ;
  wire \rdu_reg[36]_i_2_n_2 ;
  wire \rdu_reg[36]_i_2_n_3 ;
  wire \rdu_reg[38]_i_11_n_0 ;
  wire \rdu_reg[38]_i_11_n_1 ;
  wire \rdu_reg[38]_i_11_n_2 ;
  wire \rdu_reg[38]_i_11_n_3 ;
  wire \rdu_reg[38]_i_11_n_4 ;
  wire \rdu_reg[38]_i_11_n_5 ;
  wire \rdu_reg[38]_i_11_n_6 ;
  wire \rdu_reg[38]_i_11_n_7 ;
  wire \rdu_reg[38]_i_2_n_0 ;
  wire \rdu_reg[38]_i_2_n_1 ;
  wire \rdu_reg[38]_i_2_n_2 ;
  wire \rdu_reg[38]_i_2_n_3 ;
  wire \rdu_reg[40]_i_2_n_0 ;
  wire \rdu_reg[40]_i_2_n_1 ;
  wire \rdu_reg[40]_i_2_n_2 ;
  wire \rdu_reg[40]_i_2_n_3 ;
  wire \rdu_reg[42]_i_11_n_0 ;
  wire \rdu_reg[42]_i_11_n_1 ;
  wire \rdu_reg[42]_i_11_n_2 ;
  wire \rdu_reg[42]_i_11_n_3 ;
  wire \rdu_reg[42]_i_11_n_4 ;
  wire \rdu_reg[42]_i_11_n_5 ;
  wire \rdu_reg[42]_i_11_n_6 ;
  wire \rdu_reg[42]_i_11_n_7 ;
  wire \rdu_reg[42]_i_2_n_0 ;
  wire \rdu_reg[42]_i_2_n_1 ;
  wire \rdu_reg[42]_i_2_n_2 ;
  wire \rdu_reg[42]_i_2_n_3 ;
  wire \rdu_reg[44]_i_2_n_0 ;
  wire \rdu_reg[44]_i_2_n_1 ;
  wire \rdu_reg[44]_i_2_n_2 ;
  wire \rdu_reg[44]_i_2_n_3 ;
  wire \rdu_reg[46]_i_11_n_0 ;
  wire \rdu_reg[46]_i_11_n_1 ;
  wire \rdu_reg[46]_i_11_n_2 ;
  wire \rdu_reg[46]_i_11_n_3 ;
  wire \rdu_reg[46]_i_11_n_4 ;
  wire \rdu_reg[46]_i_11_n_5 ;
  wire \rdu_reg[46]_i_11_n_6 ;
  wire \rdu_reg[46]_i_11_n_7 ;
  wire \rdu_reg[46]_i_2_n_0 ;
  wire \rdu_reg[46]_i_2_n_1 ;
  wire \rdu_reg[46]_i_2_n_2 ;
  wire \rdu_reg[46]_i_2_n_3 ;
  wire \rdu_reg[48]_i_2_n_0 ;
  wire \rdu_reg[48]_i_2_n_1 ;
  wire \rdu_reg[48]_i_2_n_2 ;
  wire \rdu_reg[48]_i_2_n_3 ;
  wire \rdu_reg[4]_i_2_n_0 ;
  wire \rdu_reg[4]_i_2_n_1 ;
  wire \rdu_reg[4]_i_2_n_2 ;
  wire \rdu_reg[4]_i_2_n_3 ;
  wire \rdu_reg[50]_i_11_n_0 ;
  wire \rdu_reg[50]_i_11_n_1 ;
  wire \rdu_reg[50]_i_11_n_2 ;
  wire \rdu_reg[50]_i_11_n_3 ;
  wire \rdu_reg[50]_i_11_n_4 ;
  wire \rdu_reg[50]_i_11_n_5 ;
  wire \rdu_reg[50]_i_11_n_6 ;
  wire \rdu_reg[50]_i_11_n_7 ;
  wire \rdu_reg[50]_i_2_n_0 ;
  wire \rdu_reg[50]_i_2_n_1 ;
  wire \rdu_reg[50]_i_2_n_2 ;
  wire \rdu_reg[50]_i_2_n_3 ;
  wire \rdu_reg[52]_i_2_n_0 ;
  wire \rdu_reg[52]_i_2_n_1 ;
  wire \rdu_reg[52]_i_2_n_2 ;
  wire \rdu_reg[52]_i_2_n_3 ;
  wire \rdu_reg[54]_i_10_n_1 ;
  wire \rdu_reg[54]_i_10_n_2 ;
  wire \rdu_reg[54]_i_10_n_3 ;
  wire \rdu_reg[54]_i_10_n_4 ;
  wire \rdu_reg[54]_i_10_n_5 ;
  wire \rdu_reg[54]_i_10_n_7 ;
  wire \rdu_reg[54]_i_2_n_0 ;
  wire \rdu_reg[54]_i_2_n_1 ;
  wire \rdu_reg[54]_i_2_n_2 ;
  wire \rdu_reg[54]_i_2_n_3 ;
  wire \rdu_reg[56]_i_2_n_0 ;
  wire \rdu_reg[56]_i_2_n_1 ;
  wire \rdu_reg[56]_i_2_n_2 ;
  wire \rdu_reg[56]_i_2_n_3 ;
  wire \rdu_reg[58]_i_2_n_0 ;
  wire \rdu_reg[58]_i_2_n_1 ;
  wire \rdu_reg[58]_i_2_n_2 ;
  wire \rdu_reg[58]_i_2_n_3 ;
  wire \rdu_reg[60]_i_2_n_0 ;
  wire \rdu_reg[60]_i_2_n_1 ;
  wire \rdu_reg[60]_i_2_n_2 ;
  wire \rdu_reg[60]_i_2_n_3 ;
  wire \rdu_reg[62]_i_2_n_0 ;
  wire \rdu_reg[62]_i_2_n_1 ;
  wire \rdu_reg[62]_i_2_n_2 ;
  wire \rdu_reg[62]_i_2_n_3 ;
  wire \rdu_reg[63]_i_5_n_2 ;
  wire \rdu_reg[63]_i_5_n_3 ;
  wire \rdu_reg[8]_i_2_n_0 ;
  wire \rdu_reg[8]_i_2_n_1 ;
  wire \rdu_reg[8]_i_2_n_2 ;
  wire \rdu_reg[8]_i_2_n_3 ;
  wire \rdu_reg_n_0_[0] ;
  wire \rdu_reg_n_0_[10] ;
  wire \rdu_reg_n_0_[11] ;
  wire \rdu_reg_n_0_[12] ;
  wire \rdu_reg_n_0_[13] ;
  wire \rdu_reg_n_0_[14] ;
  wire \rdu_reg_n_0_[15] ;
  wire \rdu_reg_n_0_[16] ;
  wire \rdu_reg_n_0_[17] ;
  wire \rdu_reg_n_0_[18] ;
  wire \rdu_reg_n_0_[19] ;
  wire \rdu_reg_n_0_[1] ;
  wire \rdu_reg_n_0_[20] ;
  wire \rdu_reg_n_0_[21] ;
  wire \rdu_reg_n_0_[22] ;
  wire \rdu_reg_n_0_[23] ;
  wire \rdu_reg_n_0_[24] ;
  wire \rdu_reg_n_0_[25] ;
  wire \rdu_reg_n_0_[26] ;
  wire \rdu_reg_n_0_[27] ;
  wire \rdu_reg_n_0_[28] ;
  wire \rdu_reg_n_0_[29] ;
  wire \rdu_reg_n_0_[2] ;
  wire \rdu_reg_n_0_[30] ;
  wire \rdu_reg_n_0_[31] ;
  wire \rdu_reg_n_0_[3] ;
  wire \rdu_reg_n_0_[4] ;
  wire \rdu_reg_n_0_[5] ;
  wire \rdu_reg_n_0_[6] ;
  wire \rdu_reg_n_0_[7] ;
  wire \rdu_reg_n_0_[8] ;
  wire \rdu_reg_n_0_[9] ;
  wire reset;
  wire [31:0]rs1;
  wire [31:0]rs2;
  wire [31:1]ss10;
  wire [31:1]ss20;
  wire u2_i_17_n_0;
  wire u2_i_18_n_0;
  wire u2_i_19_n_0;
  wire u2_i_20_n_0;
  wire u2_i_21_n_0;
  wire u2_i_22_n_0;
  wire u2_i_23_n_0;
  wire u2_i_24_n_0;
  wire u2_i_25_n_0;
  wire u2_i_26_n_0;
  wire u2_i_27_n_0;
  wire u2_i_28_n_0;
  wire u2_i_29_n_0;
  wire u2_i_30_n_0;
  wire u2_i_31_n_0;
  wire u2_i_32_n_0;
  wire u2_i_33_n_2;
  wire u2_i_33_n_3;
  wire u2_i_34_n_0;
  wire u2_i_35_n_0;
  wire u2_i_35_n_1;
  wire u2_i_35_n_2;
  wire u2_i_35_n_3;
  wire u2_i_36_n_0;
  wire u2_i_36_n_1;
  wire u2_i_36_n_2;
  wire u2_i_36_n_3;
  wire u2_i_37_n_0;
  wire u2_i_37_n_1;
  wire u2_i_37_n_2;
  wire u2_i_37_n_3;
  wire u2_i_38_n_0;
  wire u2_i_38_n_1;
  wire u2_i_38_n_2;
  wire u2_i_38_n_3;
  wire u2_i_39_n_2;
  wire u2_i_39_n_3;
  wire u2_i_40_n_0;
  wire u2_i_41_n_0;
  wire u2_i_41_n_1;
  wire u2_i_41_n_2;
  wire u2_i_41_n_3;
  wire u2_i_42_n_0;
  wire u2_i_42_n_1;
  wire u2_i_42_n_2;
  wire u2_i_42_n_3;
  wire u2_i_43_n_0;
  wire u2_i_43_n_1;
  wire u2_i_43_n_2;
  wire u2_i_43_n_3;
  wire u2_i_44_n_0;
  wire u2_i_44_n_1;
  wire u2_i_44_n_2;
  wire u2_i_44_n_3;
  wire u2_i_48_n_0;
  wire u2_i_65_n_0;
  wire u2_i_66_n_0;
  wire u2_i_67_n_0;
  wire u2_i_68_n_0;
  wire u2_i_69_n_0;
  wire u2_i_70_n_0;
  wire u2_i_71_n_0;
  wire u2_i_72_n_0;
  wire u2_i_73_n_0;
  wire u2_i_74_n_0;
  wire u2_i_75_n_0;
  wire u2_i_76_n_0;
  wire u2_i_77_n_0;
  wire u2_i_78_n_0;
  wire u2_i_79_n_0;
  wire u2_i_80_n_0;
  wire u2_i_81_n_0;
  wire u2_i_82_n_0;
  wire u2_i_83_n_0;
  wire u4_i_10_n_0;
  wire u4_i_10_n_1;
  wire u4_i_10_n_2;
  wire u4_i_10_n_3;
  wire u4_i_11_n_0;
  wire u4_i_12_n_0;
  wire u4_i_13_n_0;
  wire u4_i_14_n_0;
  wire u4_i_15_n_0;
  wire u4_i_16_n_0;
  wire u4_i_17_n_0;
  wire u4_i_18_n_0;
  wire u4_i_19_n_0;
  wire u4_i_20_n_0;
  wire u4_i_21_n_0;
  wire u4_i_22_n_0;
  wire u4_i_23_n_0;
  wire u4_i_24_n_0;
  wire u4_i_25_n_0;
  wire u4_i_26_n_0;
  wire u4_i_27_n_0;
  wire u4_i_28_n_0;
  wire u4_i_29_n_0;
  wire u4_i_2_n_0;
  wire u4_i_2_n_1;
  wire u4_i_2_n_2;
  wire u4_i_2_n_3;
  wire u4_i_30_n_0;
  wire u4_i_31_n_0;
  wire u4_i_32_n_0;
  wire u4_i_33_n_0;
  wire u4_i_34_n_0;
  wire u4_i_35_n_0;
  wire u4_i_36_n_0;
  wire u4_i_37_n_0;
  wire u4_i_38_n_0;
  wire u4_i_39_n_0;
  wire u4_i_3_n_0;
  wire u4_i_3_n_1;
  wire u4_i_3_n_2;
  wire u4_i_3_n_3;
  wire u4_i_40_n_0;
  wire u4_i_41_n_0;
  wire u4_i_42_n_0;
  wire u4_i_43_n_0;
  wire u4_i_44_n_0;
  wire u4_i_45_n_0;
  wire u4_i_46_n_0;
  wire u4_i_47_n_0;
  wire u4_i_48_n_0;
  wire u4_i_49_n_0;
  wire u4_i_4_n_0;
  wire u4_i_4_n_1;
  wire u4_i_4_n_2;
  wire u4_i_4_n_3;
  wire u4_i_50_n_0;
  wire u4_i_51_n_0;
  wire u4_i_52_n_0;
  wire u4_i_53_n_0;
  wire u4_i_54_n_0;
  wire u4_i_55_n_0;
  wire u4_i_56_n_0;
  wire u4_i_57_n_0;
  wire u4_i_58_n_0;
  wire u4_i_59_n_0;
  wire u4_i_5_n_0;
  wire u4_i_5_n_1;
  wire u4_i_5_n_2;
  wire u4_i_5_n_3;
  wire u4_i_60_n_0;
  wire u4_i_61_n_0;
  wire u4_i_62_n_0;
  wire u4_i_63_n_0;
  wire u4_i_64_n_0;
  wire u4_i_65_n_0;
  wire u4_i_66_n_0;
  wire u4_i_67_n_0;
  wire u4_i_68_n_0;
  wire u4_i_69_n_0;
  wire u4_i_70_n_0;
  wire u4_i_71_n_0;
  wire u4_i_72_n_0;
  wire u4_i_7_n_0;
  wire u4_i_7_n_1;
  wire u4_i_7_n_2;
  wire u4_i_7_n_3;
  wire u4_i_8_n_0;
  wire u4_i_8_n_1;
  wire u4_i_8_n_2;
  wire u4_i_8_n_3;
  wire u4_i_9_n_0;
  wire u4_i_9_n_1;
  wire u4_i_9_n_2;
  wire u4_i_9_n_3;
  wire u6_i_10_n_0;
  wire u6_i_11_n_0;
  wire u6_i_12_n_0;
  wire u6_i_13_n_0;
  wire u6_i_14_n_0;
  wire u6_i_15_n_0;
  wire u6_i_16_n_0;
  wire u6_i_17_n_0;
  wire u6_i_18_n_0;
  wire u6_i_19_n_0;
  wire u6_i_1_n_0;
  wire u6_i_20_n_0;
  wire u6_i_21_n_0;
  wire u6_i_22_n_0;
  wire u6_i_23_n_0;
  wire u6_i_24_n_0;
  wire u6_i_25_n_0;
  wire u6_i_26_n_0;
  wire u6_i_27_n_0;
  wire u6_i_28_n_0;
  wire u6_i_29_n_0;
  wire u6_i_2_n_0;
  wire u6_i_30_n_0;
  wire u6_i_31_n_0;
  wire u6_i_31_n_1;
  wire u6_i_31_n_2;
  wire u6_i_31_n_3;
  wire u6_i_32_n_0;
  wire u6_i_32_n_1;
  wire u6_i_32_n_2;
  wire u6_i_32_n_3;
  wire u6_i_33_n_0;
  wire u6_i_33_n_1;
  wire u6_i_33_n_2;
  wire u6_i_33_n_3;
  wire u6_i_34_n_0;
  wire u6_i_34_n_1;
  wire u6_i_34_n_2;
  wire u6_i_34_n_3;
  wire u6_i_35_n_0;
  wire u6_i_35_n_1;
  wire u6_i_35_n_2;
  wire u6_i_35_n_3;
  wire u6_i_36_n_0;
  wire u6_i_36_n_1;
  wire u6_i_36_n_2;
  wire u6_i_36_n_3;
  wire u6_i_3_n_0;
  wire u6_i_4_n_0;
  wire u6_i_50_n_0;
  wire u6_i_51_n_0;
  wire u6_i_52_n_0;
  wire u6_i_53_n_0;
  wire u6_i_54_n_0;
  wire u6_i_55_n_0;
  wire u6_i_56_n_0;
  wire u6_i_57_n_0;
  wire u6_i_58_n_0;
  wire u6_i_59_n_0;
  wire u6_i_5_n_0;
  wire u6_i_60_n_0;
  wire u6_i_61_n_0;
  wire u6_i_62_n_0;
  wire u6_i_6_n_0;
  wire u6_i_7_n_0;
  wire u6_i_8_n_0;
  wire u6_i_9_n_0;
  wire [3:3]\NLW_rdu_reg[54]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_rdu_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_rdu_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_rdu_reg[63]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_rdu_reg[63]_i_5_O_UNCONNECTED ;
  wire [3:2]NLW_u2_i_33_CO_UNCONNECTED;
  wire [3:3]NLW_u2_i_33_O_UNCONNECTED;
  wire [3:2]NLW_u2_i_39_CO_UNCONNECTED;
  wire [3:3]NLW_u2_i_39_O_UNCONNECTED;
  wire [3:1]NLW_u4_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_u4_i_1_O_UNCONNECTED;
  wire [3:1]NLW_u4_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_u4_i_6_O_UNCONNECTED;

  assign enz_0 = enz_31;
  assign enz_1 = enz_31;
  assign enz_10 = enz_31;
  assign enz_11 = enz_31;
  assign enz_12 = enz_31;
  assign enz_13 = enz_31;
  assign enz_14 = enz_31;
  assign enz_15 = enz_31;
  assign enz_16 = enz_31;
  assign enz_17 = enz_31;
  assign enz_18 = enz_31;
  assign enz_19 = enz_31;
  assign enz_2 = enz_31;
  assign enz_20 = enz_31;
  assign enz_21 = enz_31;
  assign enz_22 = enz_31;
  assign enz_23 = enz_31;
  assign enz_24 = enz_31;
  assign enz_25 = enz_31;
  assign enz_26 = enz_31;
  assign enz_27 = enz_31;
  assign enz_28 = enz_31;
  assign enz_29 = enz_31;
  assign enz_3 = enz_31;
  assign enz_30 = enz_31;
  assign enz_4 = enz_31;
  assign enz_5 = enz_31;
  assign enz_6 = enz_31;
  assign enz_7 = enz_31;
  assign enz_8 = enz_31;
  assign enz_9 = enz_31;
  assign is_oper = enz_31;
  LUT3 #(
    .INIT(8'h01)) 
    Done_i_1
       (.I0(OutFSM3[2]),
        .I1(OutFSM1[2]),
        .I2(OutFSM2[2]),
        .O(Ready));
  FDRE #(
    .INIT(1'b0)) 
    Done_reg
       (.C(clk),
        .CE(1'b1),
        .D(Ready),
        .Q(Done),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cont1[0]_i_1 
       (.I0(cont1_reg__0[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cont1[1]_i_1 
       (.I0(cont1_reg__0[0]),
        .I1(cont1_reg__0[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cont1[2]_i_1 
       (.I0(cont1_reg__0[0]),
        .I1(cont1_reg__0[1]),
        .I2(cont1_reg__0[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cont1[3]_i_1 
       (.I0(cont1_reg__0[1]),
        .I1(cont1_reg__0[0]),
        .I2(cont1_reg__0[2]),
        .I3(cont1_reg__0[3]),
        .O(p_0_in__2[3]));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \cont1[4]_i_1 
       (.I0(cont1_reg__0[0]),
        .I1(cont1_reg__0[3]),
        .I2(cont1_reg__0[1]),
        .I3(cont1_reg__0[2]),
        .I4(cont1_reg__0[4]),
        .I5(reset),
        .O(\cont1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cont1[4]_i_2 
       (.I0(cont1_reg__0[2]),
        .I1(cont1_reg__0[0]),
        .I2(cont1_reg__0[1]),
        .I3(cont1_reg__0[3]),
        .I4(cont1_reg__0[4]),
        .O(p_0_in__2[4]));
  FDRE #(
    .INIT(1'b0)) 
    \cont1_reg[0] 
       (.C(clk),
        .CE(OutFSM1[0]),
        .D(p_0_in__2[0]),
        .Q(cont1_reg__0[0]),
        .R(\cont1[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cont1_reg[1] 
       (.C(clk),
        .CE(OutFSM1[0]),
        .D(p_0_in__2[1]),
        .Q(cont1_reg__0[1]),
        .R(\cont1[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cont1_reg[2] 
       (.C(clk),
        .CE(OutFSM1[0]),
        .D(p_0_in__2[2]),
        .Q(cont1_reg__0[2]),
        .R(\cont1[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cont1_reg[3] 
       (.C(clk),
        .CE(OutFSM1[0]),
        .D(p_0_in__2[3]),
        .Q(cont1_reg__0[3]),
        .R(\cont1[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cont1_reg[4] 
       (.C(clk),
        .CE(OutFSM1[0]),
        .D(p_0_in__2[4]),
        .Q(cont1_reg__0[4]),
        .R(\cont1[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont2[0]_i_1 
       (.I0(cont2_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cont2[1]_i_1 
       (.I0(cont2_reg__0[0]),
        .I1(cont2_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cont2[2]_i_1 
       (.I0(cont2_reg__0[0]),
        .I1(cont2_reg__0[1]),
        .I2(cont2_reg__0[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cont2[3]_i_1 
       (.I0(cont2_reg__0[1]),
        .I1(cont2_reg__0[0]),
        .I2(cont2_reg__0[2]),
        .I3(cont2_reg__0[3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h00100000FFFFFFFF)) 
    \cont2[4]_i_1 
       (.I0(cont2_reg__0[1]),
        .I1(cont2_reg__0[3]),
        .I2(cont2_reg__0[4]),
        .I3(cont2_reg__0[2]),
        .I4(cont2_reg__0[0]),
        .I5(reset),
        .O(\cont2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cont2[4]_i_2 
       (.I0(cont2_reg__0[2]),
        .I1(cont2_reg__0[0]),
        .I2(cont2_reg__0[1]),
        .I3(cont2_reg__0[3]),
        .I4(cont2_reg__0[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \cont2_reg[0] 
       (.C(clk),
        .CE(OutFSM2[0]),
        .D(p_0_in__0[0]),
        .Q(cont2_reg__0[0]),
        .R(\cont2[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cont2_reg[1] 
       (.C(clk),
        .CE(OutFSM2[0]),
        .D(p_0_in__0[1]),
        .Q(cont2_reg__0[1]),
        .R(\cont2[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cont2_reg[2] 
       (.C(clk),
        .CE(OutFSM2[0]),
        .D(p_0_in__0[2]),
        .Q(cont2_reg__0[2]),
        .R(\cont2[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cont2_reg[3] 
       (.C(clk),
        .CE(OutFSM2[0]),
        .D(p_0_in__0[3]),
        .Q(cont2_reg__0[3]),
        .R(\cont2[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cont2_reg[4] 
       (.C(clk),
        .CE(OutFSM2[0]),
        .D(p_0_in__0[4]),
        .Q(cont2_reg__0[4]),
        .R(\cont2[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont3[0]_i_1 
       (.I0(cont3_reg__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cont3[1]_i_1 
       (.I0(cont3_reg__0[0]),
        .I1(cont3_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cont3[2]_i_1 
       (.I0(cont3_reg__0[0]),
        .I1(cont3_reg__0[1]),
        .I2(cont3_reg__0[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cont3[3]_i_1 
       (.I0(cont3_reg__0[1]),
        .I1(cont3_reg__0[0]),
        .I2(cont3_reg__0[2]),
        .I3(cont3_reg__0[3]),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \cont3[4]_i_1 
       (.I0(cont3_reg__0[0]),
        .I1(cont3_reg__0[3]),
        .I2(cont3_reg__0[1]),
        .I3(cont3_reg__0[2]),
        .I4(cont3_reg__0[4]),
        .I5(reset),
        .O(\cont3[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cont3[4]_i_2 
       (.I0(cont3_reg__0[2]),
        .I1(cont3_reg__0[0]),
        .I2(cont3_reg__0[1]),
        .I3(cont3_reg__0[3]),
        .I4(cont3_reg__0[4]),
        .O(p_0_in__1[4]));
  FDRE #(
    .INIT(1'b0)) 
    \cont3_reg[0] 
       (.C(clk),
        .CE(OutFSM3[0]),
        .D(p_0_in__1[0]),
        .Q(cont3_reg__0[0]),
        .R(\cont3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cont3_reg[1] 
       (.C(clk),
        .CE(OutFSM3[0]),
        .D(p_0_in__1[1]),
        .Q(cont3_reg__0[1]),
        .R(\cont3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cont3_reg[2] 
       (.C(clk),
        .CE(OutFSM3[0]),
        .D(p_0_in__1[2]),
        .Q(cont3_reg__0[2]),
        .R(\cont3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cont3_reg[3] 
       (.C(clk),
        .CE(OutFSM3[0]),
        .D(p_0_in__1[3]),
        .Q(cont3_reg__0[3]),
        .R(\cont3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cont3_reg[4] 
       (.C(clk),
        .CE(OutFSM3[0]),
        .D(p_0_in__1[4]),
        .Q(cont3_reg__0[4]),
        .R(\cont3[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    enz_31_INST_0
       (.I0(enz_31_INST_0_i_1_n_0),
        .O(enz_31));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    enz_31_INST_0_i_1
       (.I0(enz_31_INST_0_i_2_n_0),
        .I1(codif[4]),
        .I2(codif[5]),
        .I3(codif[2]),
        .I4(codif[3]),
        .O(enz_31_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    enz_31_INST_0_i_2
       (.I0(codif[11]),
        .I1(codif[10]),
        .I2(codif[6]),
        .I3(codif[9]),
        .I4(codif[1]),
        .O(enz_31_INST_0_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[0]_INST_0 
       (.I0(\rd[0]_INST_0_i_1_n_0 ),
        .O(rd[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[0]_INST_0_i_1 
       (.I0(data0[0]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[0] ),
        .O(\rd[0]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[10]_INST_0 
       (.I0(\rd[10]_INST_0_i_1_n_0 ),
        .O(rd[10]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[10]_INST_0_i_1 
       (.I0(data0[10]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[10] ),
        .O(\rd[10]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[11]_INST_0 
       (.I0(\rd[11]_INST_0_i_1_n_0 ),
        .O(rd[11]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[11]_INST_0_i_1 
       (.I0(data0[11]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[11] ),
        .O(\rd[11]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[12]_INST_0 
       (.I0(\rd[12]_INST_0_i_1_n_0 ),
        .O(rd[12]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[12]_INST_0_i_1 
       (.I0(data0[12]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[12] ),
        .O(\rd[12]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[13]_INST_0 
       (.I0(\rd[13]_INST_0_i_1_n_0 ),
        .O(rd[13]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[13]_INST_0_i_1 
       (.I0(data0[13]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[13] ),
        .O(\rd[13]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[14]_INST_0 
       (.I0(\rd[14]_INST_0_i_1_n_0 ),
        .O(rd[14]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[14]_INST_0_i_1 
       (.I0(data0[14]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[14] ),
        .O(\rd[14]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[15]_INST_0 
       (.I0(\rd[15]_INST_0_i_1_n_0 ),
        .O(rd[15]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[15]_INST_0_i_1 
       (.I0(data0[15]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[15] ),
        .O(\rd[15]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[16]_INST_0 
       (.I0(\rd[16]_INST_0_i_1_n_0 ),
        .O(rd[16]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[16]_INST_0_i_1 
       (.I0(data0[16]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[16] ),
        .O(\rd[16]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[17]_INST_0 
       (.I0(\rd[17]_INST_0_i_1_n_0 ),
        .O(rd[17]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[17]_INST_0_i_1 
       (.I0(data0[17]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[17] ),
        .O(\rd[17]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[18]_INST_0 
       (.I0(\rd[18]_INST_0_i_1_n_0 ),
        .O(rd[18]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[18]_INST_0_i_1 
       (.I0(data0[18]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[18] ),
        .O(\rd[18]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[19]_INST_0 
       (.I0(\rd[19]_INST_0_i_1_n_0 ),
        .O(rd[19]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[19]_INST_0_i_1 
       (.I0(data0[19]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[19] ),
        .O(\rd[19]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[1]_INST_0 
       (.I0(\rd[1]_INST_0_i_1_n_0 ),
        .O(rd[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[1]_INST_0_i_1 
       (.I0(data0[1]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[1] ),
        .O(\rd[1]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[20]_INST_0 
       (.I0(\rd[20]_INST_0_i_1_n_0 ),
        .O(rd[20]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[20]_INST_0_i_1 
       (.I0(data0[20]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[20] ),
        .O(\rd[20]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[21]_INST_0 
       (.I0(\rd[21]_INST_0_i_1_n_0 ),
        .O(rd[21]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[21]_INST_0_i_1 
       (.I0(data0[21]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[21] ),
        .O(\rd[21]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[22]_INST_0 
       (.I0(\rd[22]_INST_0_i_1_n_0 ),
        .O(rd[22]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[22]_INST_0_i_1 
       (.I0(data0[22]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[22] ),
        .O(\rd[22]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[23]_INST_0 
       (.I0(\rd[23]_INST_0_i_1_n_0 ),
        .O(rd[23]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[23]_INST_0_i_1 
       (.I0(data0[23]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[23] ),
        .O(\rd[23]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[24]_INST_0 
       (.I0(\rd[24]_INST_0_i_1_n_0 ),
        .O(rd[24]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[24]_INST_0_i_1 
       (.I0(data0[24]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[24] ),
        .O(\rd[24]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[25]_INST_0 
       (.I0(\rd[25]_INST_0_i_1_n_0 ),
        .O(rd[25]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[25]_INST_0_i_1 
       (.I0(data0[25]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[25] ),
        .O(\rd[25]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[26]_INST_0 
       (.I0(\rd[26]_INST_0_i_1_n_0 ),
        .O(rd[26]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[26]_INST_0_i_1 
       (.I0(data0[26]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[26] ),
        .O(\rd[26]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[27]_INST_0 
       (.I0(\rd[27]_INST_0_i_1_n_0 ),
        .O(rd[27]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[27]_INST_0_i_1 
       (.I0(data0[27]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[27] ),
        .O(\rd[27]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[28]_INST_0 
       (.I0(\rd[28]_INST_0_i_1_n_0 ),
        .O(rd[28]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[28]_INST_0_i_1 
       (.I0(data0[28]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[28] ),
        .O(\rd[28]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[29]_INST_0 
       (.I0(\rd[29]_INST_0_i_1_n_0 ),
        .O(rd[29]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[29]_INST_0_i_1 
       (.I0(data0[29]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[29] ),
        .O(\rd[29]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[2]_INST_0 
       (.I0(\rd[2]_INST_0_i_1_n_0 ),
        .O(rd[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[2]_INST_0_i_1 
       (.I0(data0[2]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[2] ),
        .O(\rd[2]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[30]_INST_0 
       (.I0(\rd[30]_INST_0_i_1_n_0 ),
        .O(rd[30]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[30]_INST_0_i_1 
       (.I0(data0[30]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[30] ),
        .O(\rd[30]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[31]_INST_0 
       (.I0(\rd[31]_INST_0_i_1_n_0 ),
        .O(rd[31]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[31]_INST_0_i_1 
       (.I0(data0[31]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[31] ),
        .O(\rd[31]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[3]_INST_0 
       (.I0(\rd[3]_INST_0_i_1_n_0 ),
        .O(rd[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[3]_INST_0_i_1 
       (.I0(data0[3]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[3] ),
        .O(\rd[3]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[4]_INST_0 
       (.I0(\rd[4]_INST_0_i_1_n_0 ),
        .O(rd[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[4]_INST_0_i_1 
       (.I0(data0[4]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[4] ),
        .O(\rd[4]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[5]_INST_0 
       (.I0(\rd[5]_INST_0_i_1_n_0 ),
        .O(rd[5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[5]_INST_0_i_1 
       (.I0(data0[5]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[5] ),
        .O(\rd[5]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[6]_INST_0 
       (.I0(\rd[6]_INST_0_i_1_n_0 ),
        .O(rd[6]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[6]_INST_0_i_1 
       (.I0(data0[6]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[6] ),
        .O(\rd[6]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[7]_INST_0 
       (.I0(\rd[7]_INST_0_i_1_n_0 ),
        .O(rd[7]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[7]_INST_0_i_1 
       (.I0(data0[7]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[7] ),
        .O(\rd[7]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[8]_INST_0 
       (.I0(\rd[8]_INST_0_i_1_n_0 ),
        .O(rd[8]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[8]_INST_0_i_1 
       (.I0(data0[8]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[8] ),
        .O(\rd[8]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[9]_INST_0 
       (.I0(\rd[9]_INST_0_i_1_n_0 ),
        .O(rd[9]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \rd[9]_INST_0_i_1 
       (.I0(data0[9]),
        .I1(codif[7]),
        .I2(codif[8]),
        .I3(\rdu_reg_n_0_[9] ),
        .O(\rd[9]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[10]_i_1 
       (.I0(Z0[10]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[10]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[11]_i_1 
       (.I0(Z0[11]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[11]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[12]_i_1 
       (.I0(Z0[12]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[12]),
        .O(p_1_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[12]_i_3 
       (.I0(Z0[12]),
        .O(\rdu[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[12]_i_4 
       (.I0(Z0[11]),
        .O(\rdu[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[12]_i_5 
       (.I0(Z0[10]),
        .O(\rdu[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[12]_i_6 
       (.I0(Z0[9]),
        .O(\rdu[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[13]_i_1 
       (.I0(Z0[13]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[13]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[14]_i_1 
       (.I0(Z0[14]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[14]),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[15]_i_1 
       (.I0(Out[15]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[15]),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[16]_i_1 
       (.I0(Out[16]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[16]),
        .O(p_1_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[16]_i_3 
       (.I0(Out[16]),
        .O(\rdu[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[16]_i_4 
       (.I0(Out[15]),
        .O(\rdu[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[16]_i_5 
       (.I0(Z0[14]),
        .O(\rdu[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[16]_i_6 
       (.I0(Z0[13]),
        .O(\rdu[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[17]_i_1 
       (.I0(Out[17]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[17]),
        .O(p_1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[18]_i_1 
       (.I0(Out[18]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[18]),
        .O(p_1_in[18]));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[18]_i_3 
       (.I0(Z0[18]),
        .I1(\rdu_reg[22]_i_7_n_5 ),
        .O(\rdu[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[18]_i_4 
       (.I0(Z0[17]),
        .I1(\rdu_reg[22]_i_7_n_6 ),
        .O(\rdu[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[18]_i_5 
       (.I0(Z0[16]),
        .I1(\rdu_reg[22]_i_7_n_7 ),
        .O(\rdu[18]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rdu[18]_i_6 
       (.I0(Z0[15]),
        .O(\rdu[18]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[19]_i_1 
       (.I0(Out[19]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[19]),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[1]_i_1 
       (.I0(Z0[1]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[20]_i_1 
       (.I0(Out[20]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[20]),
        .O(p_1_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[20]_i_3 
       (.I0(Out[20]),
        .O(\rdu[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[20]_i_4 
       (.I0(Out[19]),
        .O(\rdu[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[20]_i_5 
       (.I0(Out[18]),
        .O(\rdu[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[20]_i_6 
       (.I0(Out[17]),
        .O(\rdu[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[21]_i_1 
       (.I0(Out[21]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[21]),
        .O(p_1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[22]_i_1 
       (.I0(Out[22]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[22]),
        .O(p_1_in[22]));
  LUT3 #(
    .INIT(8'h2B)) 
    \rdu[22]_i_10 
       (.I0(Z1[0]),
        .I1(Z0[0]),
        .I2(Z2[0]),
        .O(\rdu[22]_i_10_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[22]_i_11 
       (.I0(Z1[3]),
        .I1(Z0[3]),
        .I2(Z2[3]),
        .I3(\rdu[22]_i_8_n_0 ),
        .O(\rdu[22]_i_11_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[22]_i_12 
       (.I0(Z0[2]),
        .I1(Z1[2]),
        .I2(Z2[2]),
        .I3(\rdu[22]_i_9_n_0 ),
        .O(\rdu[22]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[22]_i_13 
       (.I0(Z2[1]),
        .I1(Z1[1]),
        .I2(Z0[1]),
        .I3(\rdu[22]_i_10_n_0 ),
        .O(\rdu[22]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \rdu[22]_i_14 
       (.I0(Z1[0]),
        .I1(Z0[0]),
        .I2(Z2[0]),
        .O(\rdu[22]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[22]_i_3 
       (.I0(Z0[22]),
        .I1(\rdu_reg[26]_i_7_n_5 ),
        .O(\rdu[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[22]_i_4 
       (.I0(Z0[21]),
        .I1(\rdu_reg[26]_i_7_n_6 ),
        .O(\rdu[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[22]_i_5 
       (.I0(Z0[20]),
        .I1(\rdu_reg[26]_i_7_n_7 ),
        .O(\rdu[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[22]_i_6 
       (.I0(Z0[19]),
        .I1(\rdu_reg[22]_i_7_n_4 ),
        .O(\rdu[22]_i_6_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[22]_i_8 
       (.I0(Z0[2]),
        .I1(Z1[2]),
        .I2(Z2[2]),
        .O(\rdu[22]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[22]_i_9 
       (.I0(Z2[1]),
        .I1(Z1[1]),
        .I2(Z0[1]),
        .O(\rdu[22]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[23]_i_1 
       (.I0(Out[23]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[23]),
        .O(p_1_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[24]_i_1 
       (.I0(Out[24]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[24]),
        .O(p_1_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[24]_i_3 
       (.I0(Out[24]),
        .O(\rdu[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[24]_i_4 
       (.I0(Out[23]),
        .O(\rdu[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[24]_i_5 
       (.I0(Out[22]),
        .O(\rdu[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[24]_i_6 
       (.I0(Out[21]),
        .O(\rdu[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[25]_i_1 
       (.I0(Out[25]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[25]),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[26]_i_1 
       (.I0(Out[26]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[26]),
        .O(p_1_in[26]));
  LUT3 #(
    .INIT(8'h2B)) 
    \rdu[26]_i_10 
       (.I0(Z1[4]),
        .I1(Z2[4]),
        .I2(Z0[4]),
        .O(\rdu[26]_i_10_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \rdu[26]_i_11 
       (.I0(Z1[3]),
        .I1(Z0[3]),
        .I2(Z2[3]),
        .O(\rdu[26]_i_11_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[26]_i_12 
       (.I0(Z2[7]),
        .I1(Z1[7]),
        .I2(Z0[7]),
        .I3(\rdu[26]_i_8_n_0 ),
        .O(\rdu[26]_i_12_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[26]_i_13 
       (.I0(Z2[6]),
        .I1(Z1[6]),
        .I2(Z0[6]),
        .I3(\rdu[26]_i_9_n_0 ),
        .O(\rdu[26]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[26]_i_14 
       (.I0(Z1[5]),
        .I1(Z0[5]),
        .I2(Z2[5]),
        .I3(\rdu[26]_i_10_n_0 ),
        .O(\rdu[26]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[26]_i_15 
       (.I0(Z1[4]),
        .I1(Z2[4]),
        .I2(Z0[4]),
        .I3(\rdu[26]_i_11_n_0 ),
        .O(\rdu[26]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[26]_i_3 
       (.I0(Z0[26]),
        .I1(\rdu_reg[30]_i_7_n_5 ),
        .O(\rdu[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[26]_i_4 
       (.I0(Z0[25]),
        .I1(\rdu_reg[30]_i_7_n_6 ),
        .O(\rdu[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[26]_i_5 
       (.I0(Z0[24]),
        .I1(\rdu_reg[30]_i_7_n_7 ),
        .O(\rdu[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[26]_i_6 
       (.I0(Z0[23]),
        .I1(\rdu_reg[26]_i_7_n_4 ),
        .O(\rdu[26]_i_6_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[26]_i_8 
       (.I0(Z2[6]),
        .I1(Z1[6]),
        .I2(Z0[6]),
        .O(\rdu[26]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \rdu[26]_i_9 
       (.I0(Z1[5]),
        .I1(Z0[5]),
        .I2(Z2[5]),
        .O(\rdu[26]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[27]_i_1 
       (.I0(Out[27]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[27]),
        .O(p_1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[28]_i_1 
       (.I0(Out[28]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[28]),
        .O(p_1_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[28]_i_3 
       (.I0(Out[28]),
        .O(\rdu[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[28]_i_4 
       (.I0(Out[27]),
        .O(\rdu[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[28]_i_5 
       (.I0(Out[26]),
        .O(\rdu[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[28]_i_6 
       (.I0(Out[25]),
        .O(\rdu[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[29]_i_1 
       (.I0(Out[29]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[29]),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[2]_i_1 
       (.I0(Z0[2]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[2]),
        .O(p_1_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[30]_i_1 
       (.I0(Out[30]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[30]),
        .O(p_1_in[30]));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[30]_i_10 
       (.I0(Z2[8]),
        .I1(Z1[8]),
        .I2(Z0[8]),
        .O(\rdu[30]_i_10_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[30]_i_11 
       (.I0(Z2[7]),
        .I1(Z1[7]),
        .I2(Z0[7]),
        .O(\rdu[30]_i_11_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[30]_i_12 
       (.I0(Z2[11]),
        .I1(Z1[11]),
        .I2(Z0[11]),
        .I3(\rdu[30]_i_8_n_0 ),
        .O(\rdu[30]_i_12_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[30]_i_13 
       (.I0(Z2[10]),
        .I1(Z1[10]),
        .I2(Z0[10]),
        .I3(\rdu[30]_i_9_n_0 ),
        .O(\rdu[30]_i_13_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[30]_i_14 
       (.I0(Z2[9]),
        .I1(Z1[9]),
        .I2(Z0[9]),
        .I3(\rdu[30]_i_10_n_0 ),
        .O(\rdu[30]_i_14_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[30]_i_15 
       (.I0(Z2[8]),
        .I1(Z1[8]),
        .I2(Z0[8]),
        .I3(\rdu[30]_i_11_n_0 ),
        .O(\rdu[30]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[30]_i_3 
       (.I0(Z0[30]),
        .I1(\rdu_reg[34]_i_9_n_5 ),
        .O(\rdu[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[30]_i_4 
       (.I0(Z0[29]),
        .I1(\rdu_reg[34]_i_9_n_6 ),
        .O(\rdu[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[30]_i_5 
       (.I0(Z0[28]),
        .I1(\rdu_reg[34]_i_9_n_7 ),
        .O(\rdu[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[30]_i_6 
       (.I0(Z0[27]),
        .I1(\rdu_reg[30]_i_7_n_4 ),
        .O(\rdu[30]_i_6_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[30]_i_8 
       (.I0(Z2[10]),
        .I1(Z1[10]),
        .I2(Z0[10]),
        .O(\rdu[30]_i_8_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[30]_i_9 
       (.I0(Z2[9]),
        .I1(Z1[9]),
        .I2(Z0[9]),
        .O(\rdu[30]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[31]_i_1 
       (.I0(Out[31]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[31]),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[32]_i_1 
       (.I0(Out[32]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[32]),
        .O(p_1_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[32]_i_3 
       (.I0(Out[32]),
        .O(\rdu[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[32]_i_4 
       (.I0(Out[31]),
        .O(\rdu[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[32]_i_5 
       (.I0(Out[30]),
        .O(\rdu[32]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[32]_i_6 
       (.I0(Out[29]),
        .O(\rdu[32]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[33]_i_1 
       (.I0(Out[33]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[33]),
        .O(p_1_in[33]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[34]_i_1 
       (.I0(Out[34]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[34]),
        .O(p_1_in[34]));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[34]_i_10 
       (.I0(Z0[14]),
        .I1(Z1[14]),
        .I2(Z2[14]),
        .O(\rdu[34]_i_10_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[34]_i_11 
       (.I0(Z2[13]),
        .I1(Z1[13]),
        .I2(Z0[13]),
        .O(\rdu[34]_i_11_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[34]_i_12 
       (.I0(Z2[12]),
        .I1(Z1[12]),
        .I2(Z0[12]),
        .O(\rdu[34]_i_12_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[34]_i_13 
       (.I0(Z2[11]),
        .I1(Z1[11]),
        .I2(Z0[11]),
        .O(\rdu[34]_i_13_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[34]_i_14 
       (.I0(Z2[15]),
        .I1(Z1[15]),
        .I2(Z0[15]),
        .I3(\rdu[34]_i_10_n_0 ),
        .O(\rdu[34]_i_14_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[34]_i_15 
       (.I0(Z0[14]),
        .I1(Z1[14]),
        .I2(Z2[14]),
        .I3(\rdu[34]_i_11_n_0 ),
        .O(\rdu[34]_i_15_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[34]_i_16 
       (.I0(Z2[13]),
        .I1(Z1[13]),
        .I2(Z0[13]),
        .I3(\rdu[34]_i_12_n_0 ),
        .O(\rdu[34]_i_16_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[34]_i_17 
       (.I0(Z2[12]),
        .I1(Z1[12]),
        .I2(Z0[12]),
        .I3(\rdu[34]_i_13_n_0 ),
        .O(\rdu[34]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \rdu[34]_i_3 
       (.I0(\rdu_reg[38]_i_11_n_7 ),
        .I1(Z0[32]),
        .I2(Z2[1]),
        .I3(\rdu_reg[38]_i_11_n_5 ),
        .I4(Z2[2]),
        .O(\rdu[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[34]_i_4 
       (.I0(Z0[33]),
        .I1(\rdu_reg[38]_i_11_n_6 ),
        .O(\rdu[34]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9666966669999666)) 
    \rdu[34]_i_5 
       (.I0(Z2[2]),
        .I1(\rdu_reg[38]_i_11_n_5 ),
        .I2(\rdu[38]_i_12_n_0 ),
        .I3(\rdu_reg[38]_i_11_n_7 ),
        .I4(Z0[33]),
        .I5(\rdu_reg[38]_i_11_n_6 ),
        .O(\rdu[34]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \rdu[34]_i_6 
       (.I0(\rdu_reg[38]_i_11_n_6 ),
        .I1(Z0[33]),
        .I2(Z2[1]),
        .I3(\rdu_reg[38]_i_11_n_7 ),
        .I4(Z0[32]),
        .O(\rdu[34]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \rdu[34]_i_7 
       (.I0(\rdu_reg[38]_i_11_n_7 ),
        .I1(Z0[32]),
        .I2(Z2[0]),
        .O(\rdu[34]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rdu[34]_i_8 
       (.I0(Z0[31]),
        .I1(\rdu_reg[34]_i_9_n_4 ),
        .O(\rdu[34]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[35]_i_1 
       (.I0(Out[35]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[35]),
        .O(p_1_in[35]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[36]_i_1 
       (.I0(Out[36]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[36]),
        .O(p_1_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[36]_i_3 
       (.I0(Out[36]),
        .O(\rdu[36]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[36]_i_4 
       (.I0(Out[35]),
        .O(\rdu[36]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[36]_i_5 
       (.I0(Out[34]),
        .O(\rdu[36]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[36]_i_6 
       (.I0(Out[33]),
        .O(\rdu[36]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[37]_i_1 
       (.I0(Out[37]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[37]),
        .O(p_1_in[37]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[38]_i_1 
       (.I0(Out[38]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[38]),
        .O(p_1_in[38]));
  LUT6 #(
    .INIT(64'h87780FF00FF07887)) 
    \rdu[38]_i_10 
       (.I0(\rdu[38]_i_12_n_0 ),
        .I1(\rdu_reg[38]_i_11_n_7 ),
        .I2(Z2[3]),
        .I3(\rdu_reg[38]_i_11_n_4 ),
        .I4(\rdu_reg[38]_i_11_n_5 ),
        .I5(Z2[2]),
        .O(\rdu[38]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdu[38]_i_12 
       (.I0(Z0[32]),
        .I1(Z2[1]),
        .O(\rdu[38]_i_12_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[38]_i_13 
       (.I0(Z2[18]),
        .I1(Z1[18]),
        .I2(Z0[18]),
        .O(\rdu[38]_i_13_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[38]_i_14 
       (.I0(Z2[17]),
        .I1(Z1[17]),
        .I2(Z0[17]),
        .O(\rdu[38]_i_14_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[38]_i_15 
       (.I0(Z2[16]),
        .I1(Z1[16]),
        .I2(Z0[16]),
        .O(\rdu[38]_i_15_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[38]_i_16 
       (.I0(Z2[15]),
        .I1(Z1[15]),
        .I2(Z0[15]),
        .O(\rdu[38]_i_16_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[38]_i_17 
       (.I0(Z2[19]),
        .I1(Z1[19]),
        .I2(Z0[19]),
        .I3(\rdu[38]_i_13_n_0 ),
        .O(\rdu[38]_i_17_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[38]_i_18 
       (.I0(Z2[18]),
        .I1(Z1[18]),
        .I2(Z0[18]),
        .I3(\rdu[38]_i_14_n_0 ),
        .O(\rdu[38]_i_18_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[38]_i_19 
       (.I0(Z2[17]),
        .I1(Z1[17]),
        .I2(Z0[17]),
        .I3(\rdu[38]_i_15_n_0 ),
        .O(\rdu[38]_i_19_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[38]_i_20 
       (.I0(Z2[16]),
        .I1(Z1[16]),
        .I2(Z0[16]),
        .I3(\rdu[38]_i_16_n_0 ),
        .O(\rdu[38]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[38]_i_3 
       (.I0(Z2[4]),
        .I1(\rdu_reg[42]_i_11_n_7 ),
        .I2(\rdu_reg[42]_i_11_n_6 ),
        .I3(Z2[5]),
        .O(\rdu[38]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[38]_i_4 
       (.I0(Z2[3]),
        .I1(\rdu_reg[38]_i_11_n_4 ),
        .I2(\rdu_reg[42]_i_11_n_7 ),
        .I3(Z2[4]),
        .O(\rdu[38]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[38]_i_5 
       (.I0(Z2[2]),
        .I1(\rdu_reg[38]_i_11_n_5 ),
        .I2(\rdu_reg[38]_i_11_n_4 ),
        .I3(Z2[3]),
        .O(\rdu[38]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h90000000)) 
    \rdu[38]_i_6 
       (.I0(Z2[2]),
        .I1(\rdu_reg[38]_i_11_n_5 ),
        .I2(\rdu_reg[38]_i_11_n_7 ),
        .I3(Z2[1]),
        .I4(Z0[32]),
        .O(\rdu[38]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[38]_i_7 
       (.I0(\rdu_reg[42]_i_11_n_7 ),
        .I1(Z2[4]),
        .I2(Z2[6]),
        .I3(\rdu_reg[42]_i_11_n_5 ),
        .I4(\rdu_reg[42]_i_11_n_6 ),
        .I5(Z2[5]),
        .O(\rdu[38]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[38]_i_8 
       (.I0(\rdu_reg[38]_i_11_n_4 ),
        .I1(Z2[3]),
        .I2(Z2[5]),
        .I3(\rdu_reg[42]_i_11_n_6 ),
        .I4(\rdu_reg[42]_i_11_n_7 ),
        .I5(Z2[4]),
        .O(\rdu[38]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[38]_i_9 
       (.I0(\rdu_reg[38]_i_11_n_5 ),
        .I1(Z2[2]),
        .I2(Z2[4]),
        .I3(\rdu_reg[42]_i_11_n_7 ),
        .I4(\rdu_reg[38]_i_11_n_4 ),
        .I5(Z2[3]),
        .O(\rdu[38]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[39]_i_1 
       (.I0(Out[39]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[39]),
        .O(p_1_in[39]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[3]_i_1 
       (.I0(Z0[3]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[40]_i_1 
       (.I0(Out[40]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[40]),
        .O(p_1_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[40]_i_3 
       (.I0(Out[40]),
        .O(\rdu[40]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[40]_i_4 
       (.I0(Out[39]),
        .O(\rdu[40]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[40]_i_5 
       (.I0(Out[38]),
        .O(\rdu[40]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[40]_i_6 
       (.I0(Out[37]),
        .O(\rdu[40]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[41]_i_1 
       (.I0(Out[41]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[41]),
        .O(p_1_in[41]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[42]_i_1 
       (.I0(Out[42]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[42]),
        .O(p_1_in[42]));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[42]_i_10 
       (.I0(\rdu_reg[42]_i_11_n_6 ),
        .I1(Z2[5]),
        .I2(Z2[7]),
        .I3(\rdu_reg[42]_i_11_n_4 ),
        .I4(\rdu_reg[42]_i_11_n_5 ),
        .I5(Z2[6]),
        .O(\rdu[42]_i_10_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[42]_i_12 
       (.I0(Z2[22]),
        .I1(Z1[22]),
        .I2(Z0[22]),
        .O(\rdu[42]_i_12_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[42]_i_13 
       (.I0(Z2[21]),
        .I1(Z1[21]),
        .I2(Z0[21]),
        .O(\rdu[42]_i_13_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[42]_i_14 
       (.I0(Z2[20]),
        .I1(Z1[20]),
        .I2(Z0[20]),
        .O(\rdu[42]_i_14_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[42]_i_15 
       (.I0(Z2[19]),
        .I1(Z1[19]),
        .I2(Z0[19]),
        .O(\rdu[42]_i_15_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[42]_i_16 
       (.I0(Z2[23]),
        .I1(Z1[23]),
        .I2(Z0[23]),
        .I3(\rdu[42]_i_12_n_0 ),
        .O(\rdu[42]_i_16_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[42]_i_17 
       (.I0(Z2[22]),
        .I1(Z1[22]),
        .I2(Z0[22]),
        .I3(\rdu[42]_i_13_n_0 ),
        .O(\rdu[42]_i_17_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[42]_i_18 
       (.I0(Z2[21]),
        .I1(Z1[21]),
        .I2(Z0[21]),
        .I3(\rdu[42]_i_14_n_0 ),
        .O(\rdu[42]_i_18_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[42]_i_19 
       (.I0(Z2[20]),
        .I1(Z1[20]),
        .I2(Z0[20]),
        .I3(\rdu[42]_i_15_n_0 ),
        .O(\rdu[42]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[42]_i_3 
       (.I0(Z2[8]),
        .I1(\rdu_reg[46]_i_11_n_7 ),
        .I2(\rdu_reg[46]_i_11_n_6 ),
        .I3(Z2[9]),
        .O(\rdu[42]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[42]_i_4 
       (.I0(Z2[7]),
        .I1(\rdu_reg[42]_i_11_n_4 ),
        .I2(\rdu_reg[46]_i_11_n_7 ),
        .I3(Z2[8]),
        .O(\rdu[42]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[42]_i_5 
       (.I0(Z2[6]),
        .I1(\rdu_reg[42]_i_11_n_5 ),
        .I2(\rdu_reg[42]_i_11_n_4 ),
        .I3(Z2[7]),
        .O(\rdu[42]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[42]_i_6 
       (.I0(Z2[5]),
        .I1(\rdu_reg[42]_i_11_n_6 ),
        .I2(\rdu_reg[42]_i_11_n_5 ),
        .I3(Z2[6]),
        .O(\rdu[42]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[42]_i_7 
       (.I0(\rdu_reg[46]_i_11_n_7 ),
        .I1(Z2[8]),
        .I2(Z2[10]),
        .I3(\rdu_reg[46]_i_11_n_5 ),
        .I4(\rdu_reg[46]_i_11_n_6 ),
        .I5(Z2[9]),
        .O(\rdu[42]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[42]_i_8 
       (.I0(\rdu_reg[42]_i_11_n_4 ),
        .I1(Z2[7]),
        .I2(Z2[9]),
        .I3(\rdu_reg[46]_i_11_n_6 ),
        .I4(\rdu_reg[46]_i_11_n_7 ),
        .I5(Z2[8]),
        .O(\rdu[42]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[42]_i_9 
       (.I0(\rdu_reg[42]_i_11_n_5 ),
        .I1(Z2[6]),
        .I2(Z2[8]),
        .I3(\rdu_reg[46]_i_11_n_7 ),
        .I4(\rdu_reg[42]_i_11_n_4 ),
        .I5(Z2[7]),
        .O(\rdu[42]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[43]_i_1 
       (.I0(Out[43]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[43]),
        .O(p_1_in[43]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[44]_i_1 
       (.I0(Out[44]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[44]),
        .O(p_1_in[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[44]_i_3 
       (.I0(Out[44]),
        .O(\rdu[44]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[44]_i_4 
       (.I0(Out[43]),
        .O(\rdu[44]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[44]_i_5 
       (.I0(Out[42]),
        .O(\rdu[44]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[44]_i_6 
       (.I0(Out[41]),
        .O(\rdu[44]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[45]_i_1 
       (.I0(Out[45]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[45]),
        .O(p_1_in[45]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[46]_i_1 
       (.I0(Out[46]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[46]),
        .O(p_1_in[46]));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[46]_i_10 
       (.I0(\rdu_reg[46]_i_11_n_6 ),
        .I1(Z2[9]),
        .I2(Z2[11]),
        .I3(\rdu_reg[46]_i_11_n_4 ),
        .I4(\rdu_reg[46]_i_11_n_5 ),
        .I5(Z2[10]),
        .O(\rdu[46]_i_10_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[46]_i_12 
       (.I0(Z2[26]),
        .I1(Z1[26]),
        .I2(Z0[26]),
        .O(\rdu[46]_i_12_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[46]_i_13 
       (.I0(Z2[25]),
        .I1(Z1[25]),
        .I2(Z0[25]),
        .O(\rdu[46]_i_13_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[46]_i_14 
       (.I0(Z2[24]),
        .I1(Z1[24]),
        .I2(Z0[24]),
        .O(\rdu[46]_i_14_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[46]_i_15 
       (.I0(Z2[23]),
        .I1(Z1[23]),
        .I2(Z0[23]),
        .O(\rdu[46]_i_15_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[46]_i_16 
       (.I0(Z2[27]),
        .I1(Z1[27]),
        .I2(Z0[27]),
        .I3(\rdu[46]_i_12_n_0 ),
        .O(\rdu[46]_i_16_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[46]_i_17 
       (.I0(Z2[26]),
        .I1(Z1[26]),
        .I2(Z0[26]),
        .I3(\rdu[46]_i_13_n_0 ),
        .O(\rdu[46]_i_17_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[46]_i_18 
       (.I0(Z2[25]),
        .I1(Z1[25]),
        .I2(Z0[25]),
        .I3(\rdu[46]_i_14_n_0 ),
        .O(\rdu[46]_i_18_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[46]_i_19 
       (.I0(Z2[24]),
        .I1(Z1[24]),
        .I2(Z0[24]),
        .I3(\rdu[46]_i_15_n_0 ),
        .O(\rdu[46]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[46]_i_3 
       (.I0(Z2[12]),
        .I1(\rdu_reg[50]_i_11_n_7 ),
        .I2(\rdu_reg[50]_i_11_n_6 ),
        .I3(Z2[13]),
        .O(\rdu[46]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[46]_i_4 
       (.I0(Z2[11]),
        .I1(\rdu_reg[46]_i_11_n_4 ),
        .I2(\rdu_reg[50]_i_11_n_7 ),
        .I3(Z2[12]),
        .O(\rdu[46]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[46]_i_5 
       (.I0(Z2[10]),
        .I1(\rdu_reg[46]_i_11_n_5 ),
        .I2(\rdu_reg[46]_i_11_n_4 ),
        .I3(Z2[11]),
        .O(\rdu[46]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[46]_i_6 
       (.I0(Z2[9]),
        .I1(\rdu_reg[46]_i_11_n_6 ),
        .I2(\rdu_reg[46]_i_11_n_5 ),
        .I3(Z2[10]),
        .O(\rdu[46]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[46]_i_7 
       (.I0(\rdu_reg[50]_i_11_n_7 ),
        .I1(Z2[12]),
        .I2(Z2[14]),
        .I3(\rdu_reg[50]_i_11_n_5 ),
        .I4(\rdu_reg[50]_i_11_n_6 ),
        .I5(Z2[13]),
        .O(\rdu[46]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[46]_i_8 
       (.I0(\rdu_reg[46]_i_11_n_4 ),
        .I1(Z2[11]),
        .I2(Z2[13]),
        .I3(\rdu_reg[50]_i_11_n_6 ),
        .I4(\rdu_reg[50]_i_11_n_7 ),
        .I5(Z2[12]),
        .O(\rdu[46]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[46]_i_9 
       (.I0(\rdu_reg[46]_i_11_n_5 ),
        .I1(Z2[10]),
        .I2(Z2[12]),
        .I3(\rdu_reg[50]_i_11_n_7 ),
        .I4(\rdu_reg[46]_i_11_n_4 ),
        .I5(Z2[11]),
        .O(\rdu[46]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[47]_i_1 
       (.I0(Out[47]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[47]),
        .O(p_1_in[47]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[48]_i_1 
       (.I0(Out[48]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[48]),
        .O(p_1_in[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[48]_i_3 
       (.I0(Out[48]),
        .O(\rdu[48]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[48]_i_4 
       (.I0(Out[47]),
        .O(\rdu[48]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[48]_i_5 
       (.I0(Out[46]),
        .O(\rdu[48]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[48]_i_6 
       (.I0(Out[45]),
        .O(\rdu[48]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[49]_i_1 
       (.I0(Out[49]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[49]),
        .O(p_1_in[49]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[4]_i_1 
       (.I0(Z0[4]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[4]),
        .O(p_1_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[4]_i_3 
       (.I0(Z0[0]),
        .O(\rdu[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[4]_i_4 
       (.I0(Z0[4]),
        .O(\rdu[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[4]_i_5 
       (.I0(Z0[3]),
        .O(\rdu[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[4]_i_6 
       (.I0(Z0[2]),
        .O(\rdu[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[4]_i_7 
       (.I0(Z0[1]),
        .O(\rdu[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[50]_i_1 
       (.I0(Out[50]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[50]),
        .O(p_1_in[50]));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[50]_i_10 
       (.I0(\rdu_reg[50]_i_11_n_6 ),
        .I1(Z2[13]),
        .I2(Z2[15]),
        .I3(\rdu_reg[50]_i_11_n_4 ),
        .I4(\rdu_reg[50]_i_11_n_5 ),
        .I5(Z2[14]),
        .O(\rdu[50]_i_10_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[50]_i_12 
       (.I0(Z2[30]),
        .I1(Z1[30]),
        .I2(Z0[30]),
        .O(\rdu[50]_i_12_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[50]_i_13 
       (.I0(Z2[29]),
        .I1(Z1[29]),
        .I2(Z0[29]),
        .O(\rdu[50]_i_13_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[50]_i_14 
       (.I0(Z2[28]),
        .I1(Z1[28]),
        .I2(Z0[28]),
        .O(\rdu[50]_i_14_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[50]_i_15 
       (.I0(Z2[27]),
        .I1(Z1[27]),
        .I2(Z0[27]),
        .O(\rdu[50]_i_15_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[50]_i_16 
       (.I0(Z2[31]),
        .I1(Z1[31]),
        .I2(Z0[31]),
        .I3(\rdu[50]_i_12_n_0 ),
        .O(\rdu[50]_i_16_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[50]_i_17 
       (.I0(Z2[30]),
        .I1(Z1[30]),
        .I2(Z0[30]),
        .I3(\rdu[50]_i_13_n_0 ),
        .O(\rdu[50]_i_17_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[50]_i_18 
       (.I0(Z2[29]),
        .I1(Z1[29]),
        .I2(Z0[29]),
        .I3(\rdu[50]_i_14_n_0 ),
        .O(\rdu[50]_i_18_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[50]_i_19 
       (.I0(Z2[28]),
        .I1(Z1[28]),
        .I2(Z0[28]),
        .I3(\rdu[50]_i_15_n_0 ),
        .O(\rdu[50]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[50]_i_3 
       (.I0(Z2[16]),
        .I1(\rdu_reg[54]_i_10_n_7 ),
        .I2(Out10),
        .I3(Z2[17]),
        .O(\rdu[50]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[50]_i_4 
       (.I0(Z2[15]),
        .I1(\rdu_reg[50]_i_11_n_4 ),
        .I2(\rdu_reg[54]_i_10_n_7 ),
        .I3(Z2[16]),
        .O(\rdu[50]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[50]_i_5 
       (.I0(Z2[14]),
        .I1(\rdu_reg[50]_i_11_n_5 ),
        .I2(\rdu_reg[50]_i_11_n_4 ),
        .I3(Z2[15]),
        .O(\rdu[50]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[50]_i_6 
       (.I0(Z2[13]),
        .I1(\rdu_reg[50]_i_11_n_6 ),
        .I2(\rdu_reg[50]_i_11_n_5 ),
        .I3(Z2[14]),
        .O(\rdu[50]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[50]_i_7 
       (.I0(\rdu_reg[54]_i_10_n_7 ),
        .I1(Z2[16]),
        .I2(Z2[18]),
        .I3(\rdu_reg[54]_i_10_n_5 ),
        .I4(Out10),
        .I5(Z2[17]),
        .O(\rdu[50]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[50]_i_8 
       (.I0(\rdu_reg[50]_i_11_n_4 ),
        .I1(Z2[15]),
        .I2(Z2[17]),
        .I3(Out10),
        .I4(\rdu_reg[54]_i_10_n_7 ),
        .I5(Z2[16]),
        .O(\rdu[50]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[50]_i_9 
       (.I0(\rdu_reg[50]_i_11_n_5 ),
        .I1(Z2[14]),
        .I2(Z2[16]),
        .I3(\rdu_reg[54]_i_10_n_7 ),
        .I4(\rdu_reg[50]_i_11_n_4 ),
        .I5(Z2[15]),
        .O(\rdu[50]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[51]_i_1 
       (.I0(Out[51]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[51]),
        .O(p_1_in[51]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[52]_i_1 
       (.I0(Out[52]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[52]),
        .O(p_1_in[52]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[52]_i_3 
       (.I0(Out[52]),
        .O(\rdu[52]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[52]_i_4 
       (.I0(Out[51]),
        .O(\rdu[52]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[52]_i_5 
       (.I0(Out[50]),
        .O(\rdu[52]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[52]_i_6 
       (.I0(Out[49]),
        .O(\rdu[52]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[53]_i_1 
       (.I0(Out[53]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[53]),
        .O(p_1_in[53]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[54]_i_1 
       (.I0(Out[54]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[54]),
        .O(p_1_in[54]));
  LUT3 #(
    .INIT(8'hE8)) 
    \rdu[54]_i_11 
       (.I0(Z2[33]),
        .I1(Z0[33]),
        .I2(Z1[33]),
        .O(\rdu[54]_i_11_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[54]_i_12 
       (.I0(Z0[32]),
        .I1(Z1[32]),
        .I2(Z2[32]),
        .O(\rdu[54]_i_12_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \rdu[54]_i_13 
       (.I0(Z2[31]),
        .I1(Z1[31]),
        .I2(Z0[31]),
        .O(\rdu[54]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rdu[54]_i_14 
       (.I0(Z1[34]),
        .I1(Z1[35]),
        .O(\rdu[54]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hE817)) 
    \rdu[54]_i_15 
       (.I0(Z1[33]),
        .I1(Z0[33]),
        .I2(Z2[33]),
        .I3(Z1[34]),
        .O(\rdu[54]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[54]_i_16 
       (.I0(\rdu[54]_i_12_n_0 ),
        .I1(Z0[33]),
        .I2(Z2[33]),
        .I3(Z1[33]),
        .O(\rdu[54]_i_16_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rdu[54]_i_17 
       (.I0(Z0[32]),
        .I1(Z1[32]),
        .I2(Z2[32]),
        .I3(\rdu[54]_i_13_n_0 ),
        .O(\rdu[54]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[54]_i_3 
       (.I0(Z2[21]),
        .O(\rdu[54]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[54]_i_4 
       (.I0(Z2[18]),
        .I1(\rdu_reg[54]_i_10_n_5 ),
        .I2(\rdu_reg[54]_i_10_n_4 ),
        .I3(Z2[19]),
        .O(\rdu[54]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \rdu[54]_i_5 
       (.I0(Z2[17]),
        .I1(Out10),
        .I2(\rdu_reg[54]_i_10_n_5 ),
        .I3(Z2[18]),
        .O(\rdu[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rdu[54]_i_6 
       (.I0(Z2[21]),
        .I1(Z2[22]),
        .O(\rdu[54]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEF0E10F1)) 
    \rdu[54]_i_7 
       (.I0(Z2[19]),
        .I1(\rdu_reg[54]_i_10_n_4 ),
        .I2(Out10),
        .I3(Z2[20]),
        .I4(Z2[21]),
        .O(\rdu[54]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[54]_i_8 
       (.I0(\rdu_reg[54]_i_10_n_5 ),
        .I1(Z2[18]),
        .I2(Z2[20]),
        .I3(Out10),
        .I4(\rdu_reg[54]_i_10_n_4 ),
        .I5(Z2[19]),
        .O(\rdu[54]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \rdu[54]_i_9 
       (.I0(Out10),
        .I1(Z2[17]),
        .I2(Z2[19]),
        .I3(\rdu_reg[54]_i_10_n_4 ),
        .I4(\rdu_reg[54]_i_10_n_5 ),
        .I5(Z2[18]),
        .O(\rdu[54]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[55]_i_1 
       (.I0(Out[55]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[55]),
        .O(p_1_in[55]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[56]_i_1 
       (.I0(Out[56]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[56]),
        .O(p_1_in[56]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[56]_i_3 
       (.I0(Out[56]),
        .O(\rdu[56]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[56]_i_4 
       (.I0(Out[55]),
        .O(\rdu[56]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[56]_i_5 
       (.I0(Out[54]),
        .O(\rdu[56]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[56]_i_6 
       (.I0(Out[53]),
        .O(\rdu[56]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[57]_i_1 
       (.I0(Out[57]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[57]),
        .O(p_1_in[57]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[58]_i_1 
       (.I0(Out[58]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[58]),
        .O(p_1_in[58]));
  LUT2 #(
    .INIT(4'h9)) 
    \rdu[58]_i_3 
       (.I0(Z2[25]),
        .I1(Z2[26]),
        .O(\rdu[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rdu[58]_i_4 
       (.I0(Z2[24]),
        .I1(Z2[25]),
        .O(\rdu[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rdu[58]_i_5 
       (.I0(Z2[23]),
        .I1(Z2[24]),
        .O(\rdu[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rdu[58]_i_6 
       (.I0(Z2[22]),
        .I1(Z2[23]),
        .O(\rdu[58]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[59]_i_1 
       (.I0(Out[59]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[59]),
        .O(p_1_in[59]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[5]_i_1 
       (.I0(Z0[5]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[60]_i_1 
       (.I0(Out[60]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[60]),
        .O(p_1_in[60]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[60]_i_3 
       (.I0(Out[60]),
        .O(\rdu[60]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[60]_i_4 
       (.I0(Out[59]),
        .O(\rdu[60]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[60]_i_5 
       (.I0(Out[58]),
        .O(\rdu[60]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[60]_i_6 
       (.I0(Out[57]),
        .O(\rdu[60]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[61]_i_1 
       (.I0(Out[61]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[61]),
        .O(p_1_in[61]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[62]_i_1 
       (.I0(Out[62]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[62]),
        .O(p_1_in[62]));
  LUT2 #(
    .INIT(4'h9)) 
    \rdu[62]_i_3 
       (.I0(Z2[29]),
        .I1(Z2[30]),
        .O(\rdu[62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rdu[62]_i_4 
       (.I0(Z2[28]),
        .I1(Z2[29]),
        .O(\rdu[62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rdu[62]_i_5 
       (.I0(Z2[27]),
        .I1(Z2[28]),
        .O(\rdu[62]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rdu[62]_i_6 
       (.I0(Z2[26]),
        .I1(Z2[27]),
        .O(\rdu[62]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdu[63]_i_1 
       (.I0(OutFSM2[2]),
        .I1(OutFSM1[2]),
        .I2(OutFSM3[2]),
        .O(\rdu[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[63]_i_2 
       (.I0(Out[63]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[63]),
        .O(p_1_in[63]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE7B7)) 
    \rdu[63]_i_4 
       (.I0(codif[8]),
        .I1(rs1[31]),
        .I2(codif[7]),
        .I3(rs2[31]),
        .I4(u2_i_48_n_0),
        .I5(enz_31_INST_0_i_2_n_0),
        .O(\rdu[63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rdu[63]_i_6 
       (.I0(Z2[30]),
        .I1(Z2[31]),
        .O(\rdu[63]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[63]_i_7 
       (.I0(Out[63]),
        .O(\rdu[63]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[63]_i_8 
       (.I0(Out[62]),
        .O(\rdu[63]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[63]_i_9 
       (.I0(Out[61]),
        .O(\rdu[63]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[6]_i_1 
       (.I0(Z0[6]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[7]_i_1 
       (.I0(Z0[7]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[7]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[8]_i_1 
       (.I0(Z0[8]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[8]),
        .O(p_1_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[8]_i_3 
       (.I0(Z0[8]),
        .O(\rdu[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[8]_i_4 
       (.I0(Z0[7]),
        .O(\rdu[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[8]_i_5 
       (.I0(Z0[6]),
        .O(\rdu[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdu[8]_i_6 
       (.I0(Z0[5]),
        .O(\rdu[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdu[9]_i_1 
       (.I0(Z0[9]),
        .I1(\rdu[63]_i_4_n_0 ),
        .I2(rdu0[9]),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(Z0[0]),
        .Q(\rdu_reg_n_0_[0] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[10]),
        .Q(\rdu_reg_n_0_[10] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[11]),
        .Q(\rdu_reg_n_0_[11] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[12]),
        .Q(\rdu_reg_n_0_[12] ),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[12]_i_2 
       (.CI(\rdu_reg[8]_i_2_n_0 ),
        .CO({\rdu_reg[12]_i_2_n_0 ,\rdu_reg[12]_i_2_n_1 ,\rdu_reg[12]_i_2_n_2 ,\rdu_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[12:9]),
        .S({\rdu[12]_i_3_n_0 ,\rdu[12]_i_4_n_0 ,\rdu[12]_i_5_n_0 ,\rdu[12]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[13]),
        .Q(\rdu_reg_n_0_[13] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[14]),
        .Q(\rdu_reg_n_0_[14] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[15]),
        .Q(\rdu_reg_n_0_[15] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[16]),
        .Q(\rdu_reg_n_0_[16] ),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[16]_i_2 
       (.CI(\rdu_reg[12]_i_2_n_0 ),
        .CO({\rdu_reg[16]_i_2_n_0 ,\rdu_reg[16]_i_2_n_1 ,\rdu_reg[16]_i_2_n_2 ,\rdu_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[16:13]),
        .S({\rdu[16]_i_3_n_0 ,\rdu[16]_i_4_n_0 ,\rdu[16]_i_5_n_0 ,\rdu[16]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[17]),
        .Q(\rdu_reg_n_0_[17] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[18]),
        .Q(\rdu_reg_n_0_[18] ),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[18]_i_2 
       (.CI(1'b0),
        .CO({\rdu_reg[18]_i_2_n_0 ,\rdu_reg[18]_i_2_n_1 ,\rdu_reg[18]_i_2_n_2 ,\rdu_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Z0[18:16],1'b0}),
        .O(Out[18:15]),
        .S({\rdu[18]_i_3_n_0 ,\rdu[18]_i_4_n_0 ,\rdu[18]_i_5_n_0 ,\rdu[18]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[19]),
        .Q(\rdu_reg_n_0_[19] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(\rdu_reg_n_0_[1] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[20]),
        .Q(\rdu_reg_n_0_[20] ),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[20]_i_2 
       (.CI(\rdu_reg[16]_i_2_n_0 ),
        .CO({\rdu_reg[20]_i_2_n_0 ,\rdu_reg[20]_i_2_n_1 ,\rdu_reg[20]_i_2_n_2 ,\rdu_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[20:17]),
        .S({\rdu[20]_i_3_n_0 ,\rdu[20]_i_4_n_0 ,\rdu[20]_i_5_n_0 ,\rdu[20]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[21]),
        .Q(\rdu_reg_n_0_[21] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[22]),
        .Q(\rdu_reg_n_0_[22] ),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[22]_i_2 
       (.CI(\rdu_reg[18]_i_2_n_0 ),
        .CO({\rdu_reg[22]_i_2_n_0 ,\rdu_reg[22]_i_2_n_1 ,\rdu_reg[22]_i_2_n_2 ,\rdu_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Z0[22:19]),
        .O(Out[22:19]),
        .S({\rdu[22]_i_3_n_0 ,\rdu[22]_i_4_n_0 ,\rdu[22]_i_5_n_0 ,\rdu[22]_i_6_n_0 }));
  CARRY4 \rdu_reg[22]_i_7 
       (.CI(1'b0),
        .CO({\rdu_reg[22]_i_7_n_0 ,\rdu_reg[22]_i_7_n_1 ,\rdu_reg[22]_i_7_n_2 ,\rdu_reg[22]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({\rdu[22]_i_8_n_0 ,\rdu[22]_i_9_n_0 ,\rdu[22]_i_10_n_0 ,1'b1}),
        .O({\rdu_reg[22]_i_7_n_4 ,\rdu_reg[22]_i_7_n_5 ,\rdu_reg[22]_i_7_n_6 ,\rdu_reg[22]_i_7_n_7 }),
        .S({\rdu[22]_i_11_n_0 ,\rdu[22]_i_12_n_0 ,\rdu[22]_i_13_n_0 ,\rdu[22]_i_14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[23]),
        .Q(\rdu_reg_n_0_[23] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[24]),
        .Q(\rdu_reg_n_0_[24] ),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[24]_i_2 
       (.CI(\rdu_reg[20]_i_2_n_0 ),
        .CO({\rdu_reg[24]_i_2_n_0 ,\rdu_reg[24]_i_2_n_1 ,\rdu_reg[24]_i_2_n_2 ,\rdu_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[24:21]),
        .S({\rdu[24]_i_3_n_0 ,\rdu[24]_i_4_n_0 ,\rdu[24]_i_5_n_0 ,\rdu[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[25]),
        .Q(\rdu_reg_n_0_[25] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[26]),
        .Q(\rdu_reg_n_0_[26] ),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[26]_i_2 
       (.CI(\rdu_reg[22]_i_2_n_0 ),
        .CO({\rdu_reg[26]_i_2_n_0 ,\rdu_reg[26]_i_2_n_1 ,\rdu_reg[26]_i_2_n_2 ,\rdu_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Z0[26:23]),
        .O(Out[26:23]),
        .S({\rdu[26]_i_3_n_0 ,\rdu[26]_i_4_n_0 ,\rdu[26]_i_5_n_0 ,\rdu[26]_i_6_n_0 }));
  CARRY4 \rdu_reg[26]_i_7 
       (.CI(\rdu_reg[22]_i_7_n_0 ),
        .CO({\rdu_reg[26]_i_7_n_0 ,\rdu_reg[26]_i_7_n_1 ,\rdu_reg[26]_i_7_n_2 ,\rdu_reg[26]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\rdu[26]_i_8_n_0 ,\rdu[26]_i_9_n_0 ,\rdu[26]_i_10_n_0 ,\rdu[26]_i_11_n_0 }),
        .O({\rdu_reg[26]_i_7_n_4 ,\rdu_reg[26]_i_7_n_5 ,\rdu_reg[26]_i_7_n_6 ,\rdu_reg[26]_i_7_n_7 }),
        .S({\rdu[26]_i_12_n_0 ,\rdu[26]_i_13_n_0 ,\rdu[26]_i_14_n_0 ,\rdu[26]_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[27]),
        .Q(\rdu_reg_n_0_[27] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[28]),
        .Q(\rdu_reg_n_0_[28] ),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[28]_i_2 
       (.CI(\rdu_reg[24]_i_2_n_0 ),
        .CO({\rdu_reg[28]_i_2_n_0 ,\rdu_reg[28]_i_2_n_1 ,\rdu_reg[28]_i_2_n_2 ,\rdu_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[28:25]),
        .S({\rdu[28]_i_3_n_0 ,\rdu[28]_i_4_n_0 ,\rdu[28]_i_5_n_0 ,\rdu[28]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[29]),
        .Q(\rdu_reg_n_0_[29] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(\rdu_reg_n_0_[2] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[30]),
        .Q(\rdu_reg_n_0_[30] ),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[30]_i_2 
       (.CI(\rdu_reg[26]_i_2_n_0 ),
        .CO({\rdu_reg[30]_i_2_n_0 ,\rdu_reg[30]_i_2_n_1 ,\rdu_reg[30]_i_2_n_2 ,\rdu_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Z0[30:27]),
        .O(Out[30:27]),
        .S({\rdu[30]_i_3_n_0 ,\rdu[30]_i_4_n_0 ,\rdu[30]_i_5_n_0 ,\rdu[30]_i_6_n_0 }));
  CARRY4 \rdu_reg[30]_i_7 
       (.CI(\rdu_reg[26]_i_7_n_0 ),
        .CO({\rdu_reg[30]_i_7_n_0 ,\rdu_reg[30]_i_7_n_1 ,\rdu_reg[30]_i_7_n_2 ,\rdu_reg[30]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\rdu[30]_i_8_n_0 ,\rdu[30]_i_9_n_0 ,\rdu[30]_i_10_n_0 ,\rdu[30]_i_11_n_0 }),
        .O({\rdu_reg[30]_i_7_n_4 ,\rdu_reg[30]_i_7_n_5 ,\rdu_reg[30]_i_7_n_6 ,\rdu_reg[30]_i_7_n_7 }),
        .S({\rdu[30]_i_12_n_0 ,\rdu[30]_i_13_n_0 ,\rdu[30]_i_14_n_0 ,\rdu[30]_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[31]),
        .Q(\rdu_reg_n_0_[31] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[32]),
        .Q(data0[0]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[32]_i_2 
       (.CI(\rdu_reg[28]_i_2_n_0 ),
        .CO({\rdu_reg[32]_i_2_n_0 ,\rdu_reg[32]_i_2_n_1 ,\rdu_reg[32]_i_2_n_2 ,\rdu_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[32:29]),
        .S({\rdu[32]_i_3_n_0 ,\rdu[32]_i_4_n_0 ,\rdu[32]_i_5_n_0 ,\rdu[32]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[33]),
        .Q(data0[1]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[34]),
        .Q(data0[2]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[34]_i_2 
       (.CI(\rdu_reg[30]_i_2_n_0 ),
        .CO({\rdu_reg[34]_i_2_n_0 ,\rdu_reg[34]_i_2_n_1 ,\rdu_reg[34]_i_2_n_2 ,\rdu_reg[34]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\rdu[34]_i_3_n_0 ,\rdu[34]_i_4_n_0 ,Z2[0],Z0[31]}),
        .O(Out[34:31]),
        .S({\rdu[34]_i_5_n_0 ,\rdu[34]_i_6_n_0 ,\rdu[34]_i_7_n_0 ,\rdu[34]_i_8_n_0 }));
  CARRY4 \rdu_reg[34]_i_9 
       (.CI(\rdu_reg[30]_i_7_n_0 ),
        .CO({\rdu_reg[34]_i_9_n_0 ,\rdu_reg[34]_i_9_n_1 ,\rdu_reg[34]_i_9_n_2 ,\rdu_reg[34]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\rdu[34]_i_10_n_0 ,\rdu[34]_i_11_n_0 ,\rdu[34]_i_12_n_0 ,\rdu[34]_i_13_n_0 }),
        .O({\rdu_reg[34]_i_9_n_4 ,\rdu_reg[34]_i_9_n_5 ,\rdu_reg[34]_i_9_n_6 ,\rdu_reg[34]_i_9_n_7 }),
        .S({\rdu[34]_i_14_n_0 ,\rdu[34]_i_15_n_0 ,\rdu[34]_i_16_n_0 ,\rdu[34]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[35]),
        .Q(data0[3]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[36]),
        .Q(data0[4]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[36]_i_2 
       (.CI(\rdu_reg[32]_i_2_n_0 ),
        .CO({\rdu_reg[36]_i_2_n_0 ,\rdu_reg[36]_i_2_n_1 ,\rdu_reg[36]_i_2_n_2 ,\rdu_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[36:33]),
        .S({\rdu[36]_i_3_n_0 ,\rdu[36]_i_4_n_0 ,\rdu[36]_i_5_n_0 ,\rdu[36]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[37]),
        .Q(data0[5]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[38]),
        .Q(data0[6]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[38]_i_11 
       (.CI(\rdu_reg[34]_i_9_n_0 ),
        .CO({\rdu_reg[38]_i_11_n_0 ,\rdu_reg[38]_i_11_n_1 ,\rdu_reg[38]_i_11_n_2 ,\rdu_reg[38]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\rdu[38]_i_13_n_0 ,\rdu[38]_i_14_n_0 ,\rdu[38]_i_15_n_0 ,\rdu[38]_i_16_n_0 }),
        .O({\rdu_reg[38]_i_11_n_4 ,\rdu_reg[38]_i_11_n_5 ,\rdu_reg[38]_i_11_n_6 ,\rdu_reg[38]_i_11_n_7 }),
        .S({\rdu[38]_i_17_n_0 ,\rdu[38]_i_18_n_0 ,\rdu[38]_i_19_n_0 ,\rdu[38]_i_20_n_0 }));
  CARRY4 \rdu_reg[38]_i_2 
       (.CI(\rdu_reg[34]_i_2_n_0 ),
        .CO({\rdu_reg[38]_i_2_n_0 ,\rdu_reg[38]_i_2_n_1 ,\rdu_reg[38]_i_2_n_2 ,\rdu_reg[38]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\rdu[38]_i_3_n_0 ,\rdu[38]_i_4_n_0 ,\rdu[38]_i_5_n_0 ,\rdu[38]_i_6_n_0 }),
        .O(Out[38:35]),
        .S({\rdu[38]_i_7_n_0 ,\rdu[38]_i_8_n_0 ,\rdu[38]_i_9_n_0 ,\rdu[38]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[39]),
        .Q(data0[7]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(\rdu_reg_n_0_[3] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[40]),
        .Q(data0[8]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[40]_i_2 
       (.CI(\rdu_reg[36]_i_2_n_0 ),
        .CO({\rdu_reg[40]_i_2_n_0 ,\rdu_reg[40]_i_2_n_1 ,\rdu_reg[40]_i_2_n_2 ,\rdu_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[40:37]),
        .S({\rdu[40]_i_3_n_0 ,\rdu[40]_i_4_n_0 ,\rdu[40]_i_5_n_0 ,\rdu[40]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[41]),
        .Q(data0[9]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[42]),
        .Q(data0[10]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[42]_i_11 
       (.CI(\rdu_reg[38]_i_11_n_0 ),
        .CO({\rdu_reg[42]_i_11_n_0 ,\rdu_reg[42]_i_11_n_1 ,\rdu_reg[42]_i_11_n_2 ,\rdu_reg[42]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\rdu[42]_i_12_n_0 ,\rdu[42]_i_13_n_0 ,\rdu[42]_i_14_n_0 ,\rdu[42]_i_15_n_0 }),
        .O({\rdu_reg[42]_i_11_n_4 ,\rdu_reg[42]_i_11_n_5 ,\rdu_reg[42]_i_11_n_6 ,\rdu_reg[42]_i_11_n_7 }),
        .S({\rdu[42]_i_16_n_0 ,\rdu[42]_i_17_n_0 ,\rdu[42]_i_18_n_0 ,\rdu[42]_i_19_n_0 }));
  CARRY4 \rdu_reg[42]_i_2 
       (.CI(\rdu_reg[38]_i_2_n_0 ),
        .CO({\rdu_reg[42]_i_2_n_0 ,\rdu_reg[42]_i_2_n_1 ,\rdu_reg[42]_i_2_n_2 ,\rdu_reg[42]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\rdu[42]_i_3_n_0 ,\rdu[42]_i_4_n_0 ,\rdu[42]_i_5_n_0 ,\rdu[42]_i_6_n_0 }),
        .O(Out[42:39]),
        .S({\rdu[42]_i_7_n_0 ,\rdu[42]_i_8_n_0 ,\rdu[42]_i_9_n_0 ,\rdu[42]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[43]),
        .Q(data0[11]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[44]),
        .Q(data0[12]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[44]_i_2 
       (.CI(\rdu_reg[40]_i_2_n_0 ),
        .CO({\rdu_reg[44]_i_2_n_0 ,\rdu_reg[44]_i_2_n_1 ,\rdu_reg[44]_i_2_n_2 ,\rdu_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[44:41]),
        .S({\rdu[44]_i_3_n_0 ,\rdu[44]_i_4_n_0 ,\rdu[44]_i_5_n_0 ,\rdu[44]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[45]),
        .Q(data0[13]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[46]),
        .Q(data0[14]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[46]_i_11 
       (.CI(\rdu_reg[42]_i_11_n_0 ),
        .CO({\rdu_reg[46]_i_11_n_0 ,\rdu_reg[46]_i_11_n_1 ,\rdu_reg[46]_i_11_n_2 ,\rdu_reg[46]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\rdu[46]_i_12_n_0 ,\rdu[46]_i_13_n_0 ,\rdu[46]_i_14_n_0 ,\rdu[46]_i_15_n_0 }),
        .O({\rdu_reg[46]_i_11_n_4 ,\rdu_reg[46]_i_11_n_5 ,\rdu_reg[46]_i_11_n_6 ,\rdu_reg[46]_i_11_n_7 }),
        .S({\rdu[46]_i_16_n_0 ,\rdu[46]_i_17_n_0 ,\rdu[46]_i_18_n_0 ,\rdu[46]_i_19_n_0 }));
  CARRY4 \rdu_reg[46]_i_2 
       (.CI(\rdu_reg[42]_i_2_n_0 ),
        .CO({\rdu_reg[46]_i_2_n_0 ,\rdu_reg[46]_i_2_n_1 ,\rdu_reg[46]_i_2_n_2 ,\rdu_reg[46]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\rdu[46]_i_3_n_0 ,\rdu[46]_i_4_n_0 ,\rdu[46]_i_5_n_0 ,\rdu[46]_i_6_n_0 }),
        .O(Out[46:43]),
        .S({\rdu[46]_i_7_n_0 ,\rdu[46]_i_8_n_0 ,\rdu[46]_i_9_n_0 ,\rdu[46]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[47]),
        .Q(data0[15]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[48]),
        .Q(data0[16]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[48]_i_2 
       (.CI(\rdu_reg[44]_i_2_n_0 ),
        .CO({\rdu_reg[48]_i_2_n_0 ,\rdu_reg[48]_i_2_n_1 ,\rdu_reg[48]_i_2_n_2 ,\rdu_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[48:45]),
        .S({\rdu[48]_i_3_n_0 ,\rdu[48]_i_4_n_0 ,\rdu[48]_i_5_n_0 ,\rdu[48]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[49]),
        .Q(data0[17]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(\rdu_reg_n_0_[4] ),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\rdu_reg[4]_i_2_n_0 ,\rdu_reg[4]_i_2_n_1 ,\rdu_reg[4]_i_2_n_2 ,\rdu_reg[4]_i_2_n_3 }),
        .CYINIT(\rdu[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[4:1]),
        .S({\rdu[4]_i_4_n_0 ,\rdu[4]_i_5_n_0 ,\rdu[4]_i_6_n_0 ,\rdu[4]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[50]),
        .Q(data0[18]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[50]_i_11 
       (.CI(\rdu_reg[46]_i_11_n_0 ),
        .CO({\rdu_reg[50]_i_11_n_0 ,\rdu_reg[50]_i_11_n_1 ,\rdu_reg[50]_i_11_n_2 ,\rdu_reg[50]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\rdu[50]_i_12_n_0 ,\rdu[50]_i_13_n_0 ,\rdu[50]_i_14_n_0 ,\rdu[50]_i_15_n_0 }),
        .O({\rdu_reg[50]_i_11_n_4 ,\rdu_reg[50]_i_11_n_5 ,\rdu_reg[50]_i_11_n_6 ,\rdu_reg[50]_i_11_n_7 }),
        .S({\rdu[50]_i_16_n_0 ,\rdu[50]_i_17_n_0 ,\rdu[50]_i_18_n_0 ,\rdu[50]_i_19_n_0 }));
  CARRY4 \rdu_reg[50]_i_2 
       (.CI(\rdu_reg[46]_i_2_n_0 ),
        .CO({\rdu_reg[50]_i_2_n_0 ,\rdu_reg[50]_i_2_n_1 ,\rdu_reg[50]_i_2_n_2 ,\rdu_reg[50]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\rdu[50]_i_3_n_0 ,\rdu[50]_i_4_n_0 ,\rdu[50]_i_5_n_0 ,\rdu[50]_i_6_n_0 }),
        .O(Out[50:47]),
        .S({\rdu[50]_i_7_n_0 ,\rdu[50]_i_8_n_0 ,\rdu[50]_i_9_n_0 ,\rdu[50]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[51]),
        .Q(data0[19]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[52]),
        .Q(data0[20]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[52]_i_2 
       (.CI(\rdu_reg[48]_i_2_n_0 ),
        .CO({\rdu_reg[52]_i_2_n_0 ,\rdu_reg[52]_i_2_n_1 ,\rdu_reg[52]_i_2_n_2 ,\rdu_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[52:49]),
        .S({\rdu[52]_i_3_n_0 ,\rdu[52]_i_4_n_0 ,\rdu[52]_i_5_n_0 ,\rdu[52]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[53]),
        .Q(data0[21]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[54]),
        .Q(data0[22]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[54]_i_10 
       (.CI(\rdu_reg[50]_i_11_n_0 ),
        .CO({\NLW_rdu_reg[54]_i_10_CO_UNCONNECTED [3],\rdu_reg[54]_i_10_n_1 ,\rdu_reg[54]_i_10_n_2 ,\rdu_reg[54]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\rdu[54]_i_11_n_0 ,\rdu[54]_i_12_n_0 ,\rdu[54]_i_13_n_0 }),
        .O({\rdu_reg[54]_i_10_n_4 ,\rdu_reg[54]_i_10_n_5 ,Out10,\rdu_reg[54]_i_10_n_7 }),
        .S({\rdu[54]_i_14_n_0 ,\rdu[54]_i_15_n_0 ,\rdu[54]_i_16_n_0 ,\rdu[54]_i_17_n_0 }));
  CARRY4 \rdu_reg[54]_i_2 
       (.CI(\rdu_reg[50]_i_2_n_0 ),
        .CO({\rdu_reg[54]_i_2_n_0 ,\rdu_reg[54]_i_2_n_1 ,\rdu_reg[54]_i_2_n_2 ,\rdu_reg[54]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Z2[21],\rdu[54]_i_3_n_0 ,\rdu[54]_i_4_n_0 ,\rdu[54]_i_5_n_0 }),
        .O(Out[54:51]),
        .S({\rdu[54]_i_6_n_0 ,\rdu[54]_i_7_n_0 ,\rdu[54]_i_8_n_0 ,\rdu[54]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[55]),
        .Q(data0[23]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[56]),
        .Q(data0[24]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[56]_i_2 
       (.CI(\rdu_reg[52]_i_2_n_0 ),
        .CO({\rdu_reg[56]_i_2_n_0 ,\rdu_reg[56]_i_2_n_1 ,\rdu_reg[56]_i_2_n_2 ,\rdu_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[56:53]),
        .S({\rdu[56]_i_3_n_0 ,\rdu[56]_i_4_n_0 ,\rdu[56]_i_5_n_0 ,\rdu[56]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[57]),
        .Q(data0[25]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[58]),
        .Q(data0[26]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[58]_i_2 
       (.CI(\rdu_reg[54]_i_2_n_0 ),
        .CO({\rdu_reg[58]_i_2_n_0 ,\rdu_reg[58]_i_2_n_1 ,\rdu_reg[58]_i_2_n_2 ,\rdu_reg[58]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Z2[25:22]),
        .O(Out[58:55]),
        .S({\rdu[58]_i_3_n_0 ,\rdu[58]_i_4_n_0 ,\rdu[58]_i_5_n_0 ,\rdu[58]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[59]),
        .Q(data0[27]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(\rdu_reg_n_0_[5] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[60]),
        .Q(data0[28]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[60]_i_2 
       (.CI(\rdu_reg[56]_i_2_n_0 ),
        .CO({\rdu_reg[60]_i_2_n_0 ,\rdu_reg[60]_i_2_n_1 ,\rdu_reg[60]_i_2_n_2 ,\rdu_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[60:57]),
        .S({\rdu[60]_i_3_n_0 ,\rdu[60]_i_4_n_0 ,\rdu[60]_i_5_n_0 ,\rdu[60]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[61]),
        .Q(data0[29]),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[62]),
        .Q(data0[30]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[62]_i_2 
       (.CI(\rdu_reg[58]_i_2_n_0 ),
        .CO({\rdu_reg[62]_i_2_n_0 ,\rdu_reg[62]_i_2_n_1 ,\rdu_reg[62]_i_2_n_2 ,\rdu_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Z2[29:26]),
        .O(Out[62:59]),
        .S({\rdu[62]_i_3_n_0 ,\rdu[62]_i_4_n_0 ,\rdu[62]_i_5_n_0 ,\rdu[62]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[63]),
        .Q(data0[31]),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[63]_i_3 
       (.CI(\rdu_reg[62]_i_2_n_0 ),
        .CO(\NLW_rdu_reg[63]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rdu_reg[63]_i_3_O_UNCONNECTED [3:1],Out[63]}),
        .S({1'b0,1'b0,1'b0,\rdu[63]_i_6_n_0 }));
  CARRY4 \rdu_reg[63]_i_5 
       (.CI(\rdu_reg[60]_i_2_n_0 ),
        .CO({\NLW_rdu_reg[63]_i_5_CO_UNCONNECTED [3:2],\rdu_reg[63]_i_5_n_2 ,\rdu_reg[63]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rdu_reg[63]_i_5_O_UNCONNECTED [3],rdu0[63:61]}),
        .S({1'b0,\rdu[63]_i_7_n_0 ,\rdu[63]_i_8_n_0 ,\rdu[63]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(\rdu_reg_n_0_[6] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(\rdu_reg_n_0_[7] ),
        .R(\rdu[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[8]),
        .Q(\rdu_reg_n_0_[8] ),
        .R(\rdu[63]_i_1_n_0 ));
  CARRY4 \rdu_reg[8]_i_2 
       (.CI(\rdu_reg[4]_i_2_n_0 ),
        .CO({\rdu_reg[8]_i_2_n_0 ,\rdu_reg[8]_i_2_n_1 ,\rdu_reg[8]_i_2_n_2 ,\rdu_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rdu0[8:5]),
        .S({\rdu[8]_i_3_n_0 ,\rdu[8]_i_4_n_0 ,\rdu[8]_i_5_n_0 ,\rdu[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rdu_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[9]),
        .Q(\rdu_reg_n_0_[9] ),
        .R(\rdu[63]_i_1_n_0 ));
  (* BITS_BOOTH = "16" *) 
  (* COUNT_BIT = "5" *) 
  FSM_Booth__1 u1
       (.Enable(EnableMul),
        .OutFSM(OutFSM1),
        .clk(clk),
        .cont(cont1_reg__0),
        .reset(reset));
  LUT2 #(
    .INIT(4'h2)) 
    u1_i_1
       (.I0(Enable),
        .I1(enz_31_INST_0_i_1_n_0),
        .O(EnableMul));
  (* sword = "17" *) 
  Alg_Booth__1 u2
       (.Busy(OutFSM1[2]),
        .Em(OutFSM1[0]),
        .Er(OutFSM1[1]),
        .R1({1'b0,u2_i_17_n_0,u2_i_18_n_0,u2_i_19_n_0,u2_i_20_n_0,u2_i_21_n_0,u2_i_22_n_0,u2_i_23_n_0,u2_i_24_n_0,u2_i_25_n_0,u2_i_26_n_0,u2_i_27_n_0,u2_i_28_n_0,u2_i_29_n_0,u2_i_30_n_0,u2_i_31_n_0,u2_i_32_n_0}),
        .R2({1'b0,p_1_in1_in}),
        .Z(Z2),
        .clk(clk),
        .reset(reset));
  LUT5 #(
    .INIT(32'hCCCCCC8C)) 
    u2_i_1
       (.I0(ss20[31]),
        .I1(rs2[31]),
        .I2(codif[7]),
        .I3(codif[8]),
        .I4(enz_31_INST_0_i_1_n_0),
        .O(p_1_in1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_10
       (.I0(rs2[22]),
        .I1(u2_i_34_n_0),
        .I2(ss20[22]),
        .O(p_1_in1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_11
       (.I0(rs2[21]),
        .I1(u2_i_34_n_0),
        .I2(ss20[21]),
        .O(p_1_in1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_12
       (.I0(rs2[20]),
        .I1(u2_i_34_n_0),
        .I2(ss20[20]),
        .O(p_1_in1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_13
       (.I0(rs2[19]),
        .I1(u2_i_34_n_0),
        .I2(ss20[19]),
        .O(p_1_in1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_14
       (.I0(rs2[18]),
        .I1(u2_i_34_n_0),
        .I2(ss20[18]),
        .O(p_1_in1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_15
       (.I0(rs2[17]),
        .I1(u2_i_34_n_0),
        .I2(ss20[17]),
        .O(p_1_in1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_16
       (.I0(rs2[16]),
        .I1(u2_i_34_n_0),
        .I2(ss20[16]),
        .O(p_1_in1_in[0]));
  LUT5 #(
    .INIT(32'hFF00EB00)) 
    u2_i_17
       (.I0(enz_31_INST_0_i_1_n_0),
        .I1(codif[8]),
        .I2(codif[7]),
        .I3(rs1[31]),
        .I4(ss10[31]),
        .O(u2_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_18
       (.I0(rs1[30]),
        .I1(u2_i_40_n_0),
        .I2(ss10[30]),
        .O(u2_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_19
       (.I0(rs1[29]),
        .I1(u2_i_40_n_0),
        .I2(ss10[29]),
        .O(u2_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_2
       (.I0(rs2[30]),
        .I1(u2_i_34_n_0),
        .I2(ss20[30]),
        .O(p_1_in1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_20
       (.I0(rs1[28]),
        .I1(u2_i_40_n_0),
        .I2(ss10[28]),
        .O(u2_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_21
       (.I0(rs1[27]),
        .I1(u2_i_40_n_0),
        .I2(ss10[27]),
        .O(u2_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_22
       (.I0(rs1[26]),
        .I1(u2_i_40_n_0),
        .I2(ss10[26]),
        .O(u2_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_23
       (.I0(rs1[25]),
        .I1(u2_i_40_n_0),
        .I2(ss10[25]),
        .O(u2_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_24
       (.I0(rs1[24]),
        .I1(u2_i_40_n_0),
        .I2(ss10[24]),
        .O(u2_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_25
       (.I0(rs1[23]),
        .I1(u2_i_40_n_0),
        .I2(ss10[23]),
        .O(u2_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_26
       (.I0(rs1[22]),
        .I1(u2_i_40_n_0),
        .I2(ss10[22]),
        .O(u2_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_27
       (.I0(rs1[21]),
        .I1(u2_i_40_n_0),
        .I2(ss10[21]),
        .O(u2_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_28
       (.I0(rs1[20]),
        .I1(u2_i_40_n_0),
        .I2(ss10[20]),
        .O(u2_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_29
       (.I0(rs1[19]),
        .I1(u2_i_40_n_0),
        .I2(ss10[19]),
        .O(u2_i_29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_3
       (.I0(rs2[29]),
        .I1(u2_i_34_n_0),
        .I2(ss20[29]),
        .O(p_1_in1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_30
       (.I0(rs1[18]),
        .I1(u2_i_40_n_0),
        .I2(ss10[18]),
        .O(u2_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_31
       (.I0(rs1[17]),
        .I1(u2_i_40_n_0),
        .I2(ss10[17]),
        .O(u2_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_32
       (.I0(rs1[16]),
        .I1(u2_i_40_n_0),
        .I2(ss10[16]),
        .O(u2_i_32_n_0));
  CARRY4 u2_i_33
       (.CI(u2_i_35_n_0),
        .CO({NLW_u2_i_33_CO_UNCONNECTED[3:2],u2_i_33_n_2,u2_i_33_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_u2_i_33_O_UNCONNECTED[3],ss20[31:29]}),
        .S({1'b0,p_0_in[31:29]}));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    u2_i_34
       (.I0(enz_31_INST_0_i_2_n_0),
        .I1(u2_i_48_n_0),
        .I2(codif[8]),
        .I3(codif[7]),
        .I4(rs2[31]),
        .O(u2_i_34_n_0));
  CARRY4 u2_i_35
       (.CI(u2_i_36_n_0),
        .CO({u2_i_35_n_0,u2_i_35_n_1,u2_i_35_n_2,u2_i_35_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ss20[28:25]),
        .S(p_0_in[28:25]));
  CARRY4 u2_i_36
       (.CI(u2_i_37_n_0),
        .CO({u2_i_36_n_0,u2_i_36_n_1,u2_i_36_n_2,u2_i_36_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ss20[24:21]),
        .S(p_0_in[24:21]));
  CARRY4 u2_i_37
       (.CI(u2_i_38_n_0),
        .CO({u2_i_37_n_0,u2_i_37_n_1,u2_i_37_n_2,u2_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ss20[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 u2_i_38
       (.CI(u6_i_31_n_0),
        .CO({u2_i_38_n_0,u2_i_38_n_1,u2_i_38_n_2,u2_i_38_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ss20[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 u2_i_39
       (.CI(u2_i_41_n_0),
        .CO({NLW_u2_i_39_CO_UNCONNECTED[3:2],u2_i_39_n_2,u2_i_39_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_u2_i_39_O_UNCONNECTED[3],ss10[31:29]}),
        .S({1'b0,u2_i_65_n_0,u2_i_66_n_0,u2_i_67_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_4
       (.I0(rs2[28]),
        .I1(u2_i_34_n_0),
        .I2(ss20[28]),
        .O(p_1_in1_in[12]));
  LUT5 #(
    .INIT(32'hFFF9FFFF)) 
    u2_i_40
       (.I0(codif[7]),
        .I1(codif[8]),
        .I2(enz_31_INST_0_i_2_n_0),
        .I3(u2_i_48_n_0),
        .I4(rs1[31]),
        .O(u2_i_40_n_0));
  CARRY4 u2_i_41
       (.CI(u2_i_42_n_0),
        .CO({u2_i_41_n_0,u2_i_41_n_1,u2_i_41_n_2,u2_i_41_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ss10[28:25]),
        .S({u2_i_68_n_0,u2_i_69_n_0,u2_i_70_n_0,u2_i_71_n_0}));
  CARRY4 u2_i_42
       (.CI(u2_i_43_n_0),
        .CO({u2_i_42_n_0,u2_i_42_n_1,u2_i_42_n_2,u2_i_42_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ss10[24:21]),
        .S({u2_i_72_n_0,u2_i_73_n_0,u2_i_74_n_0,u2_i_75_n_0}));
  CARRY4 u2_i_43
       (.CI(u2_i_44_n_0),
        .CO({u2_i_43_n_0,u2_i_43_n_1,u2_i_43_n_2,u2_i_43_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ss10[20:17]),
        .S({u2_i_76_n_0,u2_i_77_n_0,u2_i_78_n_0,u2_i_79_n_0}));
  CARRY4 u2_i_44
       (.CI(u6_i_34_n_0),
        .CO({u2_i_44_n_0,u2_i_44_n_1,u2_i_44_n_2,u2_i_44_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ss10[16:13]),
        .S({u2_i_80_n_0,u2_i_81_n_0,u2_i_82_n_0,u2_i_83_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_45
       (.I0(rs2[31]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_46
       (.I0(rs2[30]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_47
       (.I0(rs2[29]),
        .O(p_0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    u2_i_48
       (.I0(codif[3]),
        .I1(codif[2]),
        .I2(codif[5]),
        .I3(codif[4]),
        .O(u2_i_48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_49
       (.I0(rs2[28]),
        .O(p_0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_5
       (.I0(rs2[27]),
        .I1(u2_i_34_n_0),
        .I2(ss20[27]),
        .O(p_1_in1_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_50
       (.I0(rs2[27]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_51
       (.I0(rs2[26]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_52
       (.I0(rs2[25]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_53
       (.I0(rs2[24]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_54
       (.I0(rs2[23]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_55
       (.I0(rs2[22]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_56
       (.I0(rs2[21]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_57
       (.I0(rs2[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_58
       (.I0(rs2[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_59
       (.I0(rs2[18]),
        .O(p_0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_6
       (.I0(rs2[26]),
        .I1(u2_i_34_n_0),
        .I2(ss20[26]),
        .O(p_1_in1_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_60
       (.I0(rs2[17]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_61
       (.I0(rs2[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_62
       (.I0(rs2[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_63
       (.I0(rs2[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_64
       (.I0(rs2[13]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_65
       (.I0(rs1[31]),
        .O(u2_i_65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_66
       (.I0(rs1[30]),
        .O(u2_i_66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_67
       (.I0(rs1[29]),
        .O(u2_i_67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_68
       (.I0(rs1[28]),
        .O(u2_i_68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_69
       (.I0(rs1[27]),
        .O(u2_i_69_n_0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_7
       (.I0(rs2[25]),
        .I1(u2_i_34_n_0),
        .I2(ss20[25]),
        .O(p_1_in1_in[9]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_70
       (.I0(rs1[26]),
        .O(u2_i_70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_71
       (.I0(rs1[25]),
        .O(u2_i_71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_72
       (.I0(rs1[24]),
        .O(u2_i_72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_73
       (.I0(rs1[23]),
        .O(u2_i_73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_74
       (.I0(rs1[22]),
        .O(u2_i_74_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_75
       (.I0(rs1[21]),
        .O(u2_i_75_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_76
       (.I0(rs1[20]),
        .O(u2_i_76_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_77
       (.I0(rs1[19]),
        .O(u2_i_77_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_78
       (.I0(rs1[18]),
        .O(u2_i_78_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_79
       (.I0(rs1[17]),
        .O(u2_i_79_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_8
       (.I0(rs2[24]),
        .I1(u2_i_34_n_0),
        .I2(ss20[24]),
        .O(p_1_in1_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_80
       (.I0(rs1[16]),
        .O(u2_i_80_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_81
       (.I0(rs1[15]),
        .O(u2_i_81_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_82
       (.I0(rs1[14]),
        .O(u2_i_82_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u2_i_83
       (.I0(rs1[13]),
        .O(u2_i_83_n_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u2_i_9
       (.I0(rs2[23]),
        .I1(u2_i_34_n_0),
        .I2(ss20[23]),
        .O(p_1_in1_in[7]));
  (* BITS_BOOTH = "17" *) 
  (* COUNT_BIT = "5" *) 
  FSM_Booth__parameterized0 u3
       (.Enable(EnableMul),
        .OutFSM(OutFSM2),
        .clk(clk),
        .cont(cont2_reg__0),
        .reset(reset));
  (* sword = "18" *) 
  Alg_Booth__parameterized0 u4
       (.Busy(OutFSM2[2]),
        .Em(OutFSM2[0]),
        .Er(OutFSM2[1]),
        .R1({1'b0,R10}),
        .R2({1'b0,R20}),
        .Z(Z1),
        .clk(clk),
        .reset(reset));
  CARRY4 u4_i_1
       (.CI(u4_i_2_n_0),
        .CO({NLW_u4_i_1_CO_UNCONNECTED[3:1],R20[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_u4_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 u4_i_10
       (.CI(1'b0),
        .CO({u4_i_10_n_0,u4_i_10_n_1,u4_i_10_n_2,u4_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({u4_i_64_n_0,u4_i_65_n_0,u4_i_66_n_0,rs1[0]}),
        .O(R10[3:0]),
        .S({u4_i_67_n_0,u4_i_68_n_0,u4_i_69_n_0,u4_i_70_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_11
       (.I0(rs2[30]),
        .I1(u2_i_34_n_0),
        .I2(ss20[30]),
        .O(u4_i_11_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_12
       (.I0(rs2[29]),
        .I1(u2_i_34_n_0),
        .I2(ss20[29]),
        .O(u4_i_12_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_13
       (.I0(rs2[28]),
        .I1(u2_i_34_n_0),
        .I2(ss20[28]),
        .O(u4_i_13_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F6FF0F0F060)) 
    u4_i_14
       (.I0(ss20[31]),
        .I1(ss20[15]),
        .I2(rs2[31]),
        .I3(u4_i_71_n_0),
        .I4(enz_31_INST_0_i_1_n_0),
        .I5(rs2[15]),
        .O(u4_i_14_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_15
       (.I0(ss20[30]),
        .I1(rs2[30]),
        .I2(ss20[14]),
        .I3(u2_i_34_n_0),
        .I4(rs2[14]),
        .O(u4_i_15_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_16
       (.I0(ss20[29]),
        .I1(rs2[29]),
        .I2(ss20[13]),
        .I3(u2_i_34_n_0),
        .I4(rs2[13]),
        .O(u4_i_16_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_17
       (.I0(ss20[28]),
        .I1(rs2[28]),
        .I2(ss20[12]),
        .I3(u2_i_34_n_0),
        .I4(rs2[12]),
        .O(u4_i_17_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_18
       (.I0(rs2[27]),
        .I1(u2_i_34_n_0),
        .I2(ss20[27]),
        .O(u4_i_18_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_19
       (.I0(rs2[26]),
        .I1(u2_i_34_n_0),
        .I2(ss20[26]),
        .O(u4_i_19_n_0));
  CARRY4 u4_i_2
       (.CI(u4_i_3_n_0),
        .CO({u4_i_2_n_0,u4_i_2_n_1,u4_i_2_n_2,u4_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({p_1_in1_in[15],u4_i_11_n_0,u4_i_12_n_0,u4_i_13_n_0}),
        .O(R20[15:12]),
        .S({u4_i_14_n_0,u4_i_15_n_0,u4_i_16_n_0,u4_i_17_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_20
       (.I0(rs2[25]),
        .I1(u2_i_34_n_0),
        .I2(ss20[25]),
        .O(u4_i_20_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_21
       (.I0(rs2[24]),
        .I1(u2_i_34_n_0),
        .I2(ss20[24]),
        .O(u4_i_21_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_22
       (.I0(ss20[27]),
        .I1(rs2[27]),
        .I2(ss20[11]),
        .I3(u2_i_34_n_0),
        .I4(rs2[11]),
        .O(u4_i_22_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_23
       (.I0(ss20[26]),
        .I1(rs2[26]),
        .I2(ss20[10]),
        .I3(u2_i_34_n_0),
        .I4(rs2[10]),
        .O(u4_i_23_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_24
       (.I0(ss20[25]),
        .I1(rs2[25]),
        .I2(ss20[9]),
        .I3(u2_i_34_n_0),
        .I4(rs2[9]),
        .O(u4_i_24_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_25
       (.I0(ss20[24]),
        .I1(rs2[24]),
        .I2(ss20[8]),
        .I3(u2_i_34_n_0),
        .I4(rs2[8]),
        .O(u4_i_25_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_26
       (.I0(rs2[23]),
        .I1(u2_i_34_n_0),
        .I2(ss20[23]),
        .O(u4_i_26_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_27
       (.I0(rs2[22]),
        .I1(u2_i_34_n_0),
        .I2(ss20[22]),
        .O(u4_i_27_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_28
       (.I0(rs2[21]),
        .I1(u2_i_34_n_0),
        .I2(ss20[21]),
        .O(u4_i_28_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_29
       (.I0(rs2[20]),
        .I1(u2_i_34_n_0),
        .I2(ss20[20]),
        .O(u4_i_29_n_0));
  CARRY4 u4_i_3
       (.CI(u4_i_4_n_0),
        .CO({u4_i_3_n_0,u4_i_3_n_1,u4_i_3_n_2,u4_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({u4_i_18_n_0,u4_i_19_n_0,u4_i_20_n_0,u4_i_21_n_0}),
        .O(R20[11:8]),
        .S({u4_i_22_n_0,u4_i_23_n_0,u4_i_24_n_0,u4_i_25_n_0}));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_30
       (.I0(ss20[23]),
        .I1(rs2[23]),
        .I2(ss20[7]),
        .I3(u2_i_34_n_0),
        .I4(rs2[7]),
        .O(u4_i_30_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_31
       (.I0(ss20[22]),
        .I1(rs2[22]),
        .I2(ss20[6]),
        .I3(u2_i_34_n_0),
        .I4(rs2[6]),
        .O(u4_i_31_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_32
       (.I0(ss20[21]),
        .I1(rs2[21]),
        .I2(ss20[5]),
        .I3(u2_i_34_n_0),
        .I4(rs2[5]),
        .O(u4_i_32_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_33
       (.I0(ss20[20]),
        .I1(rs2[20]),
        .I2(ss20[4]),
        .I3(u2_i_34_n_0),
        .I4(rs2[4]),
        .O(u4_i_33_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_34
       (.I0(rs2[19]),
        .I1(u2_i_34_n_0),
        .I2(ss20[19]),
        .O(u4_i_34_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_35
       (.I0(rs2[18]),
        .I1(u2_i_34_n_0),
        .I2(ss20[18]),
        .O(u4_i_35_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_36
       (.I0(rs2[17]),
        .I1(u2_i_34_n_0),
        .I2(ss20[17]),
        .O(u4_i_36_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_37
       (.I0(ss20[19]),
        .I1(rs2[19]),
        .I2(ss20[3]),
        .I3(u2_i_34_n_0),
        .I4(rs2[3]),
        .O(u4_i_37_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_38
       (.I0(ss20[18]),
        .I1(rs2[18]),
        .I2(ss20[2]),
        .I3(u2_i_34_n_0),
        .I4(rs2[2]),
        .O(u4_i_38_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_39
       (.I0(ss20[17]),
        .I1(rs2[17]),
        .I2(ss20[1]),
        .I3(u2_i_34_n_0),
        .I4(rs2[1]),
        .O(u4_i_39_n_0));
  CARRY4 u4_i_4
       (.CI(u4_i_5_n_0),
        .CO({u4_i_4_n_0,u4_i_4_n_1,u4_i_4_n_2,u4_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({u4_i_26_n_0,u4_i_27_n_0,u4_i_28_n_0,u4_i_29_n_0}),
        .O(R20[7:4]),
        .S({u4_i_30_n_0,u4_i_31_n_0,u4_i_32_n_0,u4_i_33_n_0}));
  LUT4 #(
    .INIT(16'h1DE2)) 
    u4_i_40
       (.I0(ss20[16]),
        .I1(u2_i_34_n_0),
        .I2(rs2[16]),
        .I3(rs2[0]),
        .O(u4_i_40_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_41
       (.I0(rs1[30]),
        .I1(u2_i_40_n_0),
        .I2(ss10[30]),
        .O(u4_i_41_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_42
       (.I0(rs1[29]),
        .I1(u2_i_40_n_0),
        .I2(ss10[29]),
        .O(u4_i_42_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_43
       (.I0(rs1[28]),
        .I1(u2_i_40_n_0),
        .I2(ss10[28]),
        .O(u4_i_43_n_0));
  LUT6 #(
    .INIT(64'h0F6F0F0FF060F0F0)) 
    u4_i_44
       (.I0(ss10[31]),
        .I1(ss10[15]),
        .I2(rs1[31]),
        .I3(enz_31_INST_0_i_1_n_0),
        .I4(u4_i_72_n_0),
        .I5(rs1[15]),
        .O(u4_i_44_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_45
       (.I0(ss10[30]),
        .I1(rs1[30]),
        .I2(ss10[14]),
        .I3(u2_i_40_n_0),
        .I4(rs1[14]),
        .O(u4_i_45_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_46
       (.I0(ss10[29]),
        .I1(rs1[29]),
        .I2(ss10[13]),
        .I3(u2_i_40_n_0),
        .I4(rs1[13]),
        .O(u4_i_46_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_47
       (.I0(ss10[28]),
        .I1(rs1[28]),
        .I2(ss10[12]),
        .I3(u2_i_40_n_0),
        .I4(rs1[12]),
        .O(u4_i_47_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_48
       (.I0(rs1[27]),
        .I1(u2_i_40_n_0),
        .I2(ss10[27]),
        .O(u4_i_48_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_49
       (.I0(rs1[26]),
        .I1(u2_i_40_n_0),
        .I2(ss10[26]),
        .O(u4_i_49_n_0));
  CARRY4 u4_i_5
       (.CI(1'b0),
        .CO({u4_i_5_n_0,u4_i_5_n_1,u4_i_5_n_2,u4_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({u4_i_34_n_0,u4_i_35_n_0,u4_i_36_n_0,rs2[0]}),
        .O(R20[3:0]),
        .S({u4_i_37_n_0,u4_i_38_n_0,u4_i_39_n_0,u4_i_40_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_50
       (.I0(rs1[25]),
        .I1(u2_i_40_n_0),
        .I2(ss10[25]),
        .O(u4_i_50_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_51
       (.I0(rs1[24]),
        .I1(u2_i_40_n_0),
        .I2(ss10[24]),
        .O(u4_i_51_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_52
       (.I0(ss10[27]),
        .I1(rs1[27]),
        .I2(ss10[11]),
        .I3(u2_i_40_n_0),
        .I4(rs1[11]),
        .O(u4_i_52_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_53
       (.I0(ss10[26]),
        .I1(rs1[26]),
        .I2(ss10[10]),
        .I3(u2_i_40_n_0),
        .I4(rs1[10]),
        .O(u4_i_53_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_54
       (.I0(ss10[25]),
        .I1(rs1[25]),
        .I2(ss10[9]),
        .I3(u2_i_40_n_0),
        .I4(rs1[9]),
        .O(u4_i_54_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_55
       (.I0(ss10[24]),
        .I1(rs1[24]),
        .I2(ss10[8]),
        .I3(u2_i_40_n_0),
        .I4(rs1[8]),
        .O(u4_i_55_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_56
       (.I0(rs1[23]),
        .I1(u2_i_40_n_0),
        .I2(ss10[23]),
        .O(u4_i_56_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_57
       (.I0(rs1[22]),
        .I1(u2_i_40_n_0),
        .I2(ss10[22]),
        .O(u4_i_57_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_58
       (.I0(rs1[21]),
        .I1(u2_i_40_n_0),
        .I2(ss10[21]),
        .O(u4_i_58_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_59
       (.I0(rs1[20]),
        .I1(u2_i_40_n_0),
        .I2(ss10[20]),
        .O(u4_i_59_n_0));
  CARRY4 u4_i_6
       (.CI(u4_i_7_n_0),
        .CO({NLW_u4_i_6_CO_UNCONNECTED[3:1],R10[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_u4_i_6_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_60
       (.I0(ss10[23]),
        .I1(rs1[23]),
        .I2(ss10[7]),
        .I3(u2_i_40_n_0),
        .I4(rs1[7]),
        .O(u4_i_60_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_61
       (.I0(ss10[22]),
        .I1(rs1[22]),
        .I2(ss10[6]),
        .I3(u2_i_40_n_0),
        .I4(rs1[6]),
        .O(u4_i_61_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_62
       (.I0(ss10[21]),
        .I1(rs1[21]),
        .I2(ss10[5]),
        .I3(u2_i_40_n_0),
        .I4(rs1[5]),
        .O(u4_i_62_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_63
       (.I0(ss10[20]),
        .I1(rs1[20]),
        .I2(ss10[4]),
        .I3(u2_i_40_n_0),
        .I4(rs1[4]),
        .O(u4_i_63_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_64
       (.I0(rs1[19]),
        .I1(u2_i_40_n_0),
        .I2(ss10[19]),
        .O(u4_i_64_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_65
       (.I0(rs1[18]),
        .I1(u2_i_40_n_0),
        .I2(ss10[18]),
        .O(u4_i_65_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u4_i_66
       (.I0(rs1[17]),
        .I1(u2_i_40_n_0),
        .I2(ss10[17]),
        .O(u4_i_66_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_67
       (.I0(ss10[19]),
        .I1(rs1[19]),
        .I2(ss10[3]),
        .I3(u2_i_40_n_0),
        .I4(rs1[3]),
        .O(u4_i_67_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_68
       (.I0(ss10[18]),
        .I1(rs1[18]),
        .I2(ss10[2]),
        .I3(u2_i_40_n_0),
        .I4(rs1[2]),
        .O(u4_i_68_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    u4_i_69
       (.I0(ss10[17]),
        .I1(rs1[17]),
        .I2(ss10[1]),
        .I3(u2_i_40_n_0),
        .I4(rs1[1]),
        .O(u4_i_69_n_0));
  CARRY4 u4_i_7
       (.CI(u4_i_8_n_0),
        .CO({u4_i_7_n_0,u4_i_7_n_1,u4_i_7_n_2,u4_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({u2_i_17_n_0,u4_i_41_n_0,u4_i_42_n_0,u4_i_43_n_0}),
        .O(R10[15:12]),
        .S({u4_i_44_n_0,u4_i_45_n_0,u4_i_46_n_0,u4_i_47_n_0}));
  LUT4 #(
    .INIT(16'h1DE2)) 
    u4_i_70
       (.I0(ss10[16]),
        .I1(u2_i_40_n_0),
        .I2(rs1[16]),
        .I3(rs1[0]),
        .O(u4_i_70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'hB)) 
    u4_i_71
       (.I0(codif[8]),
        .I1(codif[7]),
        .O(u4_i_71_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h6)) 
    u4_i_72
       (.I0(codif[7]),
        .I1(codif[8]),
        .O(u4_i_72_n_0));
  CARRY4 u4_i_8
       (.CI(u4_i_9_n_0),
        .CO({u4_i_8_n_0,u4_i_8_n_1,u4_i_8_n_2,u4_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({u4_i_48_n_0,u4_i_49_n_0,u4_i_50_n_0,u4_i_51_n_0}),
        .O(R10[11:8]),
        .S({u4_i_52_n_0,u4_i_53_n_0,u4_i_54_n_0,u4_i_55_n_0}));
  CARRY4 u4_i_9
       (.CI(u4_i_10_n_0),
        .CO({u4_i_9_n_0,u4_i_9_n_1,u4_i_9_n_2,u4_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({u4_i_56_n_0,u4_i_57_n_0,u4_i_58_n_0,u4_i_59_n_0}),
        .O(R10[7:4]),
        .S({u4_i_60_n_0,u4_i_61_n_0,u4_i_62_n_0,u4_i_63_n_0}));
  (* BITS_BOOTH = "16" *) 
  (* COUNT_BIT = "5" *) 
  FSM_Booth u5
       (.Enable(EnableMul),
        .OutFSM(OutFSM3),
        .clk(clk),
        .cont(cont3_reg__0),
        .reset(reset));
  (* sword = "17" *) 
  Alg_Booth u6
       (.Busy(OutFSM3[2]),
        .Em(OutFSM3[0]),
        .Er(OutFSM3[1]),
        .R1({1'b0,u6_i_16_n_0,u6_i_17_n_0,u6_i_18_n_0,u6_i_19_n_0,u6_i_20_n_0,u6_i_21_n_0,u6_i_22_n_0,u6_i_23_n_0,u6_i_24_n_0,u6_i_25_n_0,u6_i_26_n_0,u6_i_27_n_0,u6_i_28_n_0,u6_i_29_n_0,u6_i_30_n_0,rs1[0]}),
        .R2({1'b0,u6_i_1_n_0,u6_i_2_n_0,u6_i_3_n_0,u6_i_4_n_0,u6_i_5_n_0,u6_i_6_n_0,u6_i_7_n_0,u6_i_8_n_0,u6_i_9_n_0,u6_i_10_n_0,u6_i_11_n_0,u6_i_12_n_0,u6_i_13_n_0,u6_i_14_n_0,u6_i_15_n_0,rs2[0]}),
        .Z(Z0),
        .clk(clk),
        .reset(reset));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_1
       (.I0(rs2[15]),
        .I1(u2_i_34_n_0),
        .I2(ss20[15]),
        .O(u6_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_10
       (.I0(rs2[6]),
        .I1(u2_i_34_n_0),
        .I2(ss20[6]),
        .O(u6_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_11
       (.I0(rs2[5]),
        .I1(u2_i_34_n_0),
        .I2(ss20[5]),
        .O(u6_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_12
       (.I0(rs2[4]),
        .I1(u2_i_34_n_0),
        .I2(ss20[4]),
        .O(u6_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_13
       (.I0(rs2[3]),
        .I1(u2_i_34_n_0),
        .I2(ss20[3]),
        .O(u6_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_14
       (.I0(rs2[2]),
        .I1(u2_i_34_n_0),
        .I2(ss20[2]),
        .O(u6_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_15
       (.I0(rs2[1]),
        .I1(u2_i_34_n_0),
        .I2(ss20[1]),
        .O(u6_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_16
       (.I0(rs1[15]),
        .I1(u2_i_40_n_0),
        .I2(ss10[15]),
        .O(u6_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_17
       (.I0(rs1[14]),
        .I1(u2_i_40_n_0),
        .I2(ss10[14]),
        .O(u6_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_18
       (.I0(rs1[13]),
        .I1(u2_i_40_n_0),
        .I2(ss10[13]),
        .O(u6_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_19
       (.I0(rs1[12]),
        .I1(u2_i_40_n_0),
        .I2(ss10[12]),
        .O(u6_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_2
       (.I0(rs2[14]),
        .I1(u2_i_34_n_0),
        .I2(ss20[14]),
        .O(u6_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_20
       (.I0(rs1[11]),
        .I1(u2_i_40_n_0),
        .I2(ss10[11]),
        .O(u6_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_21
       (.I0(rs1[10]),
        .I1(u2_i_40_n_0),
        .I2(ss10[10]),
        .O(u6_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_22
       (.I0(rs1[9]),
        .I1(u2_i_40_n_0),
        .I2(ss10[9]),
        .O(u6_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_23
       (.I0(rs1[8]),
        .I1(u2_i_40_n_0),
        .I2(ss10[8]),
        .O(u6_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_24
       (.I0(rs1[7]),
        .I1(u2_i_40_n_0),
        .I2(ss10[7]),
        .O(u6_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_25
       (.I0(rs1[6]),
        .I1(u2_i_40_n_0),
        .I2(ss10[6]),
        .O(u6_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_26
       (.I0(rs1[5]),
        .I1(u2_i_40_n_0),
        .I2(ss10[5]),
        .O(u6_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_27
       (.I0(rs1[4]),
        .I1(u2_i_40_n_0),
        .I2(ss10[4]),
        .O(u6_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_28
       (.I0(rs1[3]),
        .I1(u2_i_40_n_0),
        .I2(ss10[3]),
        .O(u6_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_29
       (.I0(rs1[2]),
        .I1(u2_i_40_n_0),
        .I2(ss10[2]),
        .O(u6_i_29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_3
       (.I0(rs2[13]),
        .I1(u2_i_34_n_0),
        .I2(ss20[13]),
        .O(u6_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_30
       (.I0(rs1[1]),
        .I1(u2_i_40_n_0),
        .I2(ss10[1]),
        .O(u6_i_30_n_0));
  CARRY4 u6_i_31
       (.CI(u6_i_32_n_0),
        .CO({u6_i_31_n_0,u6_i_31_n_1,u6_i_31_n_2,u6_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ss20[12:9]),
        .S(p_0_in[12:9]));
  CARRY4 u6_i_32
       (.CI(u6_i_33_n_0),
        .CO({u6_i_32_n_0,u6_i_32_n_1,u6_i_32_n_2,u6_i_32_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ss20[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 u6_i_33
       (.CI(1'b0),
        .CO({u6_i_33_n_0,u6_i_33_n_1,u6_i_33_n_2,u6_i_33_n_3}),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ss20[4:1]),
        .S(p_0_in[4:1]));
  CARRY4 u6_i_34
       (.CI(u6_i_35_n_0),
        .CO({u6_i_34_n_0,u6_i_34_n_1,u6_i_34_n_2,u6_i_34_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ss10[12:9]),
        .S({u6_i_50_n_0,u6_i_51_n_0,u6_i_52_n_0,u6_i_53_n_0}));
  CARRY4 u6_i_35
       (.CI(u6_i_36_n_0),
        .CO({u6_i_35_n_0,u6_i_35_n_1,u6_i_35_n_2,u6_i_35_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ss10[8:5]),
        .S({u6_i_54_n_0,u6_i_55_n_0,u6_i_56_n_0,u6_i_57_n_0}));
  CARRY4 u6_i_36
       (.CI(1'b0),
        .CO({u6_i_36_n_0,u6_i_36_n_1,u6_i_36_n_2,u6_i_36_n_3}),
        .CYINIT(u6_i_58_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ss10[4:1]),
        .S({u6_i_59_n_0,u6_i_60_n_0,u6_i_61_n_0,u6_i_62_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_37
       (.I0(rs2[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_38
       (.I0(rs2[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_39
       (.I0(rs2[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_4
       (.I0(rs2[12]),
        .I1(u2_i_34_n_0),
        .I2(ss20[12]),
        .O(u6_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_40
       (.I0(rs2[9]),
        .O(p_0_in[9]));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_41
       (.I0(rs2[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_42
       (.I0(rs2[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_43
       (.I0(rs2[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_44
       (.I0(rs2[5]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_45
       (.I0(rs2[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_46
       (.I0(rs2[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_47
       (.I0(rs2[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_48
       (.I0(rs2[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_49
       (.I0(rs2[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_5
       (.I0(rs2[11]),
        .I1(u2_i_34_n_0),
        .I2(ss20[11]),
        .O(u6_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_50
       (.I0(rs1[12]),
        .O(u6_i_50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_51
       (.I0(rs1[11]),
        .O(u6_i_51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_52
       (.I0(rs1[10]),
        .O(u6_i_52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_53
       (.I0(rs1[9]),
        .O(u6_i_53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_54
       (.I0(rs1[8]),
        .O(u6_i_54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_55
       (.I0(rs1[7]),
        .O(u6_i_55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_56
       (.I0(rs1[6]),
        .O(u6_i_56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_57
       (.I0(rs1[5]),
        .O(u6_i_57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_58
       (.I0(rs1[0]),
        .O(u6_i_58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_59
       (.I0(rs1[4]),
        .O(u6_i_59_n_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_6
       (.I0(rs2[10]),
        .I1(u2_i_34_n_0),
        .I2(ss20[10]),
        .O(u6_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_60
       (.I0(rs1[3]),
        .O(u6_i_60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_61
       (.I0(rs1[2]),
        .O(u6_i_61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u6_i_62
       (.I0(rs1[1]),
        .O(u6_i_62_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_7
       (.I0(rs2[9]),
        .I1(u2_i_34_n_0),
        .I2(ss20[9]),
        .O(u6_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_8
       (.I0(rs2[8]),
        .I1(u2_i_34_n_0),
        .I2(ss20[8]),
        .O(u6_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    u6_i_9
       (.I0(rs2[7]),
        .I1(u2_i_34_n_0),
        .I2(ss20[7]),
        .O(u6_i_9_n_0));
endmodule

module REG_FILE
   (clk,
    rst,
    rd,
    rdi,
    rdw_rsrn,
    rs1,
    rs1i,
    rs2,
    rs2i);
  input clk;
  input rst;
  input [31:0]rd;
  input [4:0]rdi;
  input rdw_rsrn;
  output [31:0]rs1;
  input [4:0]rs1i;
  output [31:0]rs2;
  input [4:0]rs2i;

  wire [4:0]addr_a;
  wire clk;
  wire [31:0]rd;
  wire [4:0]rdi;
  wire rdw_rsrn;
  wire [31:0]rs1;
  wire [4:0]rs1i;
  wire [31:0]rs2;
  wire [4:0]rs2i;

  true_dpram_sclk MEM_FILE
       (.addr_a(addr_a),
        .addr_b(rs2i),
        .clk(clk),
        .data_a(rd),
        .q_a(rs1),
        .q_b(rs2),
        .rst(1'b0),
        .we_a(rdw_rsrn));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_FILE_i_1
       (.I0(rdi[4]),
        .I1(rdw_rsrn),
        .I2(rs1i[4]),
        .O(addr_a[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_FILE_i_2
       (.I0(rdi[3]),
        .I1(rdw_rsrn),
        .I2(rs1i[3]),
        .O(addr_a[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_FILE_i_3
       (.I0(rdi[2]),
        .I1(rdw_rsrn),
        .I2(rs1i[2]),
        .O(addr_a[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_FILE_i_4
       (.I0(rdi[1]),
        .I1(rdw_rsrn),
        .I2(rs1i[1]),
        .O(addr_a[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_FILE_i_5
       (.I0(rdi[0]),
        .I1(rdw_rsrn),
        .I2(rs1i[0]),
        .O(addr_a[0]));
endmodule

module SP32B1024
   (Q,
    CLK,
    CEN,
    WEN,
    A,
    D);
  output [31:0]Q;
  input CLK;
  input CEN;
  input WEN;
  input [9:0]A;
  input [31:0]D;

  wire [9:0]A;
  wire CEN;
  wire CLK;
  wire [31:0]D;
  wire [31:0]Q;
  wire WEN;

  (* INIT_FILE = "" *) 
  (* RAM_DEPTH = "1024" *) 
  (* RAM_WIDTH = "32" *) 
  xilinx_single_port_ram_write_first your_instance_name
       (.addra(A),
        .clka(CLK),
        .dina(D),
        .douta(Q),
        .ena(CEN),
        .wea(WEN));
endmodule

module UTILITY
   (clk,
    rst,
    enable_pc,
    imm,
    irr_ret,
    irr_dest,
    irr,
    opcode,
    rs1,
    branch,
    rd,
    pc,
    is_rd,
    is_inst,
    enz_0,
    enz_1,
    enz_2,
    enz_3,
    enz_4,
    enz_5,
    enz_6,
    enz_7,
    enz_8,
    enz_9,
    enz_10,
    enz_11,
    enz_12,
    enz_13,
    enz_14,
    enz_15,
    enz_16,
    enz_17,
    enz_18,
    enz_19,
    enz_20,
    enz_21,
    enz_22,
    enz_23,
    enz_24,
    enz_25,
    enz_26,
    enz_27,
    enz_28,
    enz_29,
    enz_30,
    enz_31);
  input clk;
  input rst;
  input enable_pc;
  input [31:0]imm;
  input [31:0]irr_ret;
  input [31:0]irr_dest;
  input irr;
  input [11:0]opcode;
  input [31:0]rs1;
  input branch;
  output [31:0]rd;
  output [31:0]pc;
  output is_rd;
  output is_inst;
  output enz_0;
  output enz_1;
  output enz_2;
  output enz_3;
  output enz_4;
  output enz_5;
  output enz_6;
  output enz_7;
  output enz_8;
  output enz_9;
  output enz_10;
  output enz_11;
  output enz_12;
  output enz_13;
  output enz_14;
  output enz_15;
  output enz_16;
  output enz_17;
  output enz_18;
  output enz_19;
  output enz_20;
  output enz_21;
  output enz_22;
  output enz_23;
  output enz_24;
  output enz_25;
  output enz_26;
  output enz_27;
  output enz_28;
  output enz_29;
  output enz_30;
  output enz_31;

  wire \<const0> ;
  wire \N_CYCLE[0]_i_2_n_0 ;
  wire \N_CYCLE[0]_i_3_n_0 ;
  wire \N_CYCLE[0]_i_4_n_0 ;
  wire \N_CYCLE[0]_i_5_n_0 ;
  wire \N_CYCLE[12]_i_2_n_0 ;
  wire \N_CYCLE[12]_i_3_n_0 ;
  wire \N_CYCLE[12]_i_4_n_0 ;
  wire \N_CYCLE[12]_i_5_n_0 ;
  wire \N_CYCLE[16]_i_2_n_0 ;
  wire \N_CYCLE[16]_i_3_n_0 ;
  wire \N_CYCLE[16]_i_4_n_0 ;
  wire \N_CYCLE[16]_i_5_n_0 ;
  wire \N_CYCLE[20]_i_2_n_0 ;
  wire \N_CYCLE[20]_i_3_n_0 ;
  wire \N_CYCLE[20]_i_4_n_0 ;
  wire \N_CYCLE[20]_i_5_n_0 ;
  wire \N_CYCLE[24]_i_2_n_0 ;
  wire \N_CYCLE[24]_i_3_n_0 ;
  wire \N_CYCLE[24]_i_4_n_0 ;
  wire \N_CYCLE[24]_i_5_n_0 ;
  wire \N_CYCLE[28]_i_2_n_0 ;
  wire \N_CYCLE[28]_i_3_n_0 ;
  wire \N_CYCLE[28]_i_4_n_0 ;
  wire \N_CYCLE[28]_i_5_n_0 ;
  wire \N_CYCLE[32]_i_2_n_0 ;
  wire \N_CYCLE[32]_i_3_n_0 ;
  wire \N_CYCLE[32]_i_4_n_0 ;
  wire \N_CYCLE[32]_i_5_n_0 ;
  wire \N_CYCLE[36]_i_2_n_0 ;
  wire \N_CYCLE[36]_i_3_n_0 ;
  wire \N_CYCLE[36]_i_4_n_0 ;
  wire \N_CYCLE[36]_i_5_n_0 ;
  wire \N_CYCLE[40]_i_2_n_0 ;
  wire \N_CYCLE[40]_i_3_n_0 ;
  wire \N_CYCLE[40]_i_4_n_0 ;
  wire \N_CYCLE[40]_i_5_n_0 ;
  wire \N_CYCLE[44]_i_2_n_0 ;
  wire \N_CYCLE[44]_i_3_n_0 ;
  wire \N_CYCLE[44]_i_4_n_0 ;
  wire \N_CYCLE[44]_i_5_n_0 ;
  wire \N_CYCLE[48]_i_2_n_0 ;
  wire \N_CYCLE[48]_i_3_n_0 ;
  wire \N_CYCLE[48]_i_4_n_0 ;
  wire \N_CYCLE[48]_i_5_n_0 ;
  wire \N_CYCLE[4]_i_2_n_0 ;
  wire \N_CYCLE[4]_i_3_n_0 ;
  wire \N_CYCLE[4]_i_4_n_0 ;
  wire \N_CYCLE[4]_i_5_n_0 ;
  wire \N_CYCLE[52]_i_2_n_0 ;
  wire \N_CYCLE[52]_i_3_n_0 ;
  wire \N_CYCLE[52]_i_4_n_0 ;
  wire \N_CYCLE[52]_i_5_n_0 ;
  wire \N_CYCLE[56]_i_2_n_0 ;
  wire \N_CYCLE[56]_i_3_n_0 ;
  wire \N_CYCLE[56]_i_4_n_0 ;
  wire \N_CYCLE[56]_i_5_n_0 ;
  wire \N_CYCLE[60]_i_2_n_0 ;
  wire \N_CYCLE[60]_i_3_n_0 ;
  wire \N_CYCLE[60]_i_4_n_0 ;
  wire \N_CYCLE[60]_i_5_n_0 ;
  wire \N_CYCLE[8]_i_2_n_0 ;
  wire \N_CYCLE[8]_i_3_n_0 ;
  wire \N_CYCLE[8]_i_4_n_0 ;
  wire \N_CYCLE[8]_i_5_n_0 ;
  wire \N_CYCLE_reg[0]_i_1_n_0 ;
  wire \N_CYCLE_reg[0]_i_1_n_1 ;
  wire \N_CYCLE_reg[0]_i_1_n_2 ;
  wire \N_CYCLE_reg[0]_i_1_n_3 ;
  wire \N_CYCLE_reg[0]_i_1_n_4 ;
  wire \N_CYCLE_reg[0]_i_1_n_5 ;
  wire \N_CYCLE_reg[0]_i_1_n_6 ;
  wire \N_CYCLE_reg[0]_i_1_n_7 ;
  wire \N_CYCLE_reg[12]_i_1_n_0 ;
  wire \N_CYCLE_reg[12]_i_1_n_1 ;
  wire \N_CYCLE_reg[12]_i_1_n_2 ;
  wire \N_CYCLE_reg[12]_i_1_n_3 ;
  wire \N_CYCLE_reg[12]_i_1_n_4 ;
  wire \N_CYCLE_reg[12]_i_1_n_5 ;
  wire \N_CYCLE_reg[12]_i_1_n_6 ;
  wire \N_CYCLE_reg[12]_i_1_n_7 ;
  wire \N_CYCLE_reg[16]_i_1_n_0 ;
  wire \N_CYCLE_reg[16]_i_1_n_1 ;
  wire \N_CYCLE_reg[16]_i_1_n_2 ;
  wire \N_CYCLE_reg[16]_i_1_n_3 ;
  wire \N_CYCLE_reg[16]_i_1_n_4 ;
  wire \N_CYCLE_reg[16]_i_1_n_5 ;
  wire \N_CYCLE_reg[16]_i_1_n_6 ;
  wire \N_CYCLE_reg[16]_i_1_n_7 ;
  wire \N_CYCLE_reg[20]_i_1_n_0 ;
  wire \N_CYCLE_reg[20]_i_1_n_1 ;
  wire \N_CYCLE_reg[20]_i_1_n_2 ;
  wire \N_CYCLE_reg[20]_i_1_n_3 ;
  wire \N_CYCLE_reg[20]_i_1_n_4 ;
  wire \N_CYCLE_reg[20]_i_1_n_5 ;
  wire \N_CYCLE_reg[20]_i_1_n_6 ;
  wire \N_CYCLE_reg[20]_i_1_n_7 ;
  wire \N_CYCLE_reg[24]_i_1_n_0 ;
  wire \N_CYCLE_reg[24]_i_1_n_1 ;
  wire \N_CYCLE_reg[24]_i_1_n_2 ;
  wire \N_CYCLE_reg[24]_i_1_n_3 ;
  wire \N_CYCLE_reg[24]_i_1_n_4 ;
  wire \N_CYCLE_reg[24]_i_1_n_5 ;
  wire \N_CYCLE_reg[24]_i_1_n_6 ;
  wire \N_CYCLE_reg[24]_i_1_n_7 ;
  wire \N_CYCLE_reg[28]_i_1_n_0 ;
  wire \N_CYCLE_reg[28]_i_1_n_1 ;
  wire \N_CYCLE_reg[28]_i_1_n_2 ;
  wire \N_CYCLE_reg[28]_i_1_n_3 ;
  wire \N_CYCLE_reg[28]_i_1_n_4 ;
  wire \N_CYCLE_reg[28]_i_1_n_5 ;
  wire \N_CYCLE_reg[28]_i_1_n_6 ;
  wire \N_CYCLE_reg[28]_i_1_n_7 ;
  wire \N_CYCLE_reg[32]_i_1_n_0 ;
  wire \N_CYCLE_reg[32]_i_1_n_1 ;
  wire \N_CYCLE_reg[32]_i_1_n_2 ;
  wire \N_CYCLE_reg[32]_i_1_n_3 ;
  wire \N_CYCLE_reg[32]_i_1_n_4 ;
  wire \N_CYCLE_reg[32]_i_1_n_5 ;
  wire \N_CYCLE_reg[32]_i_1_n_6 ;
  wire \N_CYCLE_reg[32]_i_1_n_7 ;
  wire \N_CYCLE_reg[36]_i_1_n_0 ;
  wire \N_CYCLE_reg[36]_i_1_n_1 ;
  wire \N_CYCLE_reg[36]_i_1_n_2 ;
  wire \N_CYCLE_reg[36]_i_1_n_3 ;
  wire \N_CYCLE_reg[36]_i_1_n_4 ;
  wire \N_CYCLE_reg[36]_i_1_n_5 ;
  wire \N_CYCLE_reg[36]_i_1_n_6 ;
  wire \N_CYCLE_reg[36]_i_1_n_7 ;
  wire \N_CYCLE_reg[40]_i_1_n_0 ;
  wire \N_CYCLE_reg[40]_i_1_n_1 ;
  wire \N_CYCLE_reg[40]_i_1_n_2 ;
  wire \N_CYCLE_reg[40]_i_1_n_3 ;
  wire \N_CYCLE_reg[40]_i_1_n_4 ;
  wire \N_CYCLE_reg[40]_i_1_n_5 ;
  wire \N_CYCLE_reg[40]_i_1_n_6 ;
  wire \N_CYCLE_reg[40]_i_1_n_7 ;
  wire \N_CYCLE_reg[44]_i_1_n_0 ;
  wire \N_CYCLE_reg[44]_i_1_n_1 ;
  wire \N_CYCLE_reg[44]_i_1_n_2 ;
  wire \N_CYCLE_reg[44]_i_1_n_3 ;
  wire \N_CYCLE_reg[44]_i_1_n_4 ;
  wire \N_CYCLE_reg[44]_i_1_n_5 ;
  wire \N_CYCLE_reg[44]_i_1_n_6 ;
  wire \N_CYCLE_reg[44]_i_1_n_7 ;
  wire \N_CYCLE_reg[48]_i_1_n_0 ;
  wire \N_CYCLE_reg[48]_i_1_n_1 ;
  wire \N_CYCLE_reg[48]_i_1_n_2 ;
  wire \N_CYCLE_reg[48]_i_1_n_3 ;
  wire \N_CYCLE_reg[48]_i_1_n_4 ;
  wire \N_CYCLE_reg[48]_i_1_n_5 ;
  wire \N_CYCLE_reg[48]_i_1_n_6 ;
  wire \N_CYCLE_reg[48]_i_1_n_7 ;
  wire \N_CYCLE_reg[4]_i_1_n_0 ;
  wire \N_CYCLE_reg[4]_i_1_n_1 ;
  wire \N_CYCLE_reg[4]_i_1_n_2 ;
  wire \N_CYCLE_reg[4]_i_1_n_3 ;
  wire \N_CYCLE_reg[4]_i_1_n_4 ;
  wire \N_CYCLE_reg[4]_i_1_n_5 ;
  wire \N_CYCLE_reg[4]_i_1_n_6 ;
  wire \N_CYCLE_reg[4]_i_1_n_7 ;
  wire \N_CYCLE_reg[52]_i_1_n_0 ;
  wire \N_CYCLE_reg[52]_i_1_n_1 ;
  wire \N_CYCLE_reg[52]_i_1_n_2 ;
  wire \N_CYCLE_reg[52]_i_1_n_3 ;
  wire \N_CYCLE_reg[52]_i_1_n_4 ;
  wire \N_CYCLE_reg[52]_i_1_n_5 ;
  wire \N_CYCLE_reg[52]_i_1_n_6 ;
  wire \N_CYCLE_reg[52]_i_1_n_7 ;
  wire \N_CYCLE_reg[56]_i_1_n_0 ;
  wire \N_CYCLE_reg[56]_i_1_n_1 ;
  wire \N_CYCLE_reg[56]_i_1_n_2 ;
  wire \N_CYCLE_reg[56]_i_1_n_3 ;
  wire \N_CYCLE_reg[56]_i_1_n_4 ;
  wire \N_CYCLE_reg[56]_i_1_n_5 ;
  wire \N_CYCLE_reg[56]_i_1_n_6 ;
  wire \N_CYCLE_reg[56]_i_1_n_7 ;
  wire \N_CYCLE_reg[60]_i_1_n_1 ;
  wire \N_CYCLE_reg[60]_i_1_n_2 ;
  wire \N_CYCLE_reg[60]_i_1_n_3 ;
  wire \N_CYCLE_reg[60]_i_1_n_4 ;
  wire \N_CYCLE_reg[60]_i_1_n_5 ;
  wire \N_CYCLE_reg[60]_i_1_n_6 ;
  wire \N_CYCLE_reg[60]_i_1_n_7 ;
  wire \N_CYCLE_reg[8]_i_1_n_0 ;
  wire \N_CYCLE_reg[8]_i_1_n_1 ;
  wire \N_CYCLE_reg[8]_i_1_n_2 ;
  wire \N_CYCLE_reg[8]_i_1_n_3 ;
  wire \N_CYCLE_reg[8]_i_1_n_4 ;
  wire \N_CYCLE_reg[8]_i_1_n_5 ;
  wire \N_CYCLE_reg[8]_i_1_n_6 ;
  wire \N_CYCLE_reg[8]_i_1_n_7 ;
  wire \N_CYCLE_reg_n_0_[0] ;
  wire \N_CYCLE_reg_n_0_[10] ;
  wire \N_CYCLE_reg_n_0_[11] ;
  wire \N_CYCLE_reg_n_0_[12] ;
  wire \N_CYCLE_reg_n_0_[13] ;
  wire \N_CYCLE_reg_n_0_[14] ;
  wire \N_CYCLE_reg_n_0_[15] ;
  wire \N_CYCLE_reg_n_0_[16] ;
  wire \N_CYCLE_reg_n_0_[17] ;
  wire \N_CYCLE_reg_n_0_[18] ;
  wire \N_CYCLE_reg_n_0_[19] ;
  wire \N_CYCLE_reg_n_0_[1] ;
  wire \N_CYCLE_reg_n_0_[20] ;
  wire \N_CYCLE_reg_n_0_[21] ;
  wire \N_CYCLE_reg_n_0_[22] ;
  wire \N_CYCLE_reg_n_0_[23] ;
  wire \N_CYCLE_reg_n_0_[24] ;
  wire \N_CYCLE_reg_n_0_[25] ;
  wire \N_CYCLE_reg_n_0_[26] ;
  wire \N_CYCLE_reg_n_0_[27] ;
  wire \N_CYCLE_reg_n_0_[28] ;
  wire \N_CYCLE_reg_n_0_[29] ;
  wire \N_CYCLE_reg_n_0_[2] ;
  wire \N_CYCLE_reg_n_0_[30] ;
  wire \N_CYCLE_reg_n_0_[31] ;
  wire \N_CYCLE_reg_n_0_[3] ;
  wire \N_CYCLE_reg_n_0_[4] ;
  wire \N_CYCLE_reg_n_0_[5] ;
  wire \N_CYCLE_reg_n_0_[6] ;
  wire \N_CYCLE_reg_n_0_[7] ;
  wire \N_CYCLE_reg_n_0_[8] ;
  wire \N_CYCLE_reg_n_0_[9] ;
  wire \N_INSTRUC[0]_i_2_n_0 ;
  wire \N_INSTRUC[0]_i_3_n_0 ;
  wire \N_INSTRUC[0]_i_4_n_0 ;
  wire \N_INSTRUC[0]_i_5_n_0 ;
  wire \N_INSTRUC[12]_i_2_n_0 ;
  wire \N_INSTRUC[12]_i_3_n_0 ;
  wire \N_INSTRUC[12]_i_4_n_0 ;
  wire \N_INSTRUC[12]_i_5_n_0 ;
  wire \N_INSTRUC[16]_i_2_n_0 ;
  wire \N_INSTRUC[16]_i_3_n_0 ;
  wire \N_INSTRUC[16]_i_4_n_0 ;
  wire \N_INSTRUC[16]_i_5_n_0 ;
  wire \N_INSTRUC[20]_i_2_n_0 ;
  wire \N_INSTRUC[20]_i_3_n_0 ;
  wire \N_INSTRUC[20]_i_4_n_0 ;
  wire \N_INSTRUC[20]_i_5_n_0 ;
  wire \N_INSTRUC[24]_i_2_n_0 ;
  wire \N_INSTRUC[24]_i_3_n_0 ;
  wire \N_INSTRUC[24]_i_4_n_0 ;
  wire \N_INSTRUC[24]_i_5_n_0 ;
  wire \N_INSTRUC[28]_i_2_n_0 ;
  wire \N_INSTRUC[28]_i_3_n_0 ;
  wire \N_INSTRUC[28]_i_4_n_0 ;
  wire \N_INSTRUC[28]_i_5_n_0 ;
  wire \N_INSTRUC[32]_i_2_n_0 ;
  wire \N_INSTRUC[32]_i_3_n_0 ;
  wire \N_INSTRUC[32]_i_4_n_0 ;
  wire \N_INSTRUC[32]_i_5_n_0 ;
  wire \N_INSTRUC[36]_i_2_n_0 ;
  wire \N_INSTRUC[36]_i_3_n_0 ;
  wire \N_INSTRUC[36]_i_4_n_0 ;
  wire \N_INSTRUC[36]_i_5_n_0 ;
  wire \N_INSTRUC[40]_i_2_n_0 ;
  wire \N_INSTRUC[40]_i_3_n_0 ;
  wire \N_INSTRUC[40]_i_4_n_0 ;
  wire \N_INSTRUC[40]_i_5_n_0 ;
  wire \N_INSTRUC[44]_i_2_n_0 ;
  wire \N_INSTRUC[44]_i_3_n_0 ;
  wire \N_INSTRUC[44]_i_4_n_0 ;
  wire \N_INSTRUC[44]_i_5_n_0 ;
  wire \N_INSTRUC[48]_i_2_n_0 ;
  wire \N_INSTRUC[48]_i_3_n_0 ;
  wire \N_INSTRUC[48]_i_4_n_0 ;
  wire \N_INSTRUC[48]_i_5_n_0 ;
  wire \N_INSTRUC[4]_i_2_n_0 ;
  wire \N_INSTRUC[4]_i_3_n_0 ;
  wire \N_INSTRUC[4]_i_4_n_0 ;
  wire \N_INSTRUC[4]_i_5_n_0 ;
  wire \N_INSTRUC[52]_i_2_n_0 ;
  wire \N_INSTRUC[52]_i_3_n_0 ;
  wire \N_INSTRUC[52]_i_4_n_0 ;
  wire \N_INSTRUC[52]_i_5_n_0 ;
  wire \N_INSTRUC[56]_i_2_n_0 ;
  wire \N_INSTRUC[56]_i_3_n_0 ;
  wire \N_INSTRUC[56]_i_4_n_0 ;
  wire \N_INSTRUC[56]_i_5_n_0 ;
  wire \N_INSTRUC[60]_i_2_n_0 ;
  wire \N_INSTRUC[60]_i_3_n_0 ;
  wire \N_INSTRUC[60]_i_4_n_0 ;
  wire \N_INSTRUC[60]_i_5_n_0 ;
  wire \N_INSTRUC[8]_i_2_n_0 ;
  wire \N_INSTRUC[8]_i_3_n_0 ;
  wire \N_INSTRUC[8]_i_4_n_0 ;
  wire \N_INSTRUC[8]_i_5_n_0 ;
  wire \N_INSTRUC_reg[0]_i_1_n_0 ;
  wire \N_INSTRUC_reg[0]_i_1_n_1 ;
  wire \N_INSTRUC_reg[0]_i_1_n_2 ;
  wire \N_INSTRUC_reg[0]_i_1_n_3 ;
  wire \N_INSTRUC_reg[0]_i_1_n_4 ;
  wire \N_INSTRUC_reg[0]_i_1_n_5 ;
  wire \N_INSTRUC_reg[0]_i_1_n_6 ;
  wire \N_INSTRUC_reg[0]_i_1_n_7 ;
  wire \N_INSTRUC_reg[12]_i_1_n_0 ;
  wire \N_INSTRUC_reg[12]_i_1_n_1 ;
  wire \N_INSTRUC_reg[12]_i_1_n_2 ;
  wire \N_INSTRUC_reg[12]_i_1_n_3 ;
  wire \N_INSTRUC_reg[12]_i_1_n_4 ;
  wire \N_INSTRUC_reg[12]_i_1_n_5 ;
  wire \N_INSTRUC_reg[12]_i_1_n_6 ;
  wire \N_INSTRUC_reg[12]_i_1_n_7 ;
  wire \N_INSTRUC_reg[16]_i_1_n_0 ;
  wire \N_INSTRUC_reg[16]_i_1_n_1 ;
  wire \N_INSTRUC_reg[16]_i_1_n_2 ;
  wire \N_INSTRUC_reg[16]_i_1_n_3 ;
  wire \N_INSTRUC_reg[16]_i_1_n_4 ;
  wire \N_INSTRUC_reg[16]_i_1_n_5 ;
  wire \N_INSTRUC_reg[16]_i_1_n_6 ;
  wire \N_INSTRUC_reg[16]_i_1_n_7 ;
  wire \N_INSTRUC_reg[20]_i_1_n_0 ;
  wire \N_INSTRUC_reg[20]_i_1_n_1 ;
  wire \N_INSTRUC_reg[20]_i_1_n_2 ;
  wire \N_INSTRUC_reg[20]_i_1_n_3 ;
  wire \N_INSTRUC_reg[20]_i_1_n_4 ;
  wire \N_INSTRUC_reg[20]_i_1_n_5 ;
  wire \N_INSTRUC_reg[20]_i_1_n_6 ;
  wire \N_INSTRUC_reg[20]_i_1_n_7 ;
  wire \N_INSTRUC_reg[24]_i_1_n_0 ;
  wire \N_INSTRUC_reg[24]_i_1_n_1 ;
  wire \N_INSTRUC_reg[24]_i_1_n_2 ;
  wire \N_INSTRUC_reg[24]_i_1_n_3 ;
  wire \N_INSTRUC_reg[24]_i_1_n_4 ;
  wire \N_INSTRUC_reg[24]_i_1_n_5 ;
  wire \N_INSTRUC_reg[24]_i_1_n_6 ;
  wire \N_INSTRUC_reg[24]_i_1_n_7 ;
  wire \N_INSTRUC_reg[28]_i_1_n_0 ;
  wire \N_INSTRUC_reg[28]_i_1_n_1 ;
  wire \N_INSTRUC_reg[28]_i_1_n_2 ;
  wire \N_INSTRUC_reg[28]_i_1_n_3 ;
  wire \N_INSTRUC_reg[28]_i_1_n_4 ;
  wire \N_INSTRUC_reg[28]_i_1_n_5 ;
  wire \N_INSTRUC_reg[28]_i_1_n_6 ;
  wire \N_INSTRUC_reg[28]_i_1_n_7 ;
  wire \N_INSTRUC_reg[32]_i_1_n_0 ;
  wire \N_INSTRUC_reg[32]_i_1_n_1 ;
  wire \N_INSTRUC_reg[32]_i_1_n_2 ;
  wire \N_INSTRUC_reg[32]_i_1_n_3 ;
  wire \N_INSTRUC_reg[32]_i_1_n_4 ;
  wire \N_INSTRUC_reg[32]_i_1_n_5 ;
  wire \N_INSTRUC_reg[32]_i_1_n_6 ;
  wire \N_INSTRUC_reg[32]_i_1_n_7 ;
  wire \N_INSTRUC_reg[36]_i_1_n_0 ;
  wire \N_INSTRUC_reg[36]_i_1_n_1 ;
  wire \N_INSTRUC_reg[36]_i_1_n_2 ;
  wire \N_INSTRUC_reg[36]_i_1_n_3 ;
  wire \N_INSTRUC_reg[36]_i_1_n_4 ;
  wire \N_INSTRUC_reg[36]_i_1_n_5 ;
  wire \N_INSTRUC_reg[36]_i_1_n_6 ;
  wire \N_INSTRUC_reg[36]_i_1_n_7 ;
  wire \N_INSTRUC_reg[40]_i_1_n_0 ;
  wire \N_INSTRUC_reg[40]_i_1_n_1 ;
  wire \N_INSTRUC_reg[40]_i_1_n_2 ;
  wire \N_INSTRUC_reg[40]_i_1_n_3 ;
  wire \N_INSTRUC_reg[40]_i_1_n_4 ;
  wire \N_INSTRUC_reg[40]_i_1_n_5 ;
  wire \N_INSTRUC_reg[40]_i_1_n_6 ;
  wire \N_INSTRUC_reg[40]_i_1_n_7 ;
  wire \N_INSTRUC_reg[44]_i_1_n_0 ;
  wire \N_INSTRUC_reg[44]_i_1_n_1 ;
  wire \N_INSTRUC_reg[44]_i_1_n_2 ;
  wire \N_INSTRUC_reg[44]_i_1_n_3 ;
  wire \N_INSTRUC_reg[44]_i_1_n_4 ;
  wire \N_INSTRUC_reg[44]_i_1_n_5 ;
  wire \N_INSTRUC_reg[44]_i_1_n_6 ;
  wire \N_INSTRUC_reg[44]_i_1_n_7 ;
  wire \N_INSTRUC_reg[48]_i_1_n_0 ;
  wire \N_INSTRUC_reg[48]_i_1_n_1 ;
  wire \N_INSTRUC_reg[48]_i_1_n_2 ;
  wire \N_INSTRUC_reg[48]_i_1_n_3 ;
  wire \N_INSTRUC_reg[48]_i_1_n_4 ;
  wire \N_INSTRUC_reg[48]_i_1_n_5 ;
  wire \N_INSTRUC_reg[48]_i_1_n_6 ;
  wire \N_INSTRUC_reg[48]_i_1_n_7 ;
  wire \N_INSTRUC_reg[4]_i_1_n_0 ;
  wire \N_INSTRUC_reg[4]_i_1_n_1 ;
  wire \N_INSTRUC_reg[4]_i_1_n_2 ;
  wire \N_INSTRUC_reg[4]_i_1_n_3 ;
  wire \N_INSTRUC_reg[4]_i_1_n_4 ;
  wire \N_INSTRUC_reg[4]_i_1_n_5 ;
  wire \N_INSTRUC_reg[4]_i_1_n_6 ;
  wire \N_INSTRUC_reg[4]_i_1_n_7 ;
  wire \N_INSTRUC_reg[52]_i_1_n_0 ;
  wire \N_INSTRUC_reg[52]_i_1_n_1 ;
  wire \N_INSTRUC_reg[52]_i_1_n_2 ;
  wire \N_INSTRUC_reg[52]_i_1_n_3 ;
  wire \N_INSTRUC_reg[52]_i_1_n_4 ;
  wire \N_INSTRUC_reg[52]_i_1_n_5 ;
  wire \N_INSTRUC_reg[52]_i_1_n_6 ;
  wire \N_INSTRUC_reg[52]_i_1_n_7 ;
  wire \N_INSTRUC_reg[56]_i_1_n_0 ;
  wire \N_INSTRUC_reg[56]_i_1_n_1 ;
  wire \N_INSTRUC_reg[56]_i_1_n_2 ;
  wire \N_INSTRUC_reg[56]_i_1_n_3 ;
  wire \N_INSTRUC_reg[56]_i_1_n_4 ;
  wire \N_INSTRUC_reg[56]_i_1_n_5 ;
  wire \N_INSTRUC_reg[56]_i_1_n_6 ;
  wire \N_INSTRUC_reg[56]_i_1_n_7 ;
  wire \N_INSTRUC_reg[60]_i_1_n_1 ;
  wire \N_INSTRUC_reg[60]_i_1_n_2 ;
  wire \N_INSTRUC_reg[60]_i_1_n_3 ;
  wire \N_INSTRUC_reg[60]_i_1_n_4 ;
  wire \N_INSTRUC_reg[60]_i_1_n_5 ;
  wire \N_INSTRUC_reg[60]_i_1_n_6 ;
  wire \N_INSTRUC_reg[60]_i_1_n_7 ;
  wire \N_INSTRUC_reg[8]_i_1_n_0 ;
  wire \N_INSTRUC_reg[8]_i_1_n_1 ;
  wire \N_INSTRUC_reg[8]_i_1_n_2 ;
  wire \N_INSTRUC_reg[8]_i_1_n_3 ;
  wire \N_INSTRUC_reg[8]_i_1_n_4 ;
  wire \N_INSTRUC_reg[8]_i_1_n_5 ;
  wire \N_INSTRUC_reg[8]_i_1_n_6 ;
  wire \N_INSTRUC_reg[8]_i_1_n_7 ;
  wire \N_INSTRUC_reg_n_0_[0] ;
  wire \N_INSTRUC_reg_n_0_[10] ;
  wire \N_INSTRUC_reg_n_0_[11] ;
  wire \N_INSTRUC_reg_n_0_[12] ;
  wire \N_INSTRUC_reg_n_0_[13] ;
  wire \N_INSTRUC_reg_n_0_[14] ;
  wire \N_INSTRUC_reg_n_0_[15] ;
  wire \N_INSTRUC_reg_n_0_[16] ;
  wire \N_INSTRUC_reg_n_0_[17] ;
  wire \N_INSTRUC_reg_n_0_[18] ;
  wire \N_INSTRUC_reg_n_0_[19] ;
  wire \N_INSTRUC_reg_n_0_[1] ;
  wire \N_INSTRUC_reg_n_0_[20] ;
  wire \N_INSTRUC_reg_n_0_[21] ;
  wire \N_INSTRUC_reg_n_0_[22] ;
  wire \N_INSTRUC_reg_n_0_[23] ;
  wire \N_INSTRUC_reg_n_0_[24] ;
  wire \N_INSTRUC_reg_n_0_[25] ;
  wire \N_INSTRUC_reg_n_0_[26] ;
  wire \N_INSTRUC_reg_n_0_[27] ;
  wire \N_INSTRUC_reg_n_0_[28] ;
  wire \N_INSTRUC_reg_n_0_[29] ;
  wire \N_INSTRUC_reg_n_0_[2] ;
  wire \N_INSTRUC_reg_n_0_[30] ;
  wire \N_INSTRUC_reg_n_0_[31] ;
  wire \N_INSTRUC_reg_n_0_[3] ;
  wire \N_INSTRUC_reg_n_0_[4] ;
  wire \N_INSTRUC_reg_n_0_[5] ;
  wire \N_INSTRUC_reg_n_0_[6] ;
  wire \N_INSTRUC_reg_n_0_[7] ;
  wire \N_INSTRUC_reg_n_0_[8] ;
  wire \N_INSTRUC_reg_n_0_[9] ;
  wire [31:0]PC_N;
  wire \PC_N2[0]_i_2_n_0 ;
  wire \PC_N2[10]_i_2_n_0 ;
  wire \PC_N2[11]_i_10_n_0 ;
  wire \PC_N2[11]_i_11_n_0 ;
  wire \PC_N2[11]_i_12_n_0 ;
  wire \PC_N2[11]_i_2_n_0 ;
  wire \PC_N2[11]_i_5_n_0 ;
  wire \PC_N2[11]_i_6_n_0 ;
  wire \PC_N2[11]_i_7_n_0 ;
  wire \PC_N2[11]_i_8_n_0 ;
  wire \PC_N2[11]_i_9_n_0 ;
  wire \PC_N2[12]_i_2_n_0 ;
  wire \PC_N2[12]_i_4_n_0 ;
  wire \PC_N2[12]_i_5_n_0 ;
  wire \PC_N2[12]_i_6_n_0 ;
  wire \PC_N2[12]_i_7_n_0 ;
  wire \PC_N2[13]_i_2_n_0 ;
  wire \PC_N2[14]_i_2_n_0 ;
  wire \PC_N2[15]_i_10_n_0 ;
  wire \PC_N2[15]_i_11_n_0 ;
  wire \PC_N2[15]_i_12_n_0 ;
  wire \PC_N2[15]_i_2_n_0 ;
  wire \PC_N2[15]_i_5_n_0 ;
  wire \PC_N2[15]_i_6_n_0 ;
  wire \PC_N2[15]_i_7_n_0 ;
  wire \PC_N2[15]_i_8_n_0 ;
  wire \PC_N2[15]_i_9_n_0 ;
  wire \PC_N2[16]_i_2_n_0 ;
  wire \PC_N2[16]_i_4_n_0 ;
  wire \PC_N2[16]_i_5_n_0 ;
  wire \PC_N2[16]_i_6_n_0 ;
  wire \PC_N2[16]_i_7_n_0 ;
  wire \PC_N2[17]_i_2_n_0 ;
  wire \PC_N2[18]_i_2_n_0 ;
  wire \PC_N2[19]_i_10_n_0 ;
  wire \PC_N2[19]_i_11_n_0 ;
  wire \PC_N2[19]_i_12_n_0 ;
  wire \PC_N2[19]_i_2_n_0 ;
  wire \PC_N2[19]_i_5_n_0 ;
  wire \PC_N2[19]_i_6_n_0 ;
  wire \PC_N2[19]_i_7_n_0 ;
  wire \PC_N2[19]_i_8_n_0 ;
  wire \PC_N2[19]_i_9_n_0 ;
  wire \PC_N2[1]_i_2_n_0 ;
  wire \PC_N2[20]_i_2_n_0 ;
  wire \PC_N2[20]_i_4_n_0 ;
  wire \PC_N2[20]_i_5_n_0 ;
  wire \PC_N2[20]_i_6_n_0 ;
  wire \PC_N2[20]_i_7_n_0 ;
  wire \PC_N2[21]_i_2_n_0 ;
  wire \PC_N2[22]_i_2_n_0 ;
  wire \PC_N2[23]_i_10_n_0 ;
  wire \PC_N2[23]_i_11_n_0 ;
  wire \PC_N2[23]_i_12_n_0 ;
  wire \PC_N2[23]_i_2_n_0 ;
  wire \PC_N2[23]_i_5_n_0 ;
  wire \PC_N2[23]_i_6_n_0 ;
  wire \PC_N2[23]_i_7_n_0 ;
  wire \PC_N2[23]_i_8_n_0 ;
  wire \PC_N2[23]_i_9_n_0 ;
  wire \PC_N2[24]_i_2_n_0 ;
  wire \PC_N2[24]_i_4_n_0 ;
  wire \PC_N2[24]_i_5_n_0 ;
  wire \PC_N2[24]_i_6_n_0 ;
  wire \PC_N2[24]_i_7_n_0 ;
  wire \PC_N2[25]_i_2_n_0 ;
  wire \PC_N2[26]_i_2_n_0 ;
  wire \PC_N2[27]_i_10_n_0 ;
  wire \PC_N2[27]_i_11_n_0 ;
  wire \PC_N2[27]_i_12_n_0 ;
  wire \PC_N2[27]_i_2_n_0 ;
  wire \PC_N2[27]_i_5_n_0 ;
  wire \PC_N2[27]_i_6_n_0 ;
  wire \PC_N2[27]_i_7_n_0 ;
  wire \PC_N2[27]_i_8_n_0 ;
  wire \PC_N2[27]_i_9_n_0 ;
  wire \PC_N2[28]_i_2_n_0 ;
  wire \PC_N2[28]_i_4_n_0 ;
  wire \PC_N2[28]_i_5_n_0 ;
  wire \PC_N2[28]_i_6_n_0 ;
  wire \PC_N2[28]_i_7_n_0 ;
  wire \PC_N2[29]_i_2_n_0 ;
  wire \PC_N2[2]_i_2_n_0 ;
  wire \PC_N2[30]_i_2_n_0 ;
  wire \PC_N2[31]_i_10_n_0 ;
  wire \PC_N2[31]_i_11_n_0 ;
  wire \PC_N2[31]_i_12_n_0 ;
  wire \PC_N2[31]_i_13_n_0 ;
  wire \PC_N2[31]_i_14_n_0 ;
  wire \PC_N2[31]_i_15_n_0 ;
  wire \PC_N2[31]_i_16_n_0 ;
  wire \PC_N2[31]_i_17_n_0 ;
  wire \PC_N2[31]_i_18_n_0 ;
  wire \PC_N2[31]_i_19_n_0 ;
  wire \PC_N2[31]_i_20_n_0 ;
  wire \PC_N2[31]_i_21_n_0 ;
  wire \PC_N2[31]_i_22_n_0 ;
  wire \PC_N2[31]_i_23_n_0 ;
  wire \PC_N2[31]_i_3_n_0 ;
  wire \PC_N2[31]_i_4_n_0 ;
  wire \PC_N2[31]_i_8_n_0 ;
  wire \PC_N2[31]_i_9_n_0 ;
  wire \PC_N2[3]_i_10_n_0 ;
  wire \PC_N2[3]_i_11_n_0 ;
  wire \PC_N2[3]_i_12_n_0 ;
  wire \PC_N2[3]_i_2_n_0 ;
  wire \PC_N2[3]_i_5_n_0 ;
  wire \PC_N2[3]_i_6_n_0 ;
  wire \PC_N2[3]_i_7_n_0 ;
  wire \PC_N2[3]_i_8_n_0 ;
  wire \PC_N2[3]_i_9_n_0 ;
  wire \PC_N2[4]_i_2_n_0 ;
  wire \PC_N2[4]_i_4_n_0 ;
  wire \PC_N2[4]_i_5_n_0 ;
  wire \PC_N2[4]_i_6_n_0 ;
  wire \PC_N2[4]_i_7_n_0 ;
  wire \PC_N2[5]_i_2_n_0 ;
  wire \PC_N2[6]_i_2_n_0 ;
  wire \PC_N2[7]_i_10_n_0 ;
  wire \PC_N2[7]_i_11_n_0 ;
  wire \PC_N2[7]_i_12_n_0 ;
  wire \PC_N2[7]_i_2_n_0 ;
  wire \PC_N2[7]_i_5_n_0 ;
  wire \PC_N2[7]_i_6_n_0 ;
  wire \PC_N2[7]_i_7_n_0 ;
  wire \PC_N2[7]_i_8_n_0 ;
  wire \PC_N2[7]_i_9_n_0 ;
  wire \PC_N2[8]_i_2_n_0 ;
  wire \PC_N2[8]_i_4_n_0 ;
  wire \PC_N2[8]_i_5_n_0 ;
  wire \PC_N2[8]_i_6_n_0 ;
  wire \PC_N2[8]_i_7_n_0 ;
  wire \PC_N2[9]_i_2_n_0 ;
  wire \PC_N2_reg[11]_i_3_n_0 ;
  wire \PC_N2_reg[11]_i_3_n_1 ;
  wire \PC_N2_reg[11]_i_3_n_2 ;
  wire \PC_N2_reg[11]_i_3_n_3 ;
  wire \PC_N2_reg[11]_i_3_n_4 ;
  wire \PC_N2_reg[11]_i_3_n_5 ;
  wire \PC_N2_reg[11]_i_3_n_6 ;
  wire \PC_N2_reg[11]_i_3_n_7 ;
  wire \PC_N2_reg[11]_i_4_n_0 ;
  wire \PC_N2_reg[11]_i_4_n_1 ;
  wire \PC_N2_reg[11]_i_4_n_2 ;
  wire \PC_N2_reg[11]_i_4_n_3 ;
  wire \PC_N2_reg[11]_i_4_n_4 ;
  wire \PC_N2_reg[11]_i_4_n_5 ;
  wire \PC_N2_reg[11]_i_4_n_6 ;
  wire \PC_N2_reg[11]_i_4_n_7 ;
  wire \PC_N2_reg[12]_i_3_n_0 ;
  wire \PC_N2_reg[12]_i_3_n_1 ;
  wire \PC_N2_reg[12]_i_3_n_2 ;
  wire \PC_N2_reg[12]_i_3_n_3 ;
  wire \PC_N2_reg[15]_i_3_n_0 ;
  wire \PC_N2_reg[15]_i_3_n_1 ;
  wire \PC_N2_reg[15]_i_3_n_2 ;
  wire \PC_N2_reg[15]_i_3_n_3 ;
  wire \PC_N2_reg[15]_i_3_n_4 ;
  wire \PC_N2_reg[15]_i_3_n_5 ;
  wire \PC_N2_reg[15]_i_3_n_6 ;
  wire \PC_N2_reg[15]_i_3_n_7 ;
  wire \PC_N2_reg[15]_i_4_n_0 ;
  wire \PC_N2_reg[15]_i_4_n_1 ;
  wire \PC_N2_reg[15]_i_4_n_2 ;
  wire \PC_N2_reg[15]_i_4_n_3 ;
  wire \PC_N2_reg[15]_i_4_n_4 ;
  wire \PC_N2_reg[15]_i_4_n_5 ;
  wire \PC_N2_reg[15]_i_4_n_6 ;
  wire \PC_N2_reg[15]_i_4_n_7 ;
  wire \PC_N2_reg[16]_i_3_n_0 ;
  wire \PC_N2_reg[16]_i_3_n_1 ;
  wire \PC_N2_reg[16]_i_3_n_2 ;
  wire \PC_N2_reg[16]_i_3_n_3 ;
  wire \PC_N2_reg[19]_i_3_n_0 ;
  wire \PC_N2_reg[19]_i_3_n_1 ;
  wire \PC_N2_reg[19]_i_3_n_2 ;
  wire \PC_N2_reg[19]_i_3_n_3 ;
  wire \PC_N2_reg[19]_i_3_n_4 ;
  wire \PC_N2_reg[19]_i_3_n_5 ;
  wire \PC_N2_reg[19]_i_3_n_6 ;
  wire \PC_N2_reg[19]_i_3_n_7 ;
  wire \PC_N2_reg[19]_i_4_n_0 ;
  wire \PC_N2_reg[19]_i_4_n_1 ;
  wire \PC_N2_reg[19]_i_4_n_2 ;
  wire \PC_N2_reg[19]_i_4_n_3 ;
  wire \PC_N2_reg[19]_i_4_n_4 ;
  wire \PC_N2_reg[19]_i_4_n_5 ;
  wire \PC_N2_reg[19]_i_4_n_6 ;
  wire \PC_N2_reg[19]_i_4_n_7 ;
  wire \PC_N2_reg[20]_i_3_n_0 ;
  wire \PC_N2_reg[20]_i_3_n_1 ;
  wire \PC_N2_reg[20]_i_3_n_2 ;
  wire \PC_N2_reg[20]_i_3_n_3 ;
  wire \PC_N2_reg[23]_i_3_n_0 ;
  wire \PC_N2_reg[23]_i_3_n_1 ;
  wire \PC_N2_reg[23]_i_3_n_2 ;
  wire \PC_N2_reg[23]_i_3_n_3 ;
  wire \PC_N2_reg[23]_i_3_n_4 ;
  wire \PC_N2_reg[23]_i_3_n_5 ;
  wire \PC_N2_reg[23]_i_3_n_6 ;
  wire \PC_N2_reg[23]_i_3_n_7 ;
  wire \PC_N2_reg[23]_i_4_n_0 ;
  wire \PC_N2_reg[23]_i_4_n_1 ;
  wire \PC_N2_reg[23]_i_4_n_2 ;
  wire \PC_N2_reg[23]_i_4_n_3 ;
  wire \PC_N2_reg[23]_i_4_n_4 ;
  wire \PC_N2_reg[23]_i_4_n_5 ;
  wire \PC_N2_reg[23]_i_4_n_6 ;
  wire \PC_N2_reg[23]_i_4_n_7 ;
  wire \PC_N2_reg[24]_i_3_n_0 ;
  wire \PC_N2_reg[24]_i_3_n_1 ;
  wire \PC_N2_reg[24]_i_3_n_2 ;
  wire \PC_N2_reg[24]_i_3_n_3 ;
  wire \PC_N2_reg[27]_i_3_n_0 ;
  wire \PC_N2_reg[27]_i_3_n_1 ;
  wire \PC_N2_reg[27]_i_3_n_2 ;
  wire \PC_N2_reg[27]_i_3_n_3 ;
  wire \PC_N2_reg[27]_i_3_n_4 ;
  wire \PC_N2_reg[27]_i_3_n_5 ;
  wire \PC_N2_reg[27]_i_3_n_6 ;
  wire \PC_N2_reg[27]_i_3_n_7 ;
  wire \PC_N2_reg[27]_i_4_n_0 ;
  wire \PC_N2_reg[27]_i_4_n_1 ;
  wire \PC_N2_reg[27]_i_4_n_2 ;
  wire \PC_N2_reg[27]_i_4_n_3 ;
  wire \PC_N2_reg[27]_i_4_n_4 ;
  wire \PC_N2_reg[27]_i_4_n_5 ;
  wire \PC_N2_reg[27]_i_4_n_6 ;
  wire \PC_N2_reg[27]_i_4_n_7 ;
  wire \PC_N2_reg[28]_i_3_n_0 ;
  wire \PC_N2_reg[28]_i_3_n_1 ;
  wire \PC_N2_reg[28]_i_3_n_2 ;
  wire \PC_N2_reg[28]_i_3_n_3 ;
  wire \PC_N2_reg[31]_i_5_n_1 ;
  wire \PC_N2_reg[31]_i_5_n_2 ;
  wire \PC_N2_reg[31]_i_5_n_3 ;
  wire \PC_N2_reg[31]_i_5_n_4 ;
  wire \PC_N2_reg[31]_i_5_n_5 ;
  wire \PC_N2_reg[31]_i_5_n_6 ;
  wire \PC_N2_reg[31]_i_5_n_7 ;
  wire \PC_N2_reg[31]_i_6_n_2 ;
  wire \PC_N2_reg[31]_i_6_n_3 ;
  wire \PC_N2_reg[31]_i_7_n_1 ;
  wire \PC_N2_reg[31]_i_7_n_2 ;
  wire \PC_N2_reg[31]_i_7_n_3 ;
  wire \PC_N2_reg[31]_i_7_n_4 ;
  wire \PC_N2_reg[31]_i_7_n_5 ;
  wire \PC_N2_reg[31]_i_7_n_6 ;
  wire \PC_N2_reg[31]_i_7_n_7 ;
  wire \PC_N2_reg[3]_i_3_n_0 ;
  wire \PC_N2_reg[3]_i_3_n_1 ;
  wire \PC_N2_reg[3]_i_3_n_2 ;
  wire \PC_N2_reg[3]_i_3_n_3 ;
  wire \PC_N2_reg[3]_i_3_n_4 ;
  wire \PC_N2_reg[3]_i_3_n_5 ;
  wire \PC_N2_reg[3]_i_3_n_6 ;
  wire \PC_N2_reg[3]_i_3_n_7 ;
  wire \PC_N2_reg[3]_i_4_n_0 ;
  wire \PC_N2_reg[3]_i_4_n_1 ;
  wire \PC_N2_reg[3]_i_4_n_2 ;
  wire \PC_N2_reg[3]_i_4_n_3 ;
  wire \PC_N2_reg[3]_i_4_n_4 ;
  wire \PC_N2_reg[3]_i_4_n_5 ;
  wire \PC_N2_reg[3]_i_4_n_6 ;
  wire \PC_N2_reg[3]_i_4_n_7 ;
  wire \PC_N2_reg[4]_i_3_n_0 ;
  wire \PC_N2_reg[4]_i_3_n_1 ;
  wire \PC_N2_reg[4]_i_3_n_2 ;
  wire \PC_N2_reg[4]_i_3_n_3 ;
  wire \PC_N2_reg[7]_i_3_n_0 ;
  wire \PC_N2_reg[7]_i_3_n_1 ;
  wire \PC_N2_reg[7]_i_3_n_2 ;
  wire \PC_N2_reg[7]_i_3_n_3 ;
  wire \PC_N2_reg[7]_i_3_n_4 ;
  wire \PC_N2_reg[7]_i_3_n_5 ;
  wire \PC_N2_reg[7]_i_3_n_6 ;
  wire \PC_N2_reg[7]_i_3_n_7 ;
  wire \PC_N2_reg[7]_i_4_n_0 ;
  wire \PC_N2_reg[7]_i_4_n_1 ;
  wire \PC_N2_reg[7]_i_4_n_2 ;
  wire \PC_N2_reg[7]_i_4_n_3 ;
  wire \PC_N2_reg[7]_i_4_n_4 ;
  wire \PC_N2_reg[7]_i_4_n_5 ;
  wire \PC_N2_reg[7]_i_4_n_6 ;
  wire \PC_N2_reg[7]_i_4_n_7 ;
  wire \PC_N2_reg[8]_i_3_n_0 ;
  wire \PC_N2_reg[8]_i_3_n_1 ;
  wire \PC_N2_reg[8]_i_3_n_2 ;
  wire \PC_N2_reg[8]_i_3_n_3 ;
  wire \PC_N2_reg_n_0_[0] ;
  wire \PC_N2_reg_n_0_[1] ;
  wire REAL_TIME;
  wire \REAL_TIME[0]_i_3_n_0 ;
  wire \REAL_TIME[0]_i_4_n_0 ;
  wire \REAL_TIME[0]_i_5_n_0 ;
  wire \REAL_TIME[0]_i_6_n_0 ;
  wire \REAL_TIME[12]_i_2_n_0 ;
  wire \REAL_TIME[12]_i_3_n_0 ;
  wire \REAL_TIME[12]_i_4_n_0 ;
  wire \REAL_TIME[12]_i_5_n_0 ;
  wire \REAL_TIME[16]_i_2_n_0 ;
  wire \REAL_TIME[16]_i_3_n_0 ;
  wire \REAL_TIME[16]_i_4_n_0 ;
  wire \REAL_TIME[16]_i_5_n_0 ;
  wire \REAL_TIME[20]_i_2_n_0 ;
  wire \REAL_TIME[20]_i_3_n_0 ;
  wire \REAL_TIME[20]_i_4_n_0 ;
  wire \REAL_TIME[20]_i_5_n_0 ;
  wire \REAL_TIME[24]_i_2_n_0 ;
  wire \REAL_TIME[24]_i_3_n_0 ;
  wire \REAL_TIME[24]_i_4_n_0 ;
  wire \REAL_TIME[24]_i_5_n_0 ;
  wire \REAL_TIME[28]_i_2_n_0 ;
  wire \REAL_TIME[28]_i_3_n_0 ;
  wire \REAL_TIME[28]_i_4_n_0 ;
  wire \REAL_TIME[28]_i_5_n_0 ;
  wire \REAL_TIME[32]_i_2_n_0 ;
  wire \REAL_TIME[32]_i_3_n_0 ;
  wire \REAL_TIME[32]_i_4_n_0 ;
  wire \REAL_TIME[32]_i_5_n_0 ;
  wire \REAL_TIME[36]_i_2_n_0 ;
  wire \REAL_TIME[36]_i_3_n_0 ;
  wire \REAL_TIME[36]_i_4_n_0 ;
  wire \REAL_TIME[36]_i_5_n_0 ;
  wire \REAL_TIME[40]_i_2_n_0 ;
  wire \REAL_TIME[40]_i_3_n_0 ;
  wire \REAL_TIME[40]_i_4_n_0 ;
  wire \REAL_TIME[40]_i_5_n_0 ;
  wire \REAL_TIME[44]_i_2_n_0 ;
  wire \REAL_TIME[44]_i_3_n_0 ;
  wire \REAL_TIME[44]_i_4_n_0 ;
  wire \REAL_TIME[44]_i_5_n_0 ;
  wire \REAL_TIME[48]_i_2_n_0 ;
  wire \REAL_TIME[48]_i_3_n_0 ;
  wire \REAL_TIME[48]_i_4_n_0 ;
  wire \REAL_TIME[48]_i_5_n_0 ;
  wire \REAL_TIME[4]_i_2_n_0 ;
  wire \REAL_TIME[4]_i_3_n_0 ;
  wire \REAL_TIME[4]_i_4_n_0 ;
  wire \REAL_TIME[4]_i_5_n_0 ;
  wire \REAL_TIME[52]_i_2_n_0 ;
  wire \REAL_TIME[52]_i_3_n_0 ;
  wire \REAL_TIME[52]_i_4_n_0 ;
  wire \REAL_TIME[52]_i_5_n_0 ;
  wire \REAL_TIME[56]_i_2_n_0 ;
  wire \REAL_TIME[56]_i_3_n_0 ;
  wire \REAL_TIME[56]_i_4_n_0 ;
  wire \REAL_TIME[56]_i_5_n_0 ;
  wire \REAL_TIME[60]_i_2_n_0 ;
  wire \REAL_TIME[60]_i_3_n_0 ;
  wire \REAL_TIME[60]_i_4_n_0 ;
  wire \REAL_TIME[60]_i_5_n_0 ;
  wire \REAL_TIME[8]_i_2_n_0 ;
  wire \REAL_TIME[8]_i_3_n_0 ;
  wire \REAL_TIME[8]_i_4_n_0 ;
  wire \REAL_TIME[8]_i_5_n_0 ;
  wire \REAL_TIME_reg[0]_i_2_n_0 ;
  wire \REAL_TIME_reg[0]_i_2_n_1 ;
  wire \REAL_TIME_reg[0]_i_2_n_2 ;
  wire \REAL_TIME_reg[0]_i_2_n_3 ;
  wire \REAL_TIME_reg[0]_i_2_n_4 ;
  wire \REAL_TIME_reg[0]_i_2_n_5 ;
  wire \REAL_TIME_reg[0]_i_2_n_6 ;
  wire \REAL_TIME_reg[0]_i_2_n_7 ;
  wire \REAL_TIME_reg[12]_i_1_n_0 ;
  wire \REAL_TIME_reg[12]_i_1_n_1 ;
  wire \REAL_TIME_reg[12]_i_1_n_2 ;
  wire \REAL_TIME_reg[12]_i_1_n_3 ;
  wire \REAL_TIME_reg[12]_i_1_n_4 ;
  wire \REAL_TIME_reg[12]_i_1_n_5 ;
  wire \REAL_TIME_reg[12]_i_1_n_6 ;
  wire \REAL_TIME_reg[12]_i_1_n_7 ;
  wire \REAL_TIME_reg[16]_i_1_n_0 ;
  wire \REAL_TIME_reg[16]_i_1_n_1 ;
  wire \REAL_TIME_reg[16]_i_1_n_2 ;
  wire \REAL_TIME_reg[16]_i_1_n_3 ;
  wire \REAL_TIME_reg[16]_i_1_n_4 ;
  wire \REAL_TIME_reg[16]_i_1_n_5 ;
  wire \REAL_TIME_reg[16]_i_1_n_6 ;
  wire \REAL_TIME_reg[16]_i_1_n_7 ;
  wire \REAL_TIME_reg[20]_i_1_n_0 ;
  wire \REAL_TIME_reg[20]_i_1_n_1 ;
  wire \REAL_TIME_reg[20]_i_1_n_2 ;
  wire \REAL_TIME_reg[20]_i_1_n_3 ;
  wire \REAL_TIME_reg[20]_i_1_n_4 ;
  wire \REAL_TIME_reg[20]_i_1_n_5 ;
  wire \REAL_TIME_reg[20]_i_1_n_6 ;
  wire \REAL_TIME_reg[20]_i_1_n_7 ;
  wire \REAL_TIME_reg[24]_i_1_n_0 ;
  wire \REAL_TIME_reg[24]_i_1_n_1 ;
  wire \REAL_TIME_reg[24]_i_1_n_2 ;
  wire \REAL_TIME_reg[24]_i_1_n_3 ;
  wire \REAL_TIME_reg[24]_i_1_n_4 ;
  wire \REAL_TIME_reg[24]_i_1_n_5 ;
  wire \REAL_TIME_reg[24]_i_1_n_6 ;
  wire \REAL_TIME_reg[24]_i_1_n_7 ;
  wire \REAL_TIME_reg[28]_i_1_n_0 ;
  wire \REAL_TIME_reg[28]_i_1_n_1 ;
  wire \REAL_TIME_reg[28]_i_1_n_2 ;
  wire \REAL_TIME_reg[28]_i_1_n_3 ;
  wire \REAL_TIME_reg[28]_i_1_n_4 ;
  wire \REAL_TIME_reg[28]_i_1_n_5 ;
  wire \REAL_TIME_reg[28]_i_1_n_6 ;
  wire \REAL_TIME_reg[28]_i_1_n_7 ;
  wire \REAL_TIME_reg[32]_i_1_n_0 ;
  wire \REAL_TIME_reg[32]_i_1_n_1 ;
  wire \REAL_TIME_reg[32]_i_1_n_2 ;
  wire \REAL_TIME_reg[32]_i_1_n_3 ;
  wire \REAL_TIME_reg[32]_i_1_n_4 ;
  wire \REAL_TIME_reg[32]_i_1_n_5 ;
  wire \REAL_TIME_reg[32]_i_1_n_6 ;
  wire \REAL_TIME_reg[32]_i_1_n_7 ;
  wire \REAL_TIME_reg[36]_i_1_n_0 ;
  wire \REAL_TIME_reg[36]_i_1_n_1 ;
  wire \REAL_TIME_reg[36]_i_1_n_2 ;
  wire \REAL_TIME_reg[36]_i_1_n_3 ;
  wire \REAL_TIME_reg[36]_i_1_n_4 ;
  wire \REAL_TIME_reg[36]_i_1_n_5 ;
  wire \REAL_TIME_reg[36]_i_1_n_6 ;
  wire \REAL_TIME_reg[36]_i_1_n_7 ;
  wire \REAL_TIME_reg[40]_i_1_n_0 ;
  wire \REAL_TIME_reg[40]_i_1_n_1 ;
  wire \REAL_TIME_reg[40]_i_1_n_2 ;
  wire \REAL_TIME_reg[40]_i_1_n_3 ;
  wire \REAL_TIME_reg[40]_i_1_n_4 ;
  wire \REAL_TIME_reg[40]_i_1_n_5 ;
  wire \REAL_TIME_reg[40]_i_1_n_6 ;
  wire \REAL_TIME_reg[40]_i_1_n_7 ;
  wire \REAL_TIME_reg[44]_i_1_n_0 ;
  wire \REAL_TIME_reg[44]_i_1_n_1 ;
  wire \REAL_TIME_reg[44]_i_1_n_2 ;
  wire \REAL_TIME_reg[44]_i_1_n_3 ;
  wire \REAL_TIME_reg[44]_i_1_n_4 ;
  wire \REAL_TIME_reg[44]_i_1_n_5 ;
  wire \REAL_TIME_reg[44]_i_1_n_6 ;
  wire \REAL_TIME_reg[44]_i_1_n_7 ;
  wire \REAL_TIME_reg[48]_i_1_n_0 ;
  wire \REAL_TIME_reg[48]_i_1_n_1 ;
  wire \REAL_TIME_reg[48]_i_1_n_2 ;
  wire \REAL_TIME_reg[48]_i_1_n_3 ;
  wire \REAL_TIME_reg[48]_i_1_n_4 ;
  wire \REAL_TIME_reg[48]_i_1_n_5 ;
  wire \REAL_TIME_reg[48]_i_1_n_6 ;
  wire \REAL_TIME_reg[48]_i_1_n_7 ;
  wire \REAL_TIME_reg[4]_i_1_n_0 ;
  wire \REAL_TIME_reg[4]_i_1_n_1 ;
  wire \REAL_TIME_reg[4]_i_1_n_2 ;
  wire \REAL_TIME_reg[4]_i_1_n_3 ;
  wire \REAL_TIME_reg[4]_i_1_n_4 ;
  wire \REAL_TIME_reg[4]_i_1_n_5 ;
  wire \REAL_TIME_reg[4]_i_1_n_6 ;
  wire \REAL_TIME_reg[4]_i_1_n_7 ;
  wire \REAL_TIME_reg[52]_i_1_n_0 ;
  wire \REAL_TIME_reg[52]_i_1_n_1 ;
  wire \REAL_TIME_reg[52]_i_1_n_2 ;
  wire \REAL_TIME_reg[52]_i_1_n_3 ;
  wire \REAL_TIME_reg[52]_i_1_n_4 ;
  wire \REAL_TIME_reg[52]_i_1_n_5 ;
  wire \REAL_TIME_reg[52]_i_1_n_6 ;
  wire \REAL_TIME_reg[52]_i_1_n_7 ;
  wire \REAL_TIME_reg[56]_i_1_n_0 ;
  wire \REAL_TIME_reg[56]_i_1_n_1 ;
  wire \REAL_TIME_reg[56]_i_1_n_2 ;
  wire \REAL_TIME_reg[56]_i_1_n_3 ;
  wire \REAL_TIME_reg[56]_i_1_n_4 ;
  wire \REAL_TIME_reg[56]_i_1_n_5 ;
  wire \REAL_TIME_reg[56]_i_1_n_6 ;
  wire \REAL_TIME_reg[56]_i_1_n_7 ;
  wire \REAL_TIME_reg[60]_i_1_n_1 ;
  wire \REAL_TIME_reg[60]_i_1_n_2 ;
  wire \REAL_TIME_reg[60]_i_1_n_3 ;
  wire \REAL_TIME_reg[60]_i_1_n_4 ;
  wire \REAL_TIME_reg[60]_i_1_n_5 ;
  wire \REAL_TIME_reg[60]_i_1_n_6 ;
  wire \REAL_TIME_reg[60]_i_1_n_7 ;
  wire \REAL_TIME_reg[8]_i_1_n_0 ;
  wire \REAL_TIME_reg[8]_i_1_n_1 ;
  wire \REAL_TIME_reg[8]_i_1_n_2 ;
  wire \REAL_TIME_reg[8]_i_1_n_3 ;
  wire \REAL_TIME_reg[8]_i_1_n_4 ;
  wire \REAL_TIME_reg[8]_i_1_n_5 ;
  wire \REAL_TIME_reg[8]_i_1_n_6 ;
  wire \REAL_TIME_reg[8]_i_1_n_7 ;
  wire \REAL_TIME_reg_n_0_[0] ;
  wire \REAL_TIME_reg_n_0_[10] ;
  wire \REAL_TIME_reg_n_0_[11] ;
  wire \REAL_TIME_reg_n_0_[12] ;
  wire \REAL_TIME_reg_n_0_[13] ;
  wire \REAL_TIME_reg_n_0_[14] ;
  wire \REAL_TIME_reg_n_0_[15] ;
  wire \REAL_TIME_reg_n_0_[16] ;
  wire \REAL_TIME_reg_n_0_[17] ;
  wire \REAL_TIME_reg_n_0_[18] ;
  wire \REAL_TIME_reg_n_0_[19] ;
  wire \REAL_TIME_reg_n_0_[1] ;
  wire \REAL_TIME_reg_n_0_[20] ;
  wire \REAL_TIME_reg_n_0_[21] ;
  wire \REAL_TIME_reg_n_0_[22] ;
  wire \REAL_TIME_reg_n_0_[23] ;
  wire \REAL_TIME_reg_n_0_[24] ;
  wire \REAL_TIME_reg_n_0_[25] ;
  wire \REAL_TIME_reg_n_0_[26] ;
  wire \REAL_TIME_reg_n_0_[27] ;
  wire \REAL_TIME_reg_n_0_[28] ;
  wire \REAL_TIME_reg_n_0_[29] ;
  wire \REAL_TIME_reg_n_0_[2] ;
  wire \REAL_TIME_reg_n_0_[30] ;
  wire \REAL_TIME_reg_n_0_[31] ;
  wire \REAL_TIME_reg_n_0_[3] ;
  wire \REAL_TIME_reg_n_0_[4] ;
  wire \REAL_TIME_reg_n_0_[5] ;
  wire \REAL_TIME_reg_n_0_[6] ;
  wire \REAL_TIME_reg_n_0_[7] ;
  wire \REAL_TIME_reg_n_0_[8] ;
  wire \REAL_TIME_reg_n_0_[9] ;
  wire [31:0]TIME;
  wire \TIME[12]_i_3_n_0 ;
  wire \TIME[12]_i_4_n_0 ;
  wire \TIME[12]_i_5_n_0 ;
  wire \TIME[12]_i_6_n_0 ;
  wire \TIME[16]_i_3_n_0 ;
  wire \TIME[16]_i_4_n_0 ;
  wire \TIME[16]_i_5_n_0 ;
  wire \TIME[16]_i_6_n_0 ;
  wire \TIME[20]_i_3_n_0 ;
  wire \TIME[20]_i_4_n_0 ;
  wire \TIME[20]_i_5_n_0 ;
  wire \TIME[20]_i_6_n_0 ;
  wire \TIME[24]_i_3_n_0 ;
  wire \TIME[24]_i_4_n_0 ;
  wire \TIME[24]_i_5_n_0 ;
  wire \TIME[24]_i_6_n_0 ;
  wire \TIME[28]_i_3_n_0 ;
  wire \TIME[28]_i_4_n_0 ;
  wire \TIME[28]_i_5_n_0 ;
  wire \TIME[28]_i_6_n_0 ;
  wire \TIME[31]_i_10_n_0 ;
  wire \TIME[31]_i_11_n_0 ;
  wire \TIME[31]_i_12_n_0 ;
  wire \TIME[31]_i_13_n_0 ;
  wire \TIME[31]_i_2_n_0 ;
  wire \TIME[31]_i_3_n_0 ;
  wire \TIME[31]_i_4_n_0 ;
  wire \TIME[31]_i_5_n_0 ;
  wire \TIME[31]_i_7_n_0 ;
  wire \TIME[31]_i_8_n_0 ;
  wire \TIME[31]_i_9_n_0 ;
  wire \TIME[4]_i_3_n_0 ;
  wire \TIME[4]_i_4_n_0 ;
  wire \TIME[4]_i_5_n_0 ;
  wire \TIME[4]_i_6_n_0 ;
  wire \TIME[8]_i_3_n_0 ;
  wire \TIME[8]_i_4_n_0 ;
  wire \TIME[8]_i_5_n_0 ;
  wire \TIME[8]_i_6_n_0 ;
  wire \TIME_reg[12]_i_2_n_0 ;
  wire \TIME_reg[12]_i_2_n_1 ;
  wire \TIME_reg[12]_i_2_n_2 ;
  wire \TIME_reg[12]_i_2_n_3 ;
  wire \TIME_reg[12]_i_2_n_4 ;
  wire \TIME_reg[12]_i_2_n_5 ;
  wire \TIME_reg[12]_i_2_n_6 ;
  wire \TIME_reg[12]_i_2_n_7 ;
  wire \TIME_reg[16]_i_2_n_0 ;
  wire \TIME_reg[16]_i_2_n_1 ;
  wire \TIME_reg[16]_i_2_n_2 ;
  wire \TIME_reg[16]_i_2_n_3 ;
  wire \TIME_reg[16]_i_2_n_4 ;
  wire \TIME_reg[16]_i_2_n_5 ;
  wire \TIME_reg[16]_i_2_n_6 ;
  wire \TIME_reg[16]_i_2_n_7 ;
  wire \TIME_reg[20]_i_2_n_0 ;
  wire \TIME_reg[20]_i_2_n_1 ;
  wire \TIME_reg[20]_i_2_n_2 ;
  wire \TIME_reg[20]_i_2_n_3 ;
  wire \TIME_reg[20]_i_2_n_4 ;
  wire \TIME_reg[20]_i_2_n_5 ;
  wire \TIME_reg[20]_i_2_n_6 ;
  wire \TIME_reg[20]_i_2_n_7 ;
  wire \TIME_reg[24]_i_2_n_0 ;
  wire \TIME_reg[24]_i_2_n_1 ;
  wire \TIME_reg[24]_i_2_n_2 ;
  wire \TIME_reg[24]_i_2_n_3 ;
  wire \TIME_reg[24]_i_2_n_4 ;
  wire \TIME_reg[24]_i_2_n_5 ;
  wire \TIME_reg[24]_i_2_n_6 ;
  wire \TIME_reg[24]_i_2_n_7 ;
  wire \TIME_reg[28]_i_2_n_0 ;
  wire \TIME_reg[28]_i_2_n_1 ;
  wire \TIME_reg[28]_i_2_n_2 ;
  wire \TIME_reg[28]_i_2_n_3 ;
  wire \TIME_reg[28]_i_2_n_4 ;
  wire \TIME_reg[28]_i_2_n_5 ;
  wire \TIME_reg[28]_i_2_n_6 ;
  wire \TIME_reg[28]_i_2_n_7 ;
  wire \TIME_reg[31]_i_6_n_2 ;
  wire \TIME_reg[31]_i_6_n_3 ;
  wire \TIME_reg[31]_i_6_n_5 ;
  wire \TIME_reg[31]_i_6_n_6 ;
  wire \TIME_reg[31]_i_6_n_7 ;
  wire \TIME_reg[4]_i_2_n_0 ;
  wire \TIME_reg[4]_i_2_n_1 ;
  wire \TIME_reg[4]_i_2_n_2 ;
  wire \TIME_reg[4]_i_2_n_3 ;
  wire \TIME_reg[4]_i_2_n_4 ;
  wire \TIME_reg[4]_i_2_n_5 ;
  wire \TIME_reg[4]_i_2_n_6 ;
  wire \TIME_reg[4]_i_2_n_7 ;
  wire \TIME_reg[8]_i_2_n_0 ;
  wire \TIME_reg[8]_i_2_n_1 ;
  wire \TIME_reg[8]_i_2_n_2 ;
  wire \TIME_reg[8]_i_2_n_3 ;
  wire \TIME_reg[8]_i_2_n_4 ;
  wire \TIME_reg[8]_i_2_n_5 ;
  wire \TIME_reg[8]_i_2_n_6 ;
  wire \TIME_reg[8]_i_2_n_7 ;
  wire \TIME_reg_n_0_[0] ;
  wire \TIME_reg_n_0_[10] ;
  wire \TIME_reg_n_0_[11] ;
  wire \TIME_reg_n_0_[12] ;
  wire \TIME_reg_n_0_[13] ;
  wire \TIME_reg_n_0_[14] ;
  wire \TIME_reg_n_0_[15] ;
  wire \TIME_reg_n_0_[16] ;
  wire \TIME_reg_n_0_[17] ;
  wire \TIME_reg_n_0_[18] ;
  wire \TIME_reg_n_0_[19] ;
  wire \TIME_reg_n_0_[1] ;
  wire \TIME_reg_n_0_[20] ;
  wire \TIME_reg_n_0_[21] ;
  wire \TIME_reg_n_0_[22] ;
  wire \TIME_reg_n_0_[23] ;
  wire \TIME_reg_n_0_[24] ;
  wire \TIME_reg_n_0_[25] ;
  wire \TIME_reg_n_0_[26] ;
  wire \TIME_reg_n_0_[27] ;
  wire \TIME_reg_n_0_[28] ;
  wire \TIME_reg_n_0_[29] ;
  wire \TIME_reg_n_0_[2] ;
  wire \TIME_reg_n_0_[30] ;
  wire \TIME_reg_n_0_[31] ;
  wire \TIME_reg_n_0_[3] ;
  wire \TIME_reg_n_0_[4] ;
  wire \TIME_reg_n_0_[5] ;
  wire \TIME_reg_n_0_[6] ;
  wire \TIME_reg_n_0_[7] ;
  wire \TIME_reg_n_0_[8] ;
  wire \TIME_reg_n_0_[9] ;
  wire branch;
  wire clear;
  wire clk;
  wire [31:0]data0;
  wire [31:1]data1;
  wire [31:0]data2;
  wire [31:0]data4;
  wire enable_pc;
  wire enz_31;
  wire enz_31_INST_0_i_1_n_0;
  wire [31:0]imm;
  wire [11:0]opcode;
  wire [31:2]\^pc ;
  wire [31:0]rd;
  wire \rd[0]_INST_0_i_1_n_0 ;
  wire \rd[0]_INST_0_i_2_n_0 ;
  wire \rd[0]_INST_0_i_3_n_0 ;
  wire \rd[0]_INST_0_i_4_n_0 ;
  wire \rd[0]_INST_0_i_5_n_0 ;
  wire \rd[10]_INST_0_i_1_n_0 ;
  wire \rd[10]_INST_0_i_2_n_0 ;
  wire \rd[10]_INST_0_i_3_n_0 ;
  wire \rd[10]_INST_0_i_4_n_0 ;
  wire \rd[10]_INST_0_i_5_n_0 ;
  wire \rd[11]_INST_0_i_1_n_0 ;
  wire \rd[11]_INST_0_i_2_n_0 ;
  wire \rd[11]_INST_0_i_3_n_0 ;
  wire \rd[11]_INST_0_i_4_n_0 ;
  wire \rd[11]_INST_0_i_5_n_0 ;
  wire \rd[12]_INST_0_i_1_n_0 ;
  wire \rd[12]_INST_0_i_2_n_0 ;
  wire \rd[12]_INST_0_i_3_n_0 ;
  wire \rd[12]_INST_0_i_4_n_0 ;
  wire \rd[12]_INST_0_i_5_n_0 ;
  wire \rd[13]_INST_0_i_1_n_0 ;
  wire \rd[13]_INST_0_i_2_n_0 ;
  wire \rd[13]_INST_0_i_3_n_0 ;
  wire \rd[13]_INST_0_i_4_n_0 ;
  wire \rd[13]_INST_0_i_5_n_0 ;
  wire \rd[14]_INST_0_i_1_n_0 ;
  wire \rd[14]_INST_0_i_2_n_0 ;
  wire \rd[14]_INST_0_i_3_n_0 ;
  wire \rd[14]_INST_0_i_4_n_0 ;
  wire \rd[14]_INST_0_i_5_n_0 ;
  wire \rd[15]_INST_0_i_1_n_0 ;
  wire \rd[15]_INST_0_i_2_n_0 ;
  wire \rd[15]_INST_0_i_3_n_0 ;
  wire \rd[15]_INST_0_i_4_n_0 ;
  wire \rd[15]_INST_0_i_5_n_0 ;
  wire \rd[16]_INST_0_i_1_n_0 ;
  wire \rd[16]_INST_0_i_2_n_0 ;
  wire \rd[16]_INST_0_i_3_n_0 ;
  wire \rd[16]_INST_0_i_4_n_0 ;
  wire \rd[16]_INST_0_i_5_n_0 ;
  wire \rd[17]_INST_0_i_1_n_0 ;
  wire \rd[17]_INST_0_i_2_n_0 ;
  wire \rd[17]_INST_0_i_3_n_0 ;
  wire \rd[17]_INST_0_i_4_n_0 ;
  wire \rd[17]_INST_0_i_5_n_0 ;
  wire \rd[18]_INST_0_i_1_n_0 ;
  wire \rd[18]_INST_0_i_2_n_0 ;
  wire \rd[18]_INST_0_i_3_n_0 ;
  wire \rd[18]_INST_0_i_4_n_0 ;
  wire \rd[18]_INST_0_i_5_n_0 ;
  wire \rd[19]_INST_0_i_1_n_0 ;
  wire \rd[19]_INST_0_i_2_n_0 ;
  wire \rd[19]_INST_0_i_3_n_0 ;
  wire \rd[19]_INST_0_i_4_n_0 ;
  wire \rd[19]_INST_0_i_5_n_0 ;
  wire \rd[1]_INST_0_i_1_n_0 ;
  wire \rd[1]_INST_0_i_2_n_0 ;
  wire \rd[1]_INST_0_i_3_n_0 ;
  wire \rd[1]_INST_0_i_4_n_0 ;
  wire \rd[1]_INST_0_i_5_n_0 ;
  wire \rd[20]_INST_0_i_1_n_0 ;
  wire \rd[20]_INST_0_i_2_n_0 ;
  wire \rd[20]_INST_0_i_3_n_0 ;
  wire \rd[20]_INST_0_i_4_n_0 ;
  wire \rd[20]_INST_0_i_5_n_0 ;
  wire \rd[21]_INST_0_i_1_n_0 ;
  wire \rd[21]_INST_0_i_2_n_0 ;
  wire \rd[21]_INST_0_i_3_n_0 ;
  wire \rd[21]_INST_0_i_4_n_0 ;
  wire \rd[21]_INST_0_i_5_n_0 ;
  wire \rd[22]_INST_0_i_1_n_0 ;
  wire \rd[22]_INST_0_i_2_n_0 ;
  wire \rd[22]_INST_0_i_3_n_0 ;
  wire \rd[22]_INST_0_i_4_n_0 ;
  wire \rd[22]_INST_0_i_5_n_0 ;
  wire \rd[23]_INST_0_i_1_n_0 ;
  wire \rd[23]_INST_0_i_2_n_0 ;
  wire \rd[23]_INST_0_i_3_n_0 ;
  wire \rd[23]_INST_0_i_4_n_0 ;
  wire \rd[23]_INST_0_i_5_n_0 ;
  wire \rd[24]_INST_0_i_1_n_0 ;
  wire \rd[24]_INST_0_i_2_n_0 ;
  wire \rd[24]_INST_0_i_3_n_0 ;
  wire \rd[24]_INST_0_i_4_n_0 ;
  wire \rd[24]_INST_0_i_5_n_0 ;
  wire \rd[25]_INST_0_i_1_n_0 ;
  wire \rd[25]_INST_0_i_2_n_0 ;
  wire \rd[25]_INST_0_i_3_n_0 ;
  wire \rd[25]_INST_0_i_4_n_0 ;
  wire \rd[25]_INST_0_i_5_n_0 ;
  wire \rd[26]_INST_0_i_1_n_0 ;
  wire \rd[26]_INST_0_i_2_n_0 ;
  wire \rd[26]_INST_0_i_3_n_0 ;
  wire \rd[26]_INST_0_i_4_n_0 ;
  wire \rd[26]_INST_0_i_5_n_0 ;
  wire \rd[27]_INST_0_i_1_n_0 ;
  wire \rd[27]_INST_0_i_2_n_0 ;
  wire \rd[27]_INST_0_i_3_n_0 ;
  wire \rd[27]_INST_0_i_4_n_0 ;
  wire \rd[27]_INST_0_i_5_n_0 ;
  wire \rd[28]_INST_0_i_1_n_0 ;
  wire \rd[28]_INST_0_i_2_n_0 ;
  wire \rd[28]_INST_0_i_3_n_0 ;
  wire \rd[28]_INST_0_i_4_n_0 ;
  wire \rd[28]_INST_0_i_5_n_0 ;
  wire \rd[29]_INST_0_i_1_n_0 ;
  wire \rd[29]_INST_0_i_2_n_0 ;
  wire \rd[29]_INST_0_i_3_n_0 ;
  wire \rd[29]_INST_0_i_4_n_0 ;
  wire \rd[29]_INST_0_i_5_n_0 ;
  wire \rd[2]_INST_0_i_1_n_0 ;
  wire \rd[2]_INST_0_i_2_n_0 ;
  wire \rd[2]_INST_0_i_3_n_0 ;
  wire \rd[2]_INST_0_i_4_n_0 ;
  wire \rd[2]_INST_0_i_5_n_0 ;
  wire \rd[30]_INST_0_i_1_n_0 ;
  wire \rd[30]_INST_0_i_2_n_0 ;
  wire \rd[30]_INST_0_i_3_n_0 ;
  wire \rd[30]_INST_0_i_4_n_0 ;
  wire \rd[30]_INST_0_i_5_n_0 ;
  wire \rd[30]_INST_0_i_6_n_0 ;
  wire \rd[31]_INST_0_i_10_n_0 ;
  wire \rd[31]_INST_0_i_11_n_0 ;
  wire \rd[31]_INST_0_i_12_n_0 ;
  wire \rd[31]_INST_0_i_13_n_0 ;
  wire \rd[31]_INST_0_i_14_n_0 ;
  wire \rd[31]_INST_0_i_15_n_0 ;
  wire \rd[31]_INST_0_i_16_n_0 ;
  wire \rd[31]_INST_0_i_17_n_0 ;
  wire \rd[31]_INST_0_i_1_n_0 ;
  wire \rd[31]_INST_0_i_2_n_0 ;
  wire \rd[31]_INST_0_i_3_n_0 ;
  wire \rd[31]_INST_0_i_4_n_0 ;
  wire \rd[31]_INST_0_i_5_n_0 ;
  wire \rd[31]_INST_0_i_6_n_0 ;
  wire \rd[31]_INST_0_i_7_n_0 ;
  wire \rd[31]_INST_0_i_8_n_0 ;
  wire \rd[31]_INST_0_i_9_n_0 ;
  wire \rd[3]_INST_0_i_1_n_0 ;
  wire \rd[3]_INST_0_i_2_n_0 ;
  wire \rd[3]_INST_0_i_3_n_0 ;
  wire \rd[3]_INST_0_i_4_n_0 ;
  wire \rd[3]_INST_0_i_5_n_0 ;
  wire \rd[4]_INST_0_i_1_n_0 ;
  wire \rd[4]_INST_0_i_2_n_0 ;
  wire \rd[4]_INST_0_i_3_n_0 ;
  wire \rd[4]_INST_0_i_4_n_0 ;
  wire \rd[4]_INST_0_i_5_n_0 ;
  wire \rd[5]_INST_0_i_1_n_0 ;
  wire \rd[5]_INST_0_i_2_n_0 ;
  wire \rd[5]_INST_0_i_3_n_0 ;
  wire \rd[5]_INST_0_i_4_n_0 ;
  wire \rd[5]_INST_0_i_5_n_0 ;
  wire \rd[6]_INST_0_i_1_n_0 ;
  wire \rd[6]_INST_0_i_2_n_0 ;
  wire \rd[6]_INST_0_i_3_n_0 ;
  wire \rd[6]_INST_0_i_4_n_0 ;
  wire \rd[6]_INST_0_i_5_n_0 ;
  wire \rd[7]_INST_0_i_1_n_0 ;
  wire \rd[7]_INST_0_i_2_n_0 ;
  wire \rd[7]_INST_0_i_3_n_0 ;
  wire \rd[7]_INST_0_i_4_n_0 ;
  wire \rd[7]_INST_0_i_5_n_0 ;
  wire \rd[8]_INST_0_i_1_n_0 ;
  wire \rd[8]_INST_0_i_2_n_0 ;
  wire \rd[8]_INST_0_i_3_n_0 ;
  wire \rd[8]_INST_0_i_4_n_0 ;
  wire \rd[8]_INST_0_i_5_n_0 ;
  wire \rd[9]_INST_0_i_1_n_0 ;
  wire \rd[9]_INST_0_i_2_n_0 ;
  wire \rd[9]_INST_0_i_3_n_0 ;
  wire \rd[9]_INST_0_i_4_n_0 ;
  wire \rd[9]_INST_0_i_5_n_0 ;
  wire [31:0]rs1;
  wire rst;
  wire [3:3]\NLW_N_CYCLE_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_N_INSTRUC_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_PC_N2_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_PC_N2_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_PC_N2_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_PC_N2_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_REAL_TIME_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_TIME_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_TIME_reg[31]_i_6_O_UNCONNECTED ;

  assign enz_0 = enz_31;
  assign enz_1 = enz_31;
  assign enz_10 = enz_31;
  assign enz_11 = enz_31;
  assign enz_12 = enz_31;
  assign enz_13 = enz_31;
  assign enz_14 = enz_31;
  assign enz_15 = enz_31;
  assign enz_16 = enz_31;
  assign enz_17 = enz_31;
  assign enz_18 = enz_31;
  assign enz_19 = enz_31;
  assign enz_2 = enz_31;
  assign enz_20 = enz_31;
  assign enz_21 = enz_31;
  assign enz_22 = enz_31;
  assign enz_23 = enz_31;
  assign enz_24 = enz_31;
  assign enz_25 = enz_31;
  assign enz_26 = enz_31;
  assign enz_27 = enz_31;
  assign enz_28 = enz_31;
  assign enz_29 = enz_31;
  assign enz_3 = enz_31;
  assign enz_30 = enz_31;
  assign enz_4 = enz_31;
  assign enz_5 = enz_31;
  assign enz_6 = enz_31;
  assign enz_7 = enz_31;
  assign enz_8 = enz_31;
  assign enz_9 = enz_31;
  assign is_inst = \<const0> ;
  assign is_rd = enz_31;
  assign pc[31:2] = \^pc [31:2];
  assign pc[1] = \<const0> ;
  assign pc[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[0]_i_2 
       (.I0(\N_CYCLE_reg_n_0_[3] ),
        .O(\N_CYCLE[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[0]_i_3 
       (.I0(\N_CYCLE_reg_n_0_[2] ),
        .O(\N_CYCLE[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[0]_i_4 
       (.I0(\N_CYCLE_reg_n_0_[1] ),
        .O(\N_CYCLE[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \N_CYCLE[0]_i_5 
       (.I0(\N_CYCLE_reg_n_0_[0] ),
        .O(\N_CYCLE[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[12]_i_2 
       (.I0(\N_CYCLE_reg_n_0_[15] ),
        .O(\N_CYCLE[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[12]_i_3 
       (.I0(\N_CYCLE_reg_n_0_[14] ),
        .O(\N_CYCLE[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[12]_i_4 
       (.I0(\N_CYCLE_reg_n_0_[13] ),
        .O(\N_CYCLE[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[12]_i_5 
       (.I0(\N_CYCLE_reg_n_0_[12] ),
        .O(\N_CYCLE[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[16]_i_2 
       (.I0(\N_CYCLE_reg_n_0_[19] ),
        .O(\N_CYCLE[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[16]_i_3 
       (.I0(\N_CYCLE_reg_n_0_[18] ),
        .O(\N_CYCLE[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[16]_i_4 
       (.I0(\N_CYCLE_reg_n_0_[17] ),
        .O(\N_CYCLE[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[16]_i_5 
       (.I0(\N_CYCLE_reg_n_0_[16] ),
        .O(\N_CYCLE[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[20]_i_2 
       (.I0(\N_CYCLE_reg_n_0_[23] ),
        .O(\N_CYCLE[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[20]_i_3 
       (.I0(\N_CYCLE_reg_n_0_[22] ),
        .O(\N_CYCLE[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[20]_i_4 
       (.I0(\N_CYCLE_reg_n_0_[21] ),
        .O(\N_CYCLE[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[20]_i_5 
       (.I0(\N_CYCLE_reg_n_0_[20] ),
        .O(\N_CYCLE[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[24]_i_2 
       (.I0(\N_CYCLE_reg_n_0_[27] ),
        .O(\N_CYCLE[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[24]_i_3 
       (.I0(\N_CYCLE_reg_n_0_[26] ),
        .O(\N_CYCLE[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[24]_i_4 
       (.I0(\N_CYCLE_reg_n_0_[25] ),
        .O(\N_CYCLE[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[24]_i_5 
       (.I0(\N_CYCLE_reg_n_0_[24] ),
        .O(\N_CYCLE[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[28]_i_2 
       (.I0(\N_CYCLE_reg_n_0_[31] ),
        .O(\N_CYCLE[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[28]_i_3 
       (.I0(\N_CYCLE_reg_n_0_[30] ),
        .O(\N_CYCLE[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[28]_i_4 
       (.I0(\N_CYCLE_reg_n_0_[29] ),
        .O(\N_CYCLE[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[28]_i_5 
       (.I0(\N_CYCLE_reg_n_0_[28] ),
        .O(\N_CYCLE[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[32]_i_2 
       (.I0(data0[3]),
        .O(\N_CYCLE[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[32]_i_3 
       (.I0(data0[2]),
        .O(\N_CYCLE[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[32]_i_4 
       (.I0(data0[1]),
        .O(\N_CYCLE[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[32]_i_5 
       (.I0(data0[0]),
        .O(\N_CYCLE[32]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[36]_i_2 
       (.I0(data0[7]),
        .O(\N_CYCLE[36]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[36]_i_3 
       (.I0(data0[6]),
        .O(\N_CYCLE[36]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[36]_i_4 
       (.I0(data0[5]),
        .O(\N_CYCLE[36]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[36]_i_5 
       (.I0(data0[4]),
        .O(\N_CYCLE[36]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[40]_i_2 
       (.I0(data0[11]),
        .O(\N_CYCLE[40]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[40]_i_3 
       (.I0(data0[10]),
        .O(\N_CYCLE[40]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[40]_i_4 
       (.I0(data0[9]),
        .O(\N_CYCLE[40]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[40]_i_5 
       (.I0(data0[8]),
        .O(\N_CYCLE[40]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[44]_i_2 
       (.I0(data0[15]),
        .O(\N_CYCLE[44]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[44]_i_3 
       (.I0(data0[14]),
        .O(\N_CYCLE[44]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[44]_i_4 
       (.I0(data0[13]),
        .O(\N_CYCLE[44]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[44]_i_5 
       (.I0(data0[12]),
        .O(\N_CYCLE[44]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[48]_i_2 
       (.I0(data0[19]),
        .O(\N_CYCLE[48]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[48]_i_3 
       (.I0(data0[18]),
        .O(\N_CYCLE[48]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[48]_i_4 
       (.I0(data0[17]),
        .O(\N_CYCLE[48]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[48]_i_5 
       (.I0(data0[16]),
        .O(\N_CYCLE[48]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[4]_i_2 
       (.I0(\N_CYCLE_reg_n_0_[7] ),
        .O(\N_CYCLE[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[4]_i_3 
       (.I0(\N_CYCLE_reg_n_0_[6] ),
        .O(\N_CYCLE[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[4]_i_4 
       (.I0(\N_CYCLE_reg_n_0_[5] ),
        .O(\N_CYCLE[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[4]_i_5 
       (.I0(\N_CYCLE_reg_n_0_[4] ),
        .O(\N_CYCLE[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[52]_i_2 
       (.I0(data0[23]),
        .O(\N_CYCLE[52]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[52]_i_3 
       (.I0(data0[22]),
        .O(\N_CYCLE[52]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[52]_i_4 
       (.I0(data0[21]),
        .O(\N_CYCLE[52]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[52]_i_5 
       (.I0(data0[20]),
        .O(\N_CYCLE[52]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[56]_i_2 
       (.I0(data0[27]),
        .O(\N_CYCLE[56]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[56]_i_3 
       (.I0(data0[26]),
        .O(\N_CYCLE[56]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[56]_i_4 
       (.I0(data0[25]),
        .O(\N_CYCLE[56]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[56]_i_5 
       (.I0(data0[24]),
        .O(\N_CYCLE[56]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[60]_i_2 
       (.I0(data0[31]),
        .O(\N_CYCLE[60]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[60]_i_3 
       (.I0(data0[30]),
        .O(\N_CYCLE[60]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[60]_i_4 
       (.I0(data0[29]),
        .O(\N_CYCLE[60]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[60]_i_5 
       (.I0(data0[28]),
        .O(\N_CYCLE[60]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[8]_i_2 
       (.I0(\N_CYCLE_reg_n_0_[11] ),
        .O(\N_CYCLE[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[8]_i_3 
       (.I0(\N_CYCLE_reg_n_0_[10] ),
        .O(\N_CYCLE[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[8]_i_4 
       (.I0(\N_CYCLE_reg_n_0_[9] ),
        .O(\N_CYCLE[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_CYCLE[8]_i_5 
       (.I0(\N_CYCLE_reg_n_0_[8] ),
        .O(\N_CYCLE[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[0]_i_1_n_7 ),
        .Q(\N_CYCLE_reg_n_0_[0] ),
        .R(clear));
  CARRY4 \N_CYCLE_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\N_CYCLE_reg[0]_i_1_n_0 ,\N_CYCLE_reg[0]_i_1_n_1 ,\N_CYCLE_reg[0]_i_1_n_2 ,\N_CYCLE_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\N_CYCLE_reg[0]_i_1_n_4 ,\N_CYCLE_reg[0]_i_1_n_5 ,\N_CYCLE_reg[0]_i_1_n_6 ,\N_CYCLE_reg[0]_i_1_n_7 }),
        .S({\N_CYCLE[0]_i_2_n_0 ,\N_CYCLE[0]_i_3_n_0 ,\N_CYCLE[0]_i_4_n_0 ,\N_CYCLE[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[8]_i_1_n_5 ),
        .Q(\N_CYCLE_reg_n_0_[10] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[8]_i_1_n_4 ),
        .Q(\N_CYCLE_reg_n_0_[11] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[12]_i_1_n_7 ),
        .Q(\N_CYCLE_reg_n_0_[12] ),
        .R(clear));
  CARRY4 \N_CYCLE_reg[12]_i_1 
       (.CI(\N_CYCLE_reg[8]_i_1_n_0 ),
        .CO({\N_CYCLE_reg[12]_i_1_n_0 ,\N_CYCLE_reg[12]_i_1_n_1 ,\N_CYCLE_reg[12]_i_1_n_2 ,\N_CYCLE_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[12]_i_1_n_4 ,\N_CYCLE_reg[12]_i_1_n_5 ,\N_CYCLE_reg[12]_i_1_n_6 ,\N_CYCLE_reg[12]_i_1_n_7 }),
        .S({\N_CYCLE[12]_i_2_n_0 ,\N_CYCLE[12]_i_3_n_0 ,\N_CYCLE[12]_i_4_n_0 ,\N_CYCLE[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[12]_i_1_n_6 ),
        .Q(\N_CYCLE_reg_n_0_[13] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[12]_i_1_n_5 ),
        .Q(\N_CYCLE_reg_n_0_[14] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[12]_i_1_n_4 ),
        .Q(\N_CYCLE_reg_n_0_[15] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[16]_i_1_n_7 ),
        .Q(\N_CYCLE_reg_n_0_[16] ),
        .R(clear));
  CARRY4 \N_CYCLE_reg[16]_i_1 
       (.CI(\N_CYCLE_reg[12]_i_1_n_0 ),
        .CO({\N_CYCLE_reg[16]_i_1_n_0 ,\N_CYCLE_reg[16]_i_1_n_1 ,\N_CYCLE_reg[16]_i_1_n_2 ,\N_CYCLE_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[16]_i_1_n_4 ,\N_CYCLE_reg[16]_i_1_n_5 ,\N_CYCLE_reg[16]_i_1_n_6 ,\N_CYCLE_reg[16]_i_1_n_7 }),
        .S({\N_CYCLE[16]_i_2_n_0 ,\N_CYCLE[16]_i_3_n_0 ,\N_CYCLE[16]_i_4_n_0 ,\N_CYCLE[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[16]_i_1_n_6 ),
        .Q(\N_CYCLE_reg_n_0_[17] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[16]_i_1_n_5 ),
        .Q(\N_CYCLE_reg_n_0_[18] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[16]_i_1_n_4 ),
        .Q(\N_CYCLE_reg_n_0_[19] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[0]_i_1_n_6 ),
        .Q(\N_CYCLE_reg_n_0_[1] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[20]_i_1_n_7 ),
        .Q(\N_CYCLE_reg_n_0_[20] ),
        .R(clear));
  CARRY4 \N_CYCLE_reg[20]_i_1 
       (.CI(\N_CYCLE_reg[16]_i_1_n_0 ),
        .CO({\N_CYCLE_reg[20]_i_1_n_0 ,\N_CYCLE_reg[20]_i_1_n_1 ,\N_CYCLE_reg[20]_i_1_n_2 ,\N_CYCLE_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[20]_i_1_n_4 ,\N_CYCLE_reg[20]_i_1_n_5 ,\N_CYCLE_reg[20]_i_1_n_6 ,\N_CYCLE_reg[20]_i_1_n_7 }),
        .S({\N_CYCLE[20]_i_2_n_0 ,\N_CYCLE[20]_i_3_n_0 ,\N_CYCLE[20]_i_4_n_0 ,\N_CYCLE[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[20]_i_1_n_6 ),
        .Q(\N_CYCLE_reg_n_0_[21] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[20]_i_1_n_5 ),
        .Q(\N_CYCLE_reg_n_0_[22] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[20]_i_1_n_4 ),
        .Q(\N_CYCLE_reg_n_0_[23] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[24]_i_1_n_7 ),
        .Q(\N_CYCLE_reg_n_0_[24] ),
        .R(clear));
  CARRY4 \N_CYCLE_reg[24]_i_1 
       (.CI(\N_CYCLE_reg[20]_i_1_n_0 ),
        .CO({\N_CYCLE_reg[24]_i_1_n_0 ,\N_CYCLE_reg[24]_i_1_n_1 ,\N_CYCLE_reg[24]_i_1_n_2 ,\N_CYCLE_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[24]_i_1_n_4 ,\N_CYCLE_reg[24]_i_1_n_5 ,\N_CYCLE_reg[24]_i_1_n_6 ,\N_CYCLE_reg[24]_i_1_n_7 }),
        .S({\N_CYCLE[24]_i_2_n_0 ,\N_CYCLE[24]_i_3_n_0 ,\N_CYCLE[24]_i_4_n_0 ,\N_CYCLE[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[24]_i_1_n_6 ),
        .Q(\N_CYCLE_reg_n_0_[25] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[24]_i_1_n_5 ),
        .Q(\N_CYCLE_reg_n_0_[26] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[24]_i_1_n_4 ),
        .Q(\N_CYCLE_reg_n_0_[27] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[28]_i_1_n_7 ),
        .Q(\N_CYCLE_reg_n_0_[28] ),
        .R(clear));
  CARRY4 \N_CYCLE_reg[28]_i_1 
       (.CI(\N_CYCLE_reg[24]_i_1_n_0 ),
        .CO({\N_CYCLE_reg[28]_i_1_n_0 ,\N_CYCLE_reg[28]_i_1_n_1 ,\N_CYCLE_reg[28]_i_1_n_2 ,\N_CYCLE_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[28]_i_1_n_4 ,\N_CYCLE_reg[28]_i_1_n_5 ,\N_CYCLE_reg[28]_i_1_n_6 ,\N_CYCLE_reg[28]_i_1_n_7 }),
        .S({\N_CYCLE[28]_i_2_n_0 ,\N_CYCLE[28]_i_3_n_0 ,\N_CYCLE[28]_i_4_n_0 ,\N_CYCLE[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[28]_i_1_n_6 ),
        .Q(\N_CYCLE_reg_n_0_[29] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[0]_i_1_n_5 ),
        .Q(\N_CYCLE_reg_n_0_[2] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[28]_i_1_n_5 ),
        .Q(\N_CYCLE_reg_n_0_[30] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[28]_i_1_n_4 ),
        .Q(\N_CYCLE_reg_n_0_[31] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[32]_i_1_n_7 ),
        .Q(data0[0]),
        .R(clear));
  CARRY4 \N_CYCLE_reg[32]_i_1 
       (.CI(\N_CYCLE_reg[28]_i_1_n_0 ),
        .CO({\N_CYCLE_reg[32]_i_1_n_0 ,\N_CYCLE_reg[32]_i_1_n_1 ,\N_CYCLE_reg[32]_i_1_n_2 ,\N_CYCLE_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[32]_i_1_n_4 ,\N_CYCLE_reg[32]_i_1_n_5 ,\N_CYCLE_reg[32]_i_1_n_6 ,\N_CYCLE_reg[32]_i_1_n_7 }),
        .S({\N_CYCLE[32]_i_2_n_0 ,\N_CYCLE[32]_i_3_n_0 ,\N_CYCLE[32]_i_4_n_0 ,\N_CYCLE[32]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[32]_i_1_n_6 ),
        .Q(data0[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[32]_i_1_n_5 ),
        .Q(data0[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[32]_i_1_n_4 ),
        .Q(data0[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[36]_i_1_n_7 ),
        .Q(data0[4]),
        .R(clear));
  CARRY4 \N_CYCLE_reg[36]_i_1 
       (.CI(\N_CYCLE_reg[32]_i_1_n_0 ),
        .CO({\N_CYCLE_reg[36]_i_1_n_0 ,\N_CYCLE_reg[36]_i_1_n_1 ,\N_CYCLE_reg[36]_i_1_n_2 ,\N_CYCLE_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[36]_i_1_n_4 ,\N_CYCLE_reg[36]_i_1_n_5 ,\N_CYCLE_reg[36]_i_1_n_6 ,\N_CYCLE_reg[36]_i_1_n_7 }),
        .S({\N_CYCLE[36]_i_2_n_0 ,\N_CYCLE[36]_i_3_n_0 ,\N_CYCLE[36]_i_4_n_0 ,\N_CYCLE[36]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[36]_i_1_n_6 ),
        .Q(data0[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[36]_i_1_n_5 ),
        .Q(data0[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[36]_i_1_n_4 ),
        .Q(data0[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[0]_i_1_n_4 ),
        .Q(\N_CYCLE_reg_n_0_[3] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[40]_i_1_n_7 ),
        .Q(data0[8]),
        .R(clear));
  CARRY4 \N_CYCLE_reg[40]_i_1 
       (.CI(\N_CYCLE_reg[36]_i_1_n_0 ),
        .CO({\N_CYCLE_reg[40]_i_1_n_0 ,\N_CYCLE_reg[40]_i_1_n_1 ,\N_CYCLE_reg[40]_i_1_n_2 ,\N_CYCLE_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[40]_i_1_n_4 ,\N_CYCLE_reg[40]_i_1_n_5 ,\N_CYCLE_reg[40]_i_1_n_6 ,\N_CYCLE_reg[40]_i_1_n_7 }),
        .S({\N_CYCLE[40]_i_2_n_0 ,\N_CYCLE[40]_i_3_n_0 ,\N_CYCLE[40]_i_4_n_0 ,\N_CYCLE[40]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[40]_i_1_n_6 ),
        .Q(data0[9]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[40]_i_1_n_5 ),
        .Q(data0[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[40]_i_1_n_4 ),
        .Q(data0[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[44]_i_1_n_7 ),
        .Q(data0[12]),
        .R(clear));
  CARRY4 \N_CYCLE_reg[44]_i_1 
       (.CI(\N_CYCLE_reg[40]_i_1_n_0 ),
        .CO({\N_CYCLE_reg[44]_i_1_n_0 ,\N_CYCLE_reg[44]_i_1_n_1 ,\N_CYCLE_reg[44]_i_1_n_2 ,\N_CYCLE_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[44]_i_1_n_4 ,\N_CYCLE_reg[44]_i_1_n_5 ,\N_CYCLE_reg[44]_i_1_n_6 ,\N_CYCLE_reg[44]_i_1_n_7 }),
        .S({\N_CYCLE[44]_i_2_n_0 ,\N_CYCLE[44]_i_3_n_0 ,\N_CYCLE[44]_i_4_n_0 ,\N_CYCLE[44]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[44]_i_1_n_6 ),
        .Q(data0[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[44]_i_1_n_5 ),
        .Q(data0[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[44]_i_1_n_4 ),
        .Q(data0[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[48]_i_1_n_7 ),
        .Q(data0[16]),
        .R(clear));
  CARRY4 \N_CYCLE_reg[48]_i_1 
       (.CI(\N_CYCLE_reg[44]_i_1_n_0 ),
        .CO({\N_CYCLE_reg[48]_i_1_n_0 ,\N_CYCLE_reg[48]_i_1_n_1 ,\N_CYCLE_reg[48]_i_1_n_2 ,\N_CYCLE_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[48]_i_1_n_4 ,\N_CYCLE_reg[48]_i_1_n_5 ,\N_CYCLE_reg[48]_i_1_n_6 ,\N_CYCLE_reg[48]_i_1_n_7 }),
        .S({\N_CYCLE[48]_i_2_n_0 ,\N_CYCLE[48]_i_3_n_0 ,\N_CYCLE[48]_i_4_n_0 ,\N_CYCLE[48]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[48]_i_1_n_6 ),
        .Q(data0[17]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[4]_i_1_n_7 ),
        .Q(\N_CYCLE_reg_n_0_[4] ),
        .R(clear));
  CARRY4 \N_CYCLE_reg[4]_i_1 
       (.CI(\N_CYCLE_reg[0]_i_1_n_0 ),
        .CO({\N_CYCLE_reg[4]_i_1_n_0 ,\N_CYCLE_reg[4]_i_1_n_1 ,\N_CYCLE_reg[4]_i_1_n_2 ,\N_CYCLE_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[4]_i_1_n_4 ,\N_CYCLE_reg[4]_i_1_n_5 ,\N_CYCLE_reg[4]_i_1_n_6 ,\N_CYCLE_reg[4]_i_1_n_7 }),
        .S({\N_CYCLE[4]_i_2_n_0 ,\N_CYCLE[4]_i_3_n_0 ,\N_CYCLE[4]_i_4_n_0 ,\N_CYCLE[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[48]_i_1_n_5 ),
        .Q(data0[18]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[48]_i_1_n_4 ),
        .Q(data0[19]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[52]_i_1_n_7 ),
        .Q(data0[20]),
        .R(clear));
  CARRY4 \N_CYCLE_reg[52]_i_1 
       (.CI(\N_CYCLE_reg[48]_i_1_n_0 ),
        .CO({\N_CYCLE_reg[52]_i_1_n_0 ,\N_CYCLE_reg[52]_i_1_n_1 ,\N_CYCLE_reg[52]_i_1_n_2 ,\N_CYCLE_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[52]_i_1_n_4 ,\N_CYCLE_reg[52]_i_1_n_5 ,\N_CYCLE_reg[52]_i_1_n_6 ,\N_CYCLE_reg[52]_i_1_n_7 }),
        .S({\N_CYCLE[52]_i_2_n_0 ,\N_CYCLE[52]_i_3_n_0 ,\N_CYCLE[52]_i_4_n_0 ,\N_CYCLE[52]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[52]_i_1_n_6 ),
        .Q(data0[21]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[52]_i_1_n_5 ),
        .Q(data0[22]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[52]_i_1_n_4 ),
        .Q(data0[23]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[56]_i_1_n_7 ),
        .Q(data0[24]),
        .R(clear));
  CARRY4 \N_CYCLE_reg[56]_i_1 
       (.CI(\N_CYCLE_reg[52]_i_1_n_0 ),
        .CO({\N_CYCLE_reg[56]_i_1_n_0 ,\N_CYCLE_reg[56]_i_1_n_1 ,\N_CYCLE_reg[56]_i_1_n_2 ,\N_CYCLE_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[56]_i_1_n_4 ,\N_CYCLE_reg[56]_i_1_n_5 ,\N_CYCLE_reg[56]_i_1_n_6 ,\N_CYCLE_reg[56]_i_1_n_7 }),
        .S({\N_CYCLE[56]_i_2_n_0 ,\N_CYCLE[56]_i_3_n_0 ,\N_CYCLE[56]_i_4_n_0 ,\N_CYCLE[56]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[56]_i_1_n_6 ),
        .Q(data0[25]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[56]_i_1_n_5 ),
        .Q(data0[26]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[56]_i_1_n_4 ),
        .Q(data0[27]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[4]_i_1_n_6 ),
        .Q(\N_CYCLE_reg_n_0_[5] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[60]_i_1_n_7 ),
        .Q(data0[28]),
        .R(clear));
  CARRY4 \N_CYCLE_reg[60]_i_1 
       (.CI(\N_CYCLE_reg[56]_i_1_n_0 ),
        .CO({\NLW_N_CYCLE_reg[60]_i_1_CO_UNCONNECTED [3],\N_CYCLE_reg[60]_i_1_n_1 ,\N_CYCLE_reg[60]_i_1_n_2 ,\N_CYCLE_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[60]_i_1_n_4 ,\N_CYCLE_reg[60]_i_1_n_5 ,\N_CYCLE_reg[60]_i_1_n_6 ,\N_CYCLE_reg[60]_i_1_n_7 }),
        .S({\N_CYCLE[60]_i_2_n_0 ,\N_CYCLE[60]_i_3_n_0 ,\N_CYCLE[60]_i_4_n_0 ,\N_CYCLE[60]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[60]_i_1_n_6 ),
        .Q(data0[29]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[60]_i_1_n_5 ),
        .Q(data0[30]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[60]_i_1_n_4 ),
        .Q(data0[31]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[4]_i_1_n_5 ),
        .Q(\N_CYCLE_reg_n_0_[6] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[4]_i_1_n_4 ),
        .Q(\N_CYCLE_reg_n_0_[7] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[8]_i_1_n_7 ),
        .Q(\N_CYCLE_reg_n_0_[8] ),
        .R(clear));
  CARRY4 \N_CYCLE_reg[8]_i_1 
       (.CI(\N_CYCLE_reg[4]_i_1_n_0 ),
        .CO({\N_CYCLE_reg[8]_i_1_n_0 ,\N_CYCLE_reg[8]_i_1_n_1 ,\N_CYCLE_reg[8]_i_1_n_2 ,\N_CYCLE_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_CYCLE_reg[8]_i_1_n_4 ,\N_CYCLE_reg[8]_i_1_n_5 ,\N_CYCLE_reg[8]_i_1_n_6 ,\N_CYCLE_reg[8]_i_1_n_7 }),
        .S({\N_CYCLE[8]_i_2_n_0 ,\N_CYCLE[8]_i_3_n_0 ,\N_CYCLE[8]_i_4_n_0 ,\N_CYCLE[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_CYCLE_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\N_CYCLE_reg[8]_i_1_n_6 ),
        .Q(\N_CYCLE_reg_n_0_[9] ),
        .R(clear));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[0]_i_2 
       (.I0(\N_INSTRUC_reg_n_0_[3] ),
        .O(\N_INSTRUC[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[0]_i_3 
       (.I0(\N_INSTRUC_reg_n_0_[2] ),
        .O(\N_INSTRUC[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[0]_i_4 
       (.I0(\N_INSTRUC_reg_n_0_[1] ),
        .O(\N_INSTRUC[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \N_INSTRUC[0]_i_5 
       (.I0(\N_INSTRUC_reg_n_0_[0] ),
        .O(\N_INSTRUC[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[12]_i_2 
       (.I0(\N_INSTRUC_reg_n_0_[15] ),
        .O(\N_INSTRUC[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[12]_i_3 
       (.I0(\N_INSTRUC_reg_n_0_[14] ),
        .O(\N_INSTRUC[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[12]_i_4 
       (.I0(\N_INSTRUC_reg_n_0_[13] ),
        .O(\N_INSTRUC[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[12]_i_5 
       (.I0(\N_INSTRUC_reg_n_0_[12] ),
        .O(\N_INSTRUC[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[16]_i_2 
       (.I0(\N_INSTRUC_reg_n_0_[19] ),
        .O(\N_INSTRUC[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[16]_i_3 
       (.I0(\N_INSTRUC_reg_n_0_[18] ),
        .O(\N_INSTRUC[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[16]_i_4 
       (.I0(\N_INSTRUC_reg_n_0_[17] ),
        .O(\N_INSTRUC[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[16]_i_5 
       (.I0(\N_INSTRUC_reg_n_0_[16] ),
        .O(\N_INSTRUC[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[20]_i_2 
       (.I0(\N_INSTRUC_reg_n_0_[23] ),
        .O(\N_INSTRUC[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[20]_i_3 
       (.I0(\N_INSTRUC_reg_n_0_[22] ),
        .O(\N_INSTRUC[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[20]_i_4 
       (.I0(\N_INSTRUC_reg_n_0_[21] ),
        .O(\N_INSTRUC[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[20]_i_5 
       (.I0(\N_INSTRUC_reg_n_0_[20] ),
        .O(\N_INSTRUC[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[24]_i_2 
       (.I0(\N_INSTRUC_reg_n_0_[27] ),
        .O(\N_INSTRUC[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[24]_i_3 
       (.I0(\N_INSTRUC_reg_n_0_[26] ),
        .O(\N_INSTRUC[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[24]_i_4 
       (.I0(\N_INSTRUC_reg_n_0_[25] ),
        .O(\N_INSTRUC[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[24]_i_5 
       (.I0(\N_INSTRUC_reg_n_0_[24] ),
        .O(\N_INSTRUC[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[28]_i_2 
       (.I0(\N_INSTRUC_reg_n_0_[31] ),
        .O(\N_INSTRUC[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[28]_i_3 
       (.I0(\N_INSTRUC_reg_n_0_[30] ),
        .O(\N_INSTRUC[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[28]_i_4 
       (.I0(\N_INSTRUC_reg_n_0_[29] ),
        .O(\N_INSTRUC[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[28]_i_5 
       (.I0(\N_INSTRUC_reg_n_0_[28] ),
        .O(\N_INSTRUC[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[32]_i_2 
       (.I0(data4[3]),
        .O(\N_INSTRUC[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[32]_i_3 
       (.I0(data4[2]),
        .O(\N_INSTRUC[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[32]_i_4 
       (.I0(data4[1]),
        .O(\N_INSTRUC[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[32]_i_5 
       (.I0(data4[0]),
        .O(\N_INSTRUC[32]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[36]_i_2 
       (.I0(data4[7]),
        .O(\N_INSTRUC[36]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[36]_i_3 
       (.I0(data4[6]),
        .O(\N_INSTRUC[36]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[36]_i_4 
       (.I0(data4[5]),
        .O(\N_INSTRUC[36]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[36]_i_5 
       (.I0(data4[4]),
        .O(\N_INSTRUC[36]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[40]_i_2 
       (.I0(data4[11]),
        .O(\N_INSTRUC[40]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[40]_i_3 
       (.I0(data4[10]),
        .O(\N_INSTRUC[40]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[40]_i_4 
       (.I0(data4[9]),
        .O(\N_INSTRUC[40]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[40]_i_5 
       (.I0(data4[8]),
        .O(\N_INSTRUC[40]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[44]_i_2 
       (.I0(data4[15]),
        .O(\N_INSTRUC[44]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[44]_i_3 
       (.I0(data4[14]),
        .O(\N_INSTRUC[44]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[44]_i_4 
       (.I0(data4[13]),
        .O(\N_INSTRUC[44]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[44]_i_5 
       (.I0(data4[12]),
        .O(\N_INSTRUC[44]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[48]_i_2 
       (.I0(data4[19]),
        .O(\N_INSTRUC[48]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[48]_i_3 
       (.I0(data4[18]),
        .O(\N_INSTRUC[48]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[48]_i_4 
       (.I0(data4[17]),
        .O(\N_INSTRUC[48]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[48]_i_5 
       (.I0(data4[16]),
        .O(\N_INSTRUC[48]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[4]_i_2 
       (.I0(\N_INSTRUC_reg_n_0_[7] ),
        .O(\N_INSTRUC[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[4]_i_3 
       (.I0(\N_INSTRUC_reg_n_0_[6] ),
        .O(\N_INSTRUC[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[4]_i_4 
       (.I0(\N_INSTRUC_reg_n_0_[5] ),
        .O(\N_INSTRUC[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[4]_i_5 
       (.I0(\N_INSTRUC_reg_n_0_[4] ),
        .O(\N_INSTRUC[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[52]_i_2 
       (.I0(data4[23]),
        .O(\N_INSTRUC[52]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[52]_i_3 
       (.I0(data4[22]),
        .O(\N_INSTRUC[52]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[52]_i_4 
       (.I0(data4[21]),
        .O(\N_INSTRUC[52]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[52]_i_5 
       (.I0(data4[20]),
        .O(\N_INSTRUC[52]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[56]_i_2 
       (.I0(data4[27]),
        .O(\N_INSTRUC[56]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[56]_i_3 
       (.I0(data4[26]),
        .O(\N_INSTRUC[56]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[56]_i_4 
       (.I0(data4[25]),
        .O(\N_INSTRUC[56]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[56]_i_5 
       (.I0(data4[24]),
        .O(\N_INSTRUC[56]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[60]_i_2 
       (.I0(data4[31]),
        .O(\N_INSTRUC[60]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[60]_i_3 
       (.I0(data4[30]),
        .O(\N_INSTRUC[60]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[60]_i_4 
       (.I0(data4[29]),
        .O(\N_INSTRUC[60]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[60]_i_5 
       (.I0(data4[28]),
        .O(\N_INSTRUC[60]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[8]_i_2 
       (.I0(\N_INSTRUC_reg_n_0_[11] ),
        .O(\N_INSTRUC[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[8]_i_3 
       (.I0(\N_INSTRUC_reg_n_0_[10] ),
        .O(\N_INSTRUC[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[8]_i_4 
       (.I0(\N_INSTRUC_reg_n_0_[9] ),
        .O(\N_INSTRUC[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \N_INSTRUC[8]_i_5 
       (.I0(\N_INSTRUC_reg_n_0_[8] ),
        .O(\N_INSTRUC[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[0] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[0]_i_1_n_7 ),
        .Q(\N_INSTRUC_reg_n_0_[0] ),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\N_INSTRUC_reg[0]_i_1_n_0 ,\N_INSTRUC_reg[0]_i_1_n_1 ,\N_INSTRUC_reg[0]_i_1_n_2 ,\N_INSTRUC_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\N_INSTRUC_reg[0]_i_1_n_4 ,\N_INSTRUC_reg[0]_i_1_n_5 ,\N_INSTRUC_reg[0]_i_1_n_6 ,\N_INSTRUC_reg[0]_i_1_n_7 }),
        .S({\N_INSTRUC[0]_i_2_n_0 ,\N_INSTRUC[0]_i_3_n_0 ,\N_INSTRUC[0]_i_4_n_0 ,\N_INSTRUC[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[10] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[8]_i_1_n_5 ),
        .Q(\N_INSTRUC_reg_n_0_[10] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[11] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[8]_i_1_n_4 ),
        .Q(\N_INSTRUC_reg_n_0_[11] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[12] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[12]_i_1_n_7 ),
        .Q(\N_INSTRUC_reg_n_0_[12] ),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[12]_i_1 
       (.CI(\N_INSTRUC_reg[8]_i_1_n_0 ),
        .CO({\N_INSTRUC_reg[12]_i_1_n_0 ,\N_INSTRUC_reg[12]_i_1_n_1 ,\N_INSTRUC_reg[12]_i_1_n_2 ,\N_INSTRUC_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[12]_i_1_n_4 ,\N_INSTRUC_reg[12]_i_1_n_5 ,\N_INSTRUC_reg[12]_i_1_n_6 ,\N_INSTRUC_reg[12]_i_1_n_7 }),
        .S({\N_INSTRUC[12]_i_2_n_0 ,\N_INSTRUC[12]_i_3_n_0 ,\N_INSTRUC[12]_i_4_n_0 ,\N_INSTRUC[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[13] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[12]_i_1_n_6 ),
        .Q(\N_INSTRUC_reg_n_0_[13] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[14] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[12]_i_1_n_5 ),
        .Q(\N_INSTRUC_reg_n_0_[14] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[15] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[12]_i_1_n_4 ),
        .Q(\N_INSTRUC_reg_n_0_[15] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[16] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[16]_i_1_n_7 ),
        .Q(\N_INSTRUC_reg_n_0_[16] ),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[16]_i_1 
       (.CI(\N_INSTRUC_reg[12]_i_1_n_0 ),
        .CO({\N_INSTRUC_reg[16]_i_1_n_0 ,\N_INSTRUC_reg[16]_i_1_n_1 ,\N_INSTRUC_reg[16]_i_1_n_2 ,\N_INSTRUC_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[16]_i_1_n_4 ,\N_INSTRUC_reg[16]_i_1_n_5 ,\N_INSTRUC_reg[16]_i_1_n_6 ,\N_INSTRUC_reg[16]_i_1_n_7 }),
        .S({\N_INSTRUC[16]_i_2_n_0 ,\N_INSTRUC[16]_i_3_n_0 ,\N_INSTRUC[16]_i_4_n_0 ,\N_INSTRUC[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[17] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[16]_i_1_n_6 ),
        .Q(\N_INSTRUC_reg_n_0_[17] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[18] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[16]_i_1_n_5 ),
        .Q(\N_INSTRUC_reg_n_0_[18] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[19] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[16]_i_1_n_4 ),
        .Q(\N_INSTRUC_reg_n_0_[19] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[1] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[0]_i_1_n_6 ),
        .Q(\N_INSTRUC_reg_n_0_[1] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[20] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[20]_i_1_n_7 ),
        .Q(\N_INSTRUC_reg_n_0_[20] ),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[20]_i_1 
       (.CI(\N_INSTRUC_reg[16]_i_1_n_0 ),
        .CO({\N_INSTRUC_reg[20]_i_1_n_0 ,\N_INSTRUC_reg[20]_i_1_n_1 ,\N_INSTRUC_reg[20]_i_1_n_2 ,\N_INSTRUC_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[20]_i_1_n_4 ,\N_INSTRUC_reg[20]_i_1_n_5 ,\N_INSTRUC_reg[20]_i_1_n_6 ,\N_INSTRUC_reg[20]_i_1_n_7 }),
        .S({\N_INSTRUC[20]_i_2_n_0 ,\N_INSTRUC[20]_i_3_n_0 ,\N_INSTRUC[20]_i_4_n_0 ,\N_INSTRUC[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[21] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[20]_i_1_n_6 ),
        .Q(\N_INSTRUC_reg_n_0_[21] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[22] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[20]_i_1_n_5 ),
        .Q(\N_INSTRUC_reg_n_0_[22] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[23] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[20]_i_1_n_4 ),
        .Q(\N_INSTRUC_reg_n_0_[23] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[24] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[24]_i_1_n_7 ),
        .Q(\N_INSTRUC_reg_n_0_[24] ),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[24]_i_1 
       (.CI(\N_INSTRUC_reg[20]_i_1_n_0 ),
        .CO({\N_INSTRUC_reg[24]_i_1_n_0 ,\N_INSTRUC_reg[24]_i_1_n_1 ,\N_INSTRUC_reg[24]_i_1_n_2 ,\N_INSTRUC_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[24]_i_1_n_4 ,\N_INSTRUC_reg[24]_i_1_n_5 ,\N_INSTRUC_reg[24]_i_1_n_6 ,\N_INSTRUC_reg[24]_i_1_n_7 }),
        .S({\N_INSTRUC[24]_i_2_n_0 ,\N_INSTRUC[24]_i_3_n_0 ,\N_INSTRUC[24]_i_4_n_0 ,\N_INSTRUC[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[25] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[24]_i_1_n_6 ),
        .Q(\N_INSTRUC_reg_n_0_[25] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[26] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[24]_i_1_n_5 ),
        .Q(\N_INSTRUC_reg_n_0_[26] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[27] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[24]_i_1_n_4 ),
        .Q(\N_INSTRUC_reg_n_0_[27] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[28] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[28]_i_1_n_7 ),
        .Q(\N_INSTRUC_reg_n_0_[28] ),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[28]_i_1 
       (.CI(\N_INSTRUC_reg[24]_i_1_n_0 ),
        .CO({\N_INSTRUC_reg[28]_i_1_n_0 ,\N_INSTRUC_reg[28]_i_1_n_1 ,\N_INSTRUC_reg[28]_i_1_n_2 ,\N_INSTRUC_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[28]_i_1_n_4 ,\N_INSTRUC_reg[28]_i_1_n_5 ,\N_INSTRUC_reg[28]_i_1_n_6 ,\N_INSTRUC_reg[28]_i_1_n_7 }),
        .S({\N_INSTRUC[28]_i_2_n_0 ,\N_INSTRUC[28]_i_3_n_0 ,\N_INSTRUC[28]_i_4_n_0 ,\N_INSTRUC[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[29] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[28]_i_1_n_6 ),
        .Q(\N_INSTRUC_reg_n_0_[29] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[2] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[0]_i_1_n_5 ),
        .Q(\N_INSTRUC_reg_n_0_[2] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[30] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[28]_i_1_n_5 ),
        .Q(\N_INSTRUC_reg_n_0_[30] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[31] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[28]_i_1_n_4 ),
        .Q(\N_INSTRUC_reg_n_0_[31] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[32] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[32]_i_1_n_7 ),
        .Q(data4[0]),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[32]_i_1 
       (.CI(\N_INSTRUC_reg[28]_i_1_n_0 ),
        .CO({\N_INSTRUC_reg[32]_i_1_n_0 ,\N_INSTRUC_reg[32]_i_1_n_1 ,\N_INSTRUC_reg[32]_i_1_n_2 ,\N_INSTRUC_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[32]_i_1_n_4 ,\N_INSTRUC_reg[32]_i_1_n_5 ,\N_INSTRUC_reg[32]_i_1_n_6 ,\N_INSTRUC_reg[32]_i_1_n_7 }),
        .S({\N_INSTRUC[32]_i_2_n_0 ,\N_INSTRUC[32]_i_3_n_0 ,\N_INSTRUC[32]_i_4_n_0 ,\N_INSTRUC[32]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[33] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[32]_i_1_n_6 ),
        .Q(data4[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[34] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[32]_i_1_n_5 ),
        .Q(data4[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[35] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[32]_i_1_n_4 ),
        .Q(data4[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[36] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[36]_i_1_n_7 ),
        .Q(data4[4]),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[36]_i_1 
       (.CI(\N_INSTRUC_reg[32]_i_1_n_0 ),
        .CO({\N_INSTRUC_reg[36]_i_1_n_0 ,\N_INSTRUC_reg[36]_i_1_n_1 ,\N_INSTRUC_reg[36]_i_1_n_2 ,\N_INSTRUC_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[36]_i_1_n_4 ,\N_INSTRUC_reg[36]_i_1_n_5 ,\N_INSTRUC_reg[36]_i_1_n_6 ,\N_INSTRUC_reg[36]_i_1_n_7 }),
        .S({\N_INSTRUC[36]_i_2_n_0 ,\N_INSTRUC[36]_i_3_n_0 ,\N_INSTRUC[36]_i_4_n_0 ,\N_INSTRUC[36]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[37] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[36]_i_1_n_6 ),
        .Q(data4[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[38] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[36]_i_1_n_5 ),
        .Q(data4[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[39] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[36]_i_1_n_4 ),
        .Q(data4[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[3] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[0]_i_1_n_4 ),
        .Q(\N_INSTRUC_reg_n_0_[3] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[40] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[40]_i_1_n_7 ),
        .Q(data4[8]),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[40]_i_1 
       (.CI(\N_INSTRUC_reg[36]_i_1_n_0 ),
        .CO({\N_INSTRUC_reg[40]_i_1_n_0 ,\N_INSTRUC_reg[40]_i_1_n_1 ,\N_INSTRUC_reg[40]_i_1_n_2 ,\N_INSTRUC_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[40]_i_1_n_4 ,\N_INSTRUC_reg[40]_i_1_n_5 ,\N_INSTRUC_reg[40]_i_1_n_6 ,\N_INSTRUC_reg[40]_i_1_n_7 }),
        .S({\N_INSTRUC[40]_i_2_n_0 ,\N_INSTRUC[40]_i_3_n_0 ,\N_INSTRUC[40]_i_4_n_0 ,\N_INSTRUC[40]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[41] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[40]_i_1_n_6 ),
        .Q(data4[9]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[42] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[40]_i_1_n_5 ),
        .Q(data4[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[43] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[40]_i_1_n_4 ),
        .Q(data4[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[44] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[44]_i_1_n_7 ),
        .Q(data4[12]),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[44]_i_1 
       (.CI(\N_INSTRUC_reg[40]_i_1_n_0 ),
        .CO({\N_INSTRUC_reg[44]_i_1_n_0 ,\N_INSTRUC_reg[44]_i_1_n_1 ,\N_INSTRUC_reg[44]_i_1_n_2 ,\N_INSTRUC_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[44]_i_1_n_4 ,\N_INSTRUC_reg[44]_i_1_n_5 ,\N_INSTRUC_reg[44]_i_1_n_6 ,\N_INSTRUC_reg[44]_i_1_n_7 }),
        .S({\N_INSTRUC[44]_i_2_n_0 ,\N_INSTRUC[44]_i_3_n_0 ,\N_INSTRUC[44]_i_4_n_0 ,\N_INSTRUC[44]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[45] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[44]_i_1_n_6 ),
        .Q(data4[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[46] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[44]_i_1_n_5 ),
        .Q(data4[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[47] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[44]_i_1_n_4 ),
        .Q(data4[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[48] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[48]_i_1_n_7 ),
        .Q(data4[16]),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[48]_i_1 
       (.CI(\N_INSTRUC_reg[44]_i_1_n_0 ),
        .CO({\N_INSTRUC_reg[48]_i_1_n_0 ,\N_INSTRUC_reg[48]_i_1_n_1 ,\N_INSTRUC_reg[48]_i_1_n_2 ,\N_INSTRUC_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[48]_i_1_n_4 ,\N_INSTRUC_reg[48]_i_1_n_5 ,\N_INSTRUC_reg[48]_i_1_n_6 ,\N_INSTRUC_reg[48]_i_1_n_7 }),
        .S({\N_INSTRUC[48]_i_2_n_0 ,\N_INSTRUC[48]_i_3_n_0 ,\N_INSTRUC[48]_i_4_n_0 ,\N_INSTRUC[48]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[49] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[48]_i_1_n_6 ),
        .Q(data4[17]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[4] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[4]_i_1_n_7 ),
        .Q(\N_INSTRUC_reg_n_0_[4] ),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[4]_i_1 
       (.CI(\N_INSTRUC_reg[0]_i_1_n_0 ),
        .CO({\N_INSTRUC_reg[4]_i_1_n_0 ,\N_INSTRUC_reg[4]_i_1_n_1 ,\N_INSTRUC_reg[4]_i_1_n_2 ,\N_INSTRUC_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[4]_i_1_n_4 ,\N_INSTRUC_reg[4]_i_1_n_5 ,\N_INSTRUC_reg[4]_i_1_n_6 ,\N_INSTRUC_reg[4]_i_1_n_7 }),
        .S({\N_INSTRUC[4]_i_2_n_0 ,\N_INSTRUC[4]_i_3_n_0 ,\N_INSTRUC[4]_i_4_n_0 ,\N_INSTRUC[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[50] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[48]_i_1_n_5 ),
        .Q(data4[18]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[51] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[48]_i_1_n_4 ),
        .Q(data4[19]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[52] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[52]_i_1_n_7 ),
        .Q(data4[20]),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[52]_i_1 
       (.CI(\N_INSTRUC_reg[48]_i_1_n_0 ),
        .CO({\N_INSTRUC_reg[52]_i_1_n_0 ,\N_INSTRUC_reg[52]_i_1_n_1 ,\N_INSTRUC_reg[52]_i_1_n_2 ,\N_INSTRUC_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[52]_i_1_n_4 ,\N_INSTRUC_reg[52]_i_1_n_5 ,\N_INSTRUC_reg[52]_i_1_n_6 ,\N_INSTRUC_reg[52]_i_1_n_7 }),
        .S({\N_INSTRUC[52]_i_2_n_0 ,\N_INSTRUC[52]_i_3_n_0 ,\N_INSTRUC[52]_i_4_n_0 ,\N_INSTRUC[52]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[53] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[52]_i_1_n_6 ),
        .Q(data4[21]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[54] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[52]_i_1_n_5 ),
        .Q(data4[22]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[55] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[52]_i_1_n_4 ),
        .Q(data4[23]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[56] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[56]_i_1_n_7 ),
        .Q(data4[24]),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[56]_i_1 
       (.CI(\N_INSTRUC_reg[52]_i_1_n_0 ),
        .CO({\N_INSTRUC_reg[56]_i_1_n_0 ,\N_INSTRUC_reg[56]_i_1_n_1 ,\N_INSTRUC_reg[56]_i_1_n_2 ,\N_INSTRUC_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[56]_i_1_n_4 ,\N_INSTRUC_reg[56]_i_1_n_5 ,\N_INSTRUC_reg[56]_i_1_n_6 ,\N_INSTRUC_reg[56]_i_1_n_7 }),
        .S({\N_INSTRUC[56]_i_2_n_0 ,\N_INSTRUC[56]_i_3_n_0 ,\N_INSTRUC[56]_i_4_n_0 ,\N_INSTRUC[56]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[57] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[56]_i_1_n_6 ),
        .Q(data4[25]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[58] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[56]_i_1_n_5 ),
        .Q(data4[26]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[59] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[56]_i_1_n_4 ),
        .Q(data4[27]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[5] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[4]_i_1_n_6 ),
        .Q(\N_INSTRUC_reg_n_0_[5] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[60] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[60]_i_1_n_7 ),
        .Q(data4[28]),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[60]_i_1 
       (.CI(\N_INSTRUC_reg[56]_i_1_n_0 ),
        .CO({\NLW_N_INSTRUC_reg[60]_i_1_CO_UNCONNECTED [3],\N_INSTRUC_reg[60]_i_1_n_1 ,\N_INSTRUC_reg[60]_i_1_n_2 ,\N_INSTRUC_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[60]_i_1_n_4 ,\N_INSTRUC_reg[60]_i_1_n_5 ,\N_INSTRUC_reg[60]_i_1_n_6 ,\N_INSTRUC_reg[60]_i_1_n_7 }),
        .S({\N_INSTRUC[60]_i_2_n_0 ,\N_INSTRUC[60]_i_3_n_0 ,\N_INSTRUC[60]_i_4_n_0 ,\N_INSTRUC[60]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[61] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[60]_i_1_n_6 ),
        .Q(data4[29]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[62] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[60]_i_1_n_5 ),
        .Q(data4[30]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[63] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[60]_i_1_n_4 ),
        .Q(data4[31]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[6] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[4]_i_1_n_5 ),
        .Q(\N_INSTRUC_reg_n_0_[6] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[7] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[4]_i_1_n_4 ),
        .Q(\N_INSTRUC_reg_n_0_[7] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[8] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[8]_i_1_n_7 ),
        .Q(\N_INSTRUC_reg_n_0_[8] ),
        .R(clear));
  CARRY4 \N_INSTRUC_reg[8]_i_1 
       (.CI(\N_INSTRUC_reg[4]_i_1_n_0 ),
        .CO({\N_INSTRUC_reg[8]_i_1_n_0 ,\N_INSTRUC_reg[8]_i_1_n_1 ,\N_INSTRUC_reg[8]_i_1_n_2 ,\N_INSTRUC_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\N_INSTRUC_reg[8]_i_1_n_4 ,\N_INSTRUC_reg[8]_i_1_n_5 ,\N_INSTRUC_reg[8]_i_1_n_6 ,\N_INSTRUC_reg[8]_i_1_n_7 }),
        .S({\N_INSTRUC[8]_i_2_n_0 ,\N_INSTRUC[8]_i_3_n_0 ,\N_INSTRUC[8]_i_4_n_0 ,\N_INSTRUC[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \N_INSTRUC_reg[9] 
       (.C(clk),
        .CE(enable_pc),
        .D(\N_INSTRUC_reg[8]_i_1_n_6 ),
        .Q(\N_INSTRUC_reg_n_0_[9] ),
        .R(clear));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[0]_i_1 
       (.I0(\PC_N2[0]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[3]_i_3_n_7 ),
        .I3(branch),
        .I4(\PC_N2_reg_n_0_[0] ),
        .O(PC_N[0]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[0]_i_2 
       (.I0(\PC_N2_reg[3]_i_4_n_7 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[3]_i_3_n_7 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(\PC_N2_reg_n_0_[0] ),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[10]_i_1 
       (.I0(\PC_N2[10]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[11]_i_3_n_5 ),
        .I3(branch),
        .I4(data1[10]),
        .O(PC_N[10]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[10]_i_2 
       (.I0(\PC_N2_reg[11]_i_4_n_5 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[11]_i_3_n_5 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[10]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[11]_i_1 
       (.I0(\PC_N2[11]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[11]_i_3_n_4 ),
        .I3(branch),
        .I4(data1[11]),
        .O(PC_N[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[11]_i_10 
       (.I0(rs1[10]),
        .I1(imm[10]),
        .O(\PC_N2[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[11]_i_11 
       (.I0(rs1[9]),
        .I1(imm[9]),
        .O(\PC_N2[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[11]_i_12 
       (.I0(rs1[8]),
        .I1(imm[8]),
        .O(\PC_N2[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[11]_i_2 
       (.I0(\PC_N2_reg[11]_i_4_n_4 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[11]_i_3_n_4 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[11]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[11]_i_5 
       (.I0(\^pc [11]),
        .I1(imm[11]),
        .O(\PC_N2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[11]_i_6 
       (.I0(\^pc [10]),
        .I1(imm[10]),
        .O(\PC_N2[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[11]_i_7 
       (.I0(\^pc [9]),
        .I1(imm[9]),
        .O(\PC_N2[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[11]_i_8 
       (.I0(\^pc [8]),
        .I1(imm[8]),
        .O(\PC_N2[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[11]_i_9 
       (.I0(rs1[11]),
        .I1(imm[11]),
        .O(\PC_N2[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[12]_i_1 
       (.I0(\PC_N2[12]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[15]_i_3_n_7 ),
        .I3(branch),
        .I4(data1[12]),
        .O(PC_N[12]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[12]_i_2 
       (.I0(\PC_N2_reg[15]_i_4_n_7 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[15]_i_3_n_7 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[12]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[12]_i_4 
       (.I0(\^pc [12]),
        .O(\PC_N2[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[12]_i_5 
       (.I0(\^pc [11]),
        .O(\PC_N2[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[12]_i_6 
       (.I0(\^pc [10]),
        .O(\PC_N2[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[12]_i_7 
       (.I0(\^pc [9]),
        .O(\PC_N2[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[13]_i_1 
       (.I0(\PC_N2[13]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[15]_i_3_n_6 ),
        .I3(branch),
        .I4(data1[13]),
        .O(PC_N[13]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[13]_i_2 
       (.I0(\PC_N2_reg[15]_i_4_n_6 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[15]_i_3_n_6 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[13]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[14]_i_1 
       (.I0(\PC_N2[14]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[15]_i_3_n_5 ),
        .I3(branch),
        .I4(data1[14]),
        .O(PC_N[14]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[14]_i_2 
       (.I0(\PC_N2_reg[15]_i_4_n_5 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[15]_i_3_n_5 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[14]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[15]_i_1 
       (.I0(\PC_N2[15]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[15]_i_3_n_4 ),
        .I3(branch),
        .I4(data1[15]),
        .O(PC_N[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[15]_i_10 
       (.I0(rs1[14]),
        .I1(imm[14]),
        .O(\PC_N2[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[15]_i_11 
       (.I0(rs1[13]),
        .I1(imm[13]),
        .O(\PC_N2[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[15]_i_12 
       (.I0(rs1[12]),
        .I1(imm[12]),
        .O(\PC_N2[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[15]_i_2 
       (.I0(\PC_N2_reg[15]_i_4_n_4 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[15]_i_3_n_4 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[15]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[15]_i_5 
       (.I0(\^pc [15]),
        .I1(imm[15]),
        .O(\PC_N2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[15]_i_6 
       (.I0(\^pc [14]),
        .I1(imm[14]),
        .O(\PC_N2[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[15]_i_7 
       (.I0(\^pc [13]),
        .I1(imm[13]),
        .O(\PC_N2[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[15]_i_8 
       (.I0(\^pc [12]),
        .I1(imm[12]),
        .O(\PC_N2[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[15]_i_9 
       (.I0(rs1[15]),
        .I1(imm[15]),
        .O(\PC_N2[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[16]_i_1 
       (.I0(\PC_N2[16]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[19]_i_3_n_7 ),
        .I3(branch),
        .I4(data1[16]),
        .O(PC_N[16]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[16]_i_2 
       (.I0(\PC_N2_reg[19]_i_4_n_7 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[19]_i_3_n_7 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[16]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[16]_i_4 
       (.I0(\^pc [16]),
        .O(\PC_N2[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[16]_i_5 
       (.I0(\^pc [15]),
        .O(\PC_N2[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[16]_i_6 
       (.I0(\^pc [14]),
        .O(\PC_N2[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[16]_i_7 
       (.I0(\^pc [13]),
        .O(\PC_N2[16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[17]_i_1 
       (.I0(\PC_N2[17]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[19]_i_3_n_6 ),
        .I3(branch),
        .I4(data1[17]),
        .O(PC_N[17]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[17]_i_2 
       (.I0(\PC_N2_reg[19]_i_4_n_6 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[19]_i_3_n_6 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[17]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[18]_i_1 
       (.I0(\PC_N2[18]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[19]_i_3_n_5 ),
        .I3(branch),
        .I4(data1[18]),
        .O(PC_N[18]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[18]_i_2 
       (.I0(\PC_N2_reg[19]_i_4_n_5 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[19]_i_3_n_5 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[18]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[19]_i_1 
       (.I0(\PC_N2[19]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[19]_i_3_n_4 ),
        .I3(branch),
        .I4(data1[19]),
        .O(PC_N[19]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[19]_i_10 
       (.I0(rs1[18]),
        .I1(imm[18]),
        .O(\PC_N2[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[19]_i_11 
       (.I0(rs1[17]),
        .I1(imm[17]),
        .O(\PC_N2[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[19]_i_12 
       (.I0(rs1[16]),
        .I1(imm[16]),
        .O(\PC_N2[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[19]_i_2 
       (.I0(\PC_N2_reg[19]_i_4_n_4 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[19]_i_3_n_4 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[19]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[19]_i_5 
       (.I0(\^pc [19]),
        .I1(imm[19]),
        .O(\PC_N2[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[19]_i_6 
       (.I0(\^pc [18]),
        .I1(imm[18]),
        .O(\PC_N2[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[19]_i_7 
       (.I0(\^pc [17]),
        .I1(imm[17]),
        .O(\PC_N2[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[19]_i_8 
       (.I0(\^pc [16]),
        .I1(imm[16]),
        .O(\PC_N2[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[19]_i_9 
       (.I0(rs1[19]),
        .I1(imm[19]),
        .O(\PC_N2[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[1]_i_1 
       (.I0(\PC_N2[1]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[3]_i_3_n_6 ),
        .I3(branch),
        .I4(data1[1]),
        .O(PC_N[1]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[1]_i_2 
       (.I0(\PC_N2_reg[3]_i_4_n_6 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[3]_i_3_n_6 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[1]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[20]_i_1 
       (.I0(\PC_N2[20]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[23]_i_3_n_7 ),
        .I3(branch),
        .I4(data1[20]),
        .O(PC_N[20]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[20]_i_2 
       (.I0(\PC_N2_reg[23]_i_4_n_7 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[23]_i_3_n_7 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[20]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[20]_i_4 
       (.I0(\^pc [20]),
        .O(\PC_N2[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[20]_i_5 
       (.I0(\^pc [19]),
        .O(\PC_N2[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[20]_i_6 
       (.I0(\^pc [18]),
        .O(\PC_N2[20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[20]_i_7 
       (.I0(\^pc [17]),
        .O(\PC_N2[20]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[21]_i_1 
       (.I0(\PC_N2[21]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[23]_i_3_n_6 ),
        .I3(branch),
        .I4(data1[21]),
        .O(PC_N[21]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[21]_i_2 
       (.I0(\PC_N2_reg[23]_i_4_n_6 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[23]_i_3_n_6 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[21]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[22]_i_1 
       (.I0(\PC_N2[22]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[23]_i_3_n_5 ),
        .I3(branch),
        .I4(data1[22]),
        .O(PC_N[22]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[22]_i_2 
       (.I0(\PC_N2_reg[23]_i_4_n_5 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[23]_i_3_n_5 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[22]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[23]_i_1 
       (.I0(\PC_N2[23]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[23]_i_3_n_4 ),
        .I3(branch),
        .I4(data1[23]),
        .O(PC_N[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[23]_i_10 
       (.I0(rs1[22]),
        .I1(imm[22]),
        .O(\PC_N2[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[23]_i_11 
       (.I0(rs1[21]),
        .I1(imm[21]),
        .O(\PC_N2[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[23]_i_12 
       (.I0(rs1[20]),
        .I1(imm[20]),
        .O(\PC_N2[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[23]_i_2 
       (.I0(\PC_N2_reg[23]_i_4_n_4 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[23]_i_3_n_4 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[23]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[23]_i_5 
       (.I0(\^pc [23]),
        .I1(imm[23]),
        .O(\PC_N2[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[23]_i_6 
       (.I0(\^pc [22]),
        .I1(imm[22]),
        .O(\PC_N2[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[23]_i_7 
       (.I0(\^pc [21]),
        .I1(imm[21]),
        .O(\PC_N2[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[23]_i_8 
       (.I0(\^pc [20]),
        .I1(imm[20]),
        .O(\PC_N2[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[23]_i_9 
       (.I0(rs1[23]),
        .I1(imm[23]),
        .O(\PC_N2[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[24]_i_1 
       (.I0(\PC_N2[24]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[27]_i_3_n_7 ),
        .I3(branch),
        .I4(data1[24]),
        .O(PC_N[24]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[24]_i_2 
       (.I0(\PC_N2_reg[27]_i_4_n_7 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[27]_i_3_n_7 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[24]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[24]_i_4 
       (.I0(\^pc [24]),
        .O(\PC_N2[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[24]_i_5 
       (.I0(\^pc [23]),
        .O(\PC_N2[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[24]_i_6 
       (.I0(\^pc [22]),
        .O(\PC_N2[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[24]_i_7 
       (.I0(\^pc [21]),
        .O(\PC_N2[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[25]_i_1 
       (.I0(\PC_N2[25]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[27]_i_3_n_6 ),
        .I3(branch),
        .I4(data1[25]),
        .O(PC_N[25]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[25]_i_2 
       (.I0(\PC_N2_reg[27]_i_4_n_6 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[27]_i_3_n_6 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[25]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[26]_i_1 
       (.I0(\PC_N2[26]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[27]_i_3_n_5 ),
        .I3(branch),
        .I4(data1[26]),
        .O(PC_N[26]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[26]_i_2 
       (.I0(\PC_N2_reg[27]_i_4_n_5 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[27]_i_3_n_5 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[26]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[27]_i_1 
       (.I0(\PC_N2[27]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[27]_i_3_n_4 ),
        .I3(branch),
        .I4(data1[27]),
        .O(PC_N[27]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[27]_i_10 
       (.I0(rs1[26]),
        .I1(imm[26]),
        .O(\PC_N2[27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[27]_i_11 
       (.I0(rs1[25]),
        .I1(imm[25]),
        .O(\PC_N2[27]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[27]_i_12 
       (.I0(rs1[24]),
        .I1(imm[24]),
        .O(\PC_N2[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[27]_i_2 
       (.I0(\PC_N2_reg[27]_i_4_n_4 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[27]_i_3_n_4 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[27]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[27]_i_5 
       (.I0(\^pc [27]),
        .I1(imm[27]),
        .O(\PC_N2[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[27]_i_6 
       (.I0(\^pc [26]),
        .I1(imm[26]),
        .O(\PC_N2[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[27]_i_7 
       (.I0(\^pc [25]),
        .I1(imm[25]),
        .O(\PC_N2[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[27]_i_8 
       (.I0(\^pc [24]),
        .I1(imm[24]),
        .O(\PC_N2[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[27]_i_9 
       (.I0(rs1[27]),
        .I1(imm[27]),
        .O(\PC_N2[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[28]_i_1 
       (.I0(\PC_N2[28]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[31]_i_5_n_7 ),
        .I3(branch),
        .I4(data1[28]),
        .O(PC_N[28]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[28]_i_2 
       (.I0(\PC_N2_reg[31]_i_7_n_7 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[31]_i_5_n_7 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[28]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[28]_i_4 
       (.I0(\^pc [28]),
        .O(\PC_N2[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[28]_i_5 
       (.I0(\^pc [27]),
        .O(\PC_N2[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[28]_i_6 
       (.I0(\^pc [26]),
        .O(\PC_N2[28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[28]_i_7 
       (.I0(\^pc [25]),
        .O(\PC_N2[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[29]_i_1 
       (.I0(\PC_N2[29]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[31]_i_5_n_6 ),
        .I3(branch),
        .I4(data1[29]),
        .O(PC_N[29]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[29]_i_2 
       (.I0(\PC_N2_reg[31]_i_7_n_6 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[31]_i_5_n_6 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[29]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[2]_i_1 
       (.I0(\PC_N2[2]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[3]_i_3_n_5 ),
        .I3(branch),
        .I4(data1[2]),
        .O(PC_N[2]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[2]_i_2 
       (.I0(\PC_N2_reg[3]_i_4_n_5 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[3]_i_3_n_5 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[2]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[30]_i_1 
       (.I0(\PC_N2[30]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[31]_i_5_n_5 ),
        .I3(branch),
        .I4(data1[30]),
        .O(PC_N[30]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[30]_i_2 
       (.I0(\PC_N2_reg[31]_i_7_n_5 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[31]_i_5_n_5 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[30]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[30]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PC_N2[31]_i_1 
       (.I0(rst),
        .O(clear));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[31]_i_10 
       (.I0(imm[31]),
        .I1(\^pc [31]),
        .O(\PC_N2[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[31]_i_11 
       (.I0(\^pc [30]),
        .I1(imm[30]),
        .O(\PC_N2[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[31]_i_12 
       (.I0(\^pc [29]),
        .I1(imm[29]),
        .O(\PC_N2[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[31]_i_13 
       (.I0(\^pc [28]),
        .I1(imm[28]),
        .O(\PC_N2[31]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[31]_i_14 
       (.I0(\^pc [31]),
        .O(\PC_N2[31]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[31]_i_15 
       (.I0(\^pc [30]),
        .O(\PC_N2[31]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[31]_i_16 
       (.I0(\^pc [29]),
        .O(\PC_N2[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[31]_i_17 
       (.I0(imm[31]),
        .I1(rs1[31]),
        .O(\PC_N2[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[31]_i_18 
       (.I0(rs1[30]),
        .I1(imm[30]),
        .O(\PC_N2[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[31]_i_19 
       (.I0(rs1[29]),
        .I1(imm[29]),
        .O(\PC_N2[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[31]_i_2 
       (.I0(\PC_N2[31]_i_3_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[31]_i_5_n_4 ),
        .I3(branch),
        .I4(data1[31]),
        .O(PC_N[31]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[31]_i_20 
       (.I0(rs1[28]),
        .I1(imm[28]),
        .O(\PC_N2[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \PC_N2[31]_i_21 
       (.I0(opcode[8]),
        .I1(opcode[2]),
        .I2(opcode[9]),
        .I3(opcode[1]),
        .O(\PC_N2[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \PC_N2[31]_i_22 
       (.I0(opcode[10]),
        .I1(opcode[11]),
        .O(\PC_N2[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \PC_N2[31]_i_23 
       (.I0(opcode[7]),
        .I1(opcode[4]),
        .I2(opcode[3]),
        .I3(opcode[1]),
        .O(\PC_N2[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[31]_i_3 
       (.I0(\PC_N2_reg[31]_i_7_n_4 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[31]_i_5_n_4 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[31]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \PC_N2[31]_i_4 
       (.I0(opcode[2]),
        .I1(opcode[3]),
        .I2(opcode[6]),
        .I3(opcode[1]),
        .I4(opcode[4]),
        .I5(opcode[5]),
        .O(\PC_N2[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    \PC_N2[31]_i_8 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(opcode[2]),
        .I2(opcode[1]),
        .I3(opcode[5]),
        .I4(opcode[4]),
        .I5(opcode[6]),
        .O(\PC_N2[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \PC_N2[31]_i_9 
       (.I0(\PC_N2[31]_i_21_n_0 ),
        .I1(opcode[5]),
        .I2(opcode[6]),
        .I3(\PC_N2[31]_i_22_n_0 ),
        .I4(\PC_N2[31]_i_23_n_0 ),
        .I5(\PC_N2[31]_i_4_n_0 ),
        .O(\PC_N2[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[3]_i_1 
       (.I0(\PC_N2[3]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[3]_i_3_n_4 ),
        .I3(branch),
        .I4(data1[3]),
        .O(PC_N[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[3]_i_10 
       (.I0(rs1[2]),
        .I1(imm[2]),
        .O(\PC_N2[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[3]_i_11 
       (.I0(rs1[1]),
        .I1(imm[1]),
        .O(\PC_N2[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[3]_i_12 
       (.I0(rs1[0]),
        .I1(imm[0]),
        .O(\PC_N2[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[3]_i_2 
       (.I0(\PC_N2_reg[3]_i_4_n_4 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[3]_i_3_n_4 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[3]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[3]_i_5 
       (.I0(\^pc [3]),
        .I1(imm[3]),
        .O(\PC_N2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[3]_i_6 
       (.I0(\^pc [2]),
        .I1(imm[2]),
        .O(\PC_N2[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[3]_i_7 
       (.I0(\PC_N2_reg_n_0_[1] ),
        .I1(imm[1]),
        .O(\PC_N2[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[3]_i_8 
       (.I0(\PC_N2_reg_n_0_[0] ),
        .I1(imm[0]),
        .O(\PC_N2[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[3]_i_9 
       (.I0(rs1[3]),
        .I1(imm[3]),
        .O(\PC_N2[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[4]_i_1 
       (.I0(\PC_N2[4]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[7]_i_3_n_7 ),
        .I3(branch),
        .I4(data1[4]),
        .O(PC_N[4]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[4]_i_2 
       (.I0(\PC_N2_reg[7]_i_4_n_7 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[7]_i_3_n_7 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[4]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[4]_i_4 
       (.I0(\^pc [4]),
        .O(\PC_N2[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[4]_i_5 
       (.I0(\^pc [3]),
        .O(\PC_N2[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PC_N2[4]_i_6 
       (.I0(\^pc [2]),
        .O(\PC_N2[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[4]_i_7 
       (.I0(\PC_N2_reg_n_0_[1] ),
        .O(\PC_N2[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[5]_i_1 
       (.I0(\PC_N2[5]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[7]_i_3_n_6 ),
        .I3(branch),
        .I4(data1[5]),
        .O(PC_N[5]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[5]_i_2 
       (.I0(\PC_N2_reg[7]_i_4_n_6 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[7]_i_3_n_6 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[5]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[6]_i_1 
       (.I0(\PC_N2[6]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[7]_i_3_n_5 ),
        .I3(branch),
        .I4(data1[6]),
        .O(PC_N[6]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[6]_i_2 
       (.I0(\PC_N2_reg[7]_i_4_n_5 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[7]_i_3_n_5 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[6]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[7]_i_1 
       (.I0(\PC_N2[7]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[7]_i_3_n_4 ),
        .I3(branch),
        .I4(data1[7]),
        .O(PC_N[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[7]_i_10 
       (.I0(rs1[6]),
        .I1(imm[6]),
        .O(\PC_N2[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[7]_i_11 
       (.I0(rs1[5]),
        .I1(imm[5]),
        .O(\PC_N2[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[7]_i_12 
       (.I0(rs1[4]),
        .I1(imm[4]),
        .O(\PC_N2[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[7]_i_2 
       (.I0(\PC_N2_reg[7]_i_4_n_4 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[7]_i_3_n_4 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[7]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[7]_i_5 
       (.I0(\^pc [7]),
        .I1(imm[7]),
        .O(\PC_N2[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[7]_i_6 
       (.I0(\^pc [6]),
        .I1(imm[6]),
        .O(\PC_N2[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[7]_i_7 
       (.I0(\^pc [5]),
        .I1(imm[5]),
        .O(\PC_N2[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[7]_i_8 
       (.I0(\^pc [4]),
        .I1(imm[4]),
        .O(\PC_N2[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_N2[7]_i_9 
       (.I0(rs1[7]),
        .I1(imm[7]),
        .O(\PC_N2[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[8]_i_1 
       (.I0(\PC_N2[8]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[11]_i_3_n_7 ),
        .I3(branch),
        .I4(data1[8]),
        .O(PC_N[8]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[8]_i_2 
       (.I0(\PC_N2_reg[11]_i_4_n_7 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[11]_i_3_n_7 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[8]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[8]_i_4 
       (.I0(\^pc [8]),
        .O(\PC_N2[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[8]_i_5 
       (.I0(\^pc [7]),
        .O(\PC_N2[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[8]_i_6 
       (.I0(\^pc [6]),
        .O(\PC_N2[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \PC_N2[8]_i_7 
       (.I0(\^pc [5]),
        .O(\PC_N2[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \PC_N2[9]_i_1 
       (.I0(\PC_N2[9]_i_2_n_0 ),
        .I1(\PC_N2[31]_i_4_n_0 ),
        .I2(\PC_N2_reg[11]_i_3_n_6 ),
        .I3(branch),
        .I4(data1[9]),
        .O(PC_N[9]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC_N2[9]_i_2 
       (.I0(\PC_N2_reg[11]_i_4_n_6 ),
        .I1(opcode[3]),
        .I2(\PC_N2_reg[11]_i_3_n_6 ),
        .I3(\PC_N2[31]_i_8_n_0 ),
        .I4(data1[9]),
        .I5(\PC_N2[31]_i_9_n_0 ),
        .O(\PC_N2[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[0] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[0]),
        .Q(\PC_N2_reg_n_0_[0] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[10] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[10]),
        .Q(\^pc [10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[11] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[11]),
        .Q(\^pc [11]),
        .R(clear));
  CARRY4 \PC_N2_reg[11]_i_3 
       (.CI(\PC_N2_reg[7]_i_3_n_0 ),
        .CO({\PC_N2_reg[11]_i_3_n_0 ,\PC_N2_reg[11]_i_3_n_1 ,\PC_N2_reg[11]_i_3_n_2 ,\PC_N2_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\^pc [11:8]),
        .O({\PC_N2_reg[11]_i_3_n_4 ,\PC_N2_reg[11]_i_3_n_5 ,\PC_N2_reg[11]_i_3_n_6 ,\PC_N2_reg[11]_i_3_n_7 }),
        .S({\PC_N2[11]_i_5_n_0 ,\PC_N2[11]_i_6_n_0 ,\PC_N2[11]_i_7_n_0 ,\PC_N2[11]_i_8_n_0 }));
  CARRY4 \PC_N2_reg[11]_i_4 
       (.CI(\PC_N2_reg[7]_i_4_n_0 ),
        .CO({\PC_N2_reg[11]_i_4_n_0 ,\PC_N2_reg[11]_i_4_n_1 ,\PC_N2_reg[11]_i_4_n_2 ,\PC_N2_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[11:8]),
        .O({\PC_N2_reg[11]_i_4_n_4 ,\PC_N2_reg[11]_i_4_n_5 ,\PC_N2_reg[11]_i_4_n_6 ,\PC_N2_reg[11]_i_4_n_7 }),
        .S({\PC_N2[11]_i_9_n_0 ,\PC_N2[11]_i_10_n_0 ,\PC_N2[11]_i_11_n_0 ,\PC_N2[11]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[12] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[12]),
        .Q(\^pc [12]),
        .R(clear));
  CARRY4 \PC_N2_reg[12]_i_3 
       (.CI(\PC_N2_reg[8]_i_3_n_0 ),
        .CO({\PC_N2_reg[12]_i_3_n_0 ,\PC_N2_reg[12]_i_3_n_1 ,\PC_N2_reg[12]_i_3_n_2 ,\PC_N2_reg[12]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[12:9]),
        .S({\PC_N2[12]_i_4_n_0 ,\PC_N2[12]_i_5_n_0 ,\PC_N2[12]_i_6_n_0 ,\PC_N2[12]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[13] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[13]),
        .Q(\^pc [13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[14] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[14]),
        .Q(\^pc [14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[15] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[15]),
        .Q(\^pc [15]),
        .R(clear));
  CARRY4 \PC_N2_reg[15]_i_3 
       (.CI(\PC_N2_reg[11]_i_3_n_0 ),
        .CO({\PC_N2_reg[15]_i_3_n_0 ,\PC_N2_reg[15]_i_3_n_1 ,\PC_N2_reg[15]_i_3_n_2 ,\PC_N2_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\^pc [15:12]),
        .O({\PC_N2_reg[15]_i_3_n_4 ,\PC_N2_reg[15]_i_3_n_5 ,\PC_N2_reg[15]_i_3_n_6 ,\PC_N2_reg[15]_i_3_n_7 }),
        .S({\PC_N2[15]_i_5_n_0 ,\PC_N2[15]_i_6_n_0 ,\PC_N2[15]_i_7_n_0 ,\PC_N2[15]_i_8_n_0 }));
  CARRY4 \PC_N2_reg[15]_i_4 
       (.CI(\PC_N2_reg[11]_i_4_n_0 ),
        .CO({\PC_N2_reg[15]_i_4_n_0 ,\PC_N2_reg[15]_i_4_n_1 ,\PC_N2_reg[15]_i_4_n_2 ,\PC_N2_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[15:12]),
        .O({\PC_N2_reg[15]_i_4_n_4 ,\PC_N2_reg[15]_i_4_n_5 ,\PC_N2_reg[15]_i_4_n_6 ,\PC_N2_reg[15]_i_4_n_7 }),
        .S({\PC_N2[15]_i_9_n_0 ,\PC_N2[15]_i_10_n_0 ,\PC_N2[15]_i_11_n_0 ,\PC_N2[15]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[16] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[16]),
        .Q(\^pc [16]),
        .R(clear));
  CARRY4 \PC_N2_reg[16]_i_3 
       (.CI(\PC_N2_reg[12]_i_3_n_0 ),
        .CO({\PC_N2_reg[16]_i_3_n_0 ,\PC_N2_reg[16]_i_3_n_1 ,\PC_N2_reg[16]_i_3_n_2 ,\PC_N2_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S({\PC_N2[16]_i_4_n_0 ,\PC_N2[16]_i_5_n_0 ,\PC_N2[16]_i_6_n_0 ,\PC_N2[16]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[17] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[17]),
        .Q(\^pc [17]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[18] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[18]),
        .Q(\^pc [18]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[19] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[19]),
        .Q(\^pc [19]),
        .R(clear));
  CARRY4 \PC_N2_reg[19]_i_3 
       (.CI(\PC_N2_reg[15]_i_3_n_0 ),
        .CO({\PC_N2_reg[19]_i_3_n_0 ,\PC_N2_reg[19]_i_3_n_1 ,\PC_N2_reg[19]_i_3_n_2 ,\PC_N2_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\^pc [19:16]),
        .O({\PC_N2_reg[19]_i_3_n_4 ,\PC_N2_reg[19]_i_3_n_5 ,\PC_N2_reg[19]_i_3_n_6 ,\PC_N2_reg[19]_i_3_n_7 }),
        .S({\PC_N2[19]_i_5_n_0 ,\PC_N2[19]_i_6_n_0 ,\PC_N2[19]_i_7_n_0 ,\PC_N2[19]_i_8_n_0 }));
  CARRY4 \PC_N2_reg[19]_i_4 
       (.CI(\PC_N2_reg[15]_i_4_n_0 ),
        .CO({\PC_N2_reg[19]_i_4_n_0 ,\PC_N2_reg[19]_i_4_n_1 ,\PC_N2_reg[19]_i_4_n_2 ,\PC_N2_reg[19]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[19:16]),
        .O({\PC_N2_reg[19]_i_4_n_4 ,\PC_N2_reg[19]_i_4_n_5 ,\PC_N2_reg[19]_i_4_n_6 ,\PC_N2_reg[19]_i_4_n_7 }),
        .S({\PC_N2[19]_i_9_n_0 ,\PC_N2[19]_i_10_n_0 ,\PC_N2[19]_i_11_n_0 ,\PC_N2[19]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[1] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[1]),
        .Q(\PC_N2_reg_n_0_[1] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[20] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[20]),
        .Q(\^pc [20]),
        .R(clear));
  CARRY4 \PC_N2_reg[20]_i_3 
       (.CI(\PC_N2_reg[16]_i_3_n_0 ),
        .CO({\PC_N2_reg[20]_i_3_n_0 ,\PC_N2_reg[20]_i_3_n_1 ,\PC_N2_reg[20]_i_3_n_2 ,\PC_N2_reg[20]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S({\PC_N2[20]_i_4_n_0 ,\PC_N2[20]_i_5_n_0 ,\PC_N2[20]_i_6_n_0 ,\PC_N2[20]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[21] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[21]),
        .Q(\^pc [21]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[22] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[22]),
        .Q(\^pc [22]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[23] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[23]),
        .Q(\^pc [23]),
        .R(clear));
  CARRY4 \PC_N2_reg[23]_i_3 
       (.CI(\PC_N2_reg[19]_i_3_n_0 ),
        .CO({\PC_N2_reg[23]_i_3_n_0 ,\PC_N2_reg[23]_i_3_n_1 ,\PC_N2_reg[23]_i_3_n_2 ,\PC_N2_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\^pc [23:20]),
        .O({\PC_N2_reg[23]_i_3_n_4 ,\PC_N2_reg[23]_i_3_n_5 ,\PC_N2_reg[23]_i_3_n_6 ,\PC_N2_reg[23]_i_3_n_7 }),
        .S({\PC_N2[23]_i_5_n_0 ,\PC_N2[23]_i_6_n_0 ,\PC_N2[23]_i_7_n_0 ,\PC_N2[23]_i_8_n_0 }));
  CARRY4 \PC_N2_reg[23]_i_4 
       (.CI(\PC_N2_reg[19]_i_4_n_0 ),
        .CO({\PC_N2_reg[23]_i_4_n_0 ,\PC_N2_reg[23]_i_4_n_1 ,\PC_N2_reg[23]_i_4_n_2 ,\PC_N2_reg[23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[23:20]),
        .O({\PC_N2_reg[23]_i_4_n_4 ,\PC_N2_reg[23]_i_4_n_5 ,\PC_N2_reg[23]_i_4_n_6 ,\PC_N2_reg[23]_i_4_n_7 }),
        .S({\PC_N2[23]_i_9_n_0 ,\PC_N2[23]_i_10_n_0 ,\PC_N2[23]_i_11_n_0 ,\PC_N2[23]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[24] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[24]),
        .Q(\^pc [24]),
        .R(clear));
  CARRY4 \PC_N2_reg[24]_i_3 
       (.CI(\PC_N2_reg[20]_i_3_n_0 ),
        .CO({\PC_N2_reg[24]_i_3_n_0 ,\PC_N2_reg[24]_i_3_n_1 ,\PC_N2_reg[24]_i_3_n_2 ,\PC_N2_reg[24]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S({\PC_N2[24]_i_4_n_0 ,\PC_N2[24]_i_5_n_0 ,\PC_N2[24]_i_6_n_0 ,\PC_N2[24]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[25] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[25]),
        .Q(\^pc [25]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[26] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[26]),
        .Q(\^pc [26]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[27] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[27]),
        .Q(\^pc [27]),
        .R(clear));
  CARRY4 \PC_N2_reg[27]_i_3 
       (.CI(\PC_N2_reg[23]_i_3_n_0 ),
        .CO({\PC_N2_reg[27]_i_3_n_0 ,\PC_N2_reg[27]_i_3_n_1 ,\PC_N2_reg[27]_i_3_n_2 ,\PC_N2_reg[27]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\^pc [27:24]),
        .O({\PC_N2_reg[27]_i_3_n_4 ,\PC_N2_reg[27]_i_3_n_5 ,\PC_N2_reg[27]_i_3_n_6 ,\PC_N2_reg[27]_i_3_n_7 }),
        .S({\PC_N2[27]_i_5_n_0 ,\PC_N2[27]_i_6_n_0 ,\PC_N2[27]_i_7_n_0 ,\PC_N2[27]_i_8_n_0 }));
  CARRY4 \PC_N2_reg[27]_i_4 
       (.CI(\PC_N2_reg[23]_i_4_n_0 ),
        .CO({\PC_N2_reg[27]_i_4_n_0 ,\PC_N2_reg[27]_i_4_n_1 ,\PC_N2_reg[27]_i_4_n_2 ,\PC_N2_reg[27]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[27:24]),
        .O({\PC_N2_reg[27]_i_4_n_4 ,\PC_N2_reg[27]_i_4_n_5 ,\PC_N2_reg[27]_i_4_n_6 ,\PC_N2_reg[27]_i_4_n_7 }),
        .S({\PC_N2[27]_i_9_n_0 ,\PC_N2[27]_i_10_n_0 ,\PC_N2[27]_i_11_n_0 ,\PC_N2[27]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[28] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[28]),
        .Q(\^pc [28]),
        .R(clear));
  CARRY4 \PC_N2_reg[28]_i_3 
       (.CI(\PC_N2_reg[24]_i_3_n_0 ),
        .CO({\PC_N2_reg[28]_i_3_n_0 ,\PC_N2_reg[28]_i_3_n_1 ,\PC_N2_reg[28]_i_3_n_2 ,\PC_N2_reg[28]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S({\PC_N2[28]_i_4_n_0 ,\PC_N2[28]_i_5_n_0 ,\PC_N2[28]_i_6_n_0 ,\PC_N2[28]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[29] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[29]),
        .Q(\^pc [29]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[2] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[2]),
        .Q(\^pc [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[30] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[30]),
        .Q(\^pc [30]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[31] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[31]),
        .Q(\^pc [31]),
        .R(clear));
  CARRY4 \PC_N2_reg[31]_i_5 
       (.CI(\PC_N2_reg[27]_i_3_n_0 ),
        .CO({\NLW_PC_N2_reg[31]_i_5_CO_UNCONNECTED [3],\PC_N2_reg[31]_i_5_n_1 ,\PC_N2_reg[31]_i_5_n_2 ,\PC_N2_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\^pc [30:28]}),
        .O({\PC_N2_reg[31]_i_5_n_4 ,\PC_N2_reg[31]_i_5_n_5 ,\PC_N2_reg[31]_i_5_n_6 ,\PC_N2_reg[31]_i_5_n_7 }),
        .S({\PC_N2[31]_i_10_n_0 ,\PC_N2[31]_i_11_n_0 ,\PC_N2[31]_i_12_n_0 ,\PC_N2[31]_i_13_n_0 }));
  CARRY4 \PC_N2_reg[31]_i_6 
       (.CI(\PC_N2_reg[28]_i_3_n_0 ),
        .CO({\NLW_PC_N2_reg[31]_i_6_CO_UNCONNECTED [3:2],\PC_N2_reg[31]_i_6_n_2 ,\PC_N2_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_PC_N2_reg[31]_i_6_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,\PC_N2[31]_i_14_n_0 ,\PC_N2[31]_i_15_n_0 ,\PC_N2[31]_i_16_n_0 }));
  CARRY4 \PC_N2_reg[31]_i_7 
       (.CI(\PC_N2_reg[27]_i_4_n_0 ),
        .CO({\NLW_PC_N2_reg[31]_i_7_CO_UNCONNECTED [3],\PC_N2_reg[31]_i_7_n_1 ,\PC_N2_reg[31]_i_7_n_2 ,\PC_N2_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,rs1[30:28]}),
        .O({\PC_N2_reg[31]_i_7_n_4 ,\PC_N2_reg[31]_i_7_n_5 ,\PC_N2_reg[31]_i_7_n_6 ,\PC_N2_reg[31]_i_7_n_7 }),
        .S({\PC_N2[31]_i_17_n_0 ,\PC_N2[31]_i_18_n_0 ,\PC_N2[31]_i_19_n_0 ,\PC_N2[31]_i_20_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[3] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[3]),
        .Q(\^pc [3]),
        .R(clear));
  CARRY4 \PC_N2_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\PC_N2_reg[3]_i_3_n_0 ,\PC_N2_reg[3]_i_3_n_1 ,\PC_N2_reg[3]_i_3_n_2 ,\PC_N2_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\^pc [3:2],\PC_N2_reg_n_0_[1] ,\PC_N2_reg_n_0_[0] }),
        .O({\PC_N2_reg[3]_i_3_n_4 ,\PC_N2_reg[3]_i_3_n_5 ,\PC_N2_reg[3]_i_3_n_6 ,\PC_N2_reg[3]_i_3_n_7 }),
        .S({\PC_N2[3]_i_5_n_0 ,\PC_N2[3]_i_6_n_0 ,\PC_N2[3]_i_7_n_0 ,\PC_N2[3]_i_8_n_0 }));
  CARRY4 \PC_N2_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\PC_N2_reg[3]_i_4_n_0 ,\PC_N2_reg[3]_i_4_n_1 ,\PC_N2_reg[3]_i_4_n_2 ,\PC_N2_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[3:0]),
        .O({\PC_N2_reg[3]_i_4_n_4 ,\PC_N2_reg[3]_i_4_n_5 ,\PC_N2_reg[3]_i_4_n_6 ,\PC_N2_reg[3]_i_4_n_7 }),
        .S({\PC_N2[3]_i_9_n_0 ,\PC_N2[3]_i_10_n_0 ,\PC_N2[3]_i_11_n_0 ,\PC_N2[3]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[4] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[4]),
        .Q(\^pc [4]),
        .R(clear));
  CARRY4 \PC_N2_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\PC_N2_reg[4]_i_3_n_0 ,\PC_N2_reg[4]_i_3_n_1 ,\PC_N2_reg[4]_i_3_n_2 ,\PC_N2_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\^pc [2],1'b0}),
        .O(data1[4:1]),
        .S({\PC_N2[4]_i_4_n_0 ,\PC_N2[4]_i_5_n_0 ,\PC_N2[4]_i_6_n_0 ,\PC_N2[4]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[5] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[5]),
        .Q(\^pc [5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[6] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[6]),
        .Q(\^pc [6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[7] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[7]),
        .Q(\^pc [7]),
        .R(clear));
  CARRY4 \PC_N2_reg[7]_i_3 
       (.CI(\PC_N2_reg[3]_i_3_n_0 ),
        .CO({\PC_N2_reg[7]_i_3_n_0 ,\PC_N2_reg[7]_i_3_n_1 ,\PC_N2_reg[7]_i_3_n_2 ,\PC_N2_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\^pc [7:4]),
        .O({\PC_N2_reg[7]_i_3_n_4 ,\PC_N2_reg[7]_i_3_n_5 ,\PC_N2_reg[7]_i_3_n_6 ,\PC_N2_reg[7]_i_3_n_7 }),
        .S({\PC_N2[7]_i_5_n_0 ,\PC_N2[7]_i_6_n_0 ,\PC_N2[7]_i_7_n_0 ,\PC_N2[7]_i_8_n_0 }));
  CARRY4 \PC_N2_reg[7]_i_4 
       (.CI(\PC_N2_reg[3]_i_4_n_0 ),
        .CO({\PC_N2_reg[7]_i_4_n_0 ,\PC_N2_reg[7]_i_4_n_1 ,\PC_N2_reg[7]_i_4_n_2 ,\PC_N2_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(rs1[7:4]),
        .O({\PC_N2_reg[7]_i_4_n_4 ,\PC_N2_reg[7]_i_4_n_5 ,\PC_N2_reg[7]_i_4_n_6 ,\PC_N2_reg[7]_i_4_n_7 }),
        .S({\PC_N2[7]_i_9_n_0 ,\PC_N2[7]_i_10_n_0 ,\PC_N2[7]_i_11_n_0 ,\PC_N2[7]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[8] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[8]),
        .Q(\^pc [8]),
        .R(clear));
  CARRY4 \PC_N2_reg[8]_i_3 
       (.CI(\PC_N2_reg[4]_i_3_n_0 ),
        .CO({\PC_N2_reg[8]_i_3_n_0 ,\PC_N2_reg[8]_i_3_n_1 ,\PC_N2_reg[8]_i_3_n_2 ,\PC_N2_reg[8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[8:5]),
        .S({\PC_N2[8]_i_4_n_0 ,\PC_N2[8]_i_5_n_0 ,\PC_N2[8]_i_6_n_0 ,\PC_N2[8]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_N2_reg[9] 
       (.C(clk),
        .CE(enable_pc),
        .D(PC_N[9]),
        .Q(\^pc [9]),
        .R(clear));
  LUT4 #(
    .INIT(16'h0004)) 
    \REAL_TIME[0]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .O(REAL_TIME));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[0]_i_3 
       (.I0(\REAL_TIME_reg_n_0_[3] ),
        .O(\REAL_TIME[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[0]_i_4 
       (.I0(\REAL_TIME_reg_n_0_[2] ),
        .O(\REAL_TIME[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[0]_i_5 
       (.I0(\REAL_TIME_reg_n_0_[1] ),
        .O(\REAL_TIME[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \REAL_TIME[0]_i_6 
       (.I0(\REAL_TIME_reg_n_0_[0] ),
        .O(\REAL_TIME[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[12]_i_2 
       (.I0(\REAL_TIME_reg_n_0_[15] ),
        .O(\REAL_TIME[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[12]_i_3 
       (.I0(\REAL_TIME_reg_n_0_[14] ),
        .O(\REAL_TIME[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[12]_i_4 
       (.I0(\REAL_TIME_reg_n_0_[13] ),
        .O(\REAL_TIME[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[12]_i_5 
       (.I0(\REAL_TIME_reg_n_0_[12] ),
        .O(\REAL_TIME[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[16]_i_2 
       (.I0(\REAL_TIME_reg_n_0_[19] ),
        .O(\REAL_TIME[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[16]_i_3 
       (.I0(\REAL_TIME_reg_n_0_[18] ),
        .O(\REAL_TIME[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[16]_i_4 
       (.I0(\REAL_TIME_reg_n_0_[17] ),
        .O(\REAL_TIME[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[16]_i_5 
       (.I0(\REAL_TIME_reg_n_0_[16] ),
        .O(\REAL_TIME[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[20]_i_2 
       (.I0(\REAL_TIME_reg_n_0_[23] ),
        .O(\REAL_TIME[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[20]_i_3 
       (.I0(\REAL_TIME_reg_n_0_[22] ),
        .O(\REAL_TIME[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[20]_i_4 
       (.I0(\REAL_TIME_reg_n_0_[21] ),
        .O(\REAL_TIME[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[20]_i_5 
       (.I0(\REAL_TIME_reg_n_0_[20] ),
        .O(\REAL_TIME[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[24]_i_2 
       (.I0(\REAL_TIME_reg_n_0_[27] ),
        .O(\REAL_TIME[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[24]_i_3 
       (.I0(\REAL_TIME_reg_n_0_[26] ),
        .O(\REAL_TIME[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[24]_i_4 
       (.I0(\REAL_TIME_reg_n_0_[25] ),
        .O(\REAL_TIME[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[24]_i_5 
       (.I0(\REAL_TIME_reg_n_0_[24] ),
        .O(\REAL_TIME[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[28]_i_2 
       (.I0(\REAL_TIME_reg_n_0_[31] ),
        .O(\REAL_TIME[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[28]_i_3 
       (.I0(\REAL_TIME_reg_n_0_[30] ),
        .O(\REAL_TIME[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[28]_i_4 
       (.I0(\REAL_TIME_reg_n_0_[29] ),
        .O(\REAL_TIME[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[28]_i_5 
       (.I0(\REAL_TIME_reg_n_0_[28] ),
        .O(\REAL_TIME[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[32]_i_2 
       (.I0(data2[3]),
        .O(\REAL_TIME[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[32]_i_3 
       (.I0(data2[2]),
        .O(\REAL_TIME[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[32]_i_4 
       (.I0(data2[1]),
        .O(\REAL_TIME[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[32]_i_5 
       (.I0(data2[0]),
        .O(\REAL_TIME[32]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[36]_i_2 
       (.I0(data2[7]),
        .O(\REAL_TIME[36]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[36]_i_3 
       (.I0(data2[6]),
        .O(\REAL_TIME[36]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[36]_i_4 
       (.I0(data2[5]),
        .O(\REAL_TIME[36]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[36]_i_5 
       (.I0(data2[4]),
        .O(\REAL_TIME[36]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[40]_i_2 
       (.I0(data2[11]),
        .O(\REAL_TIME[40]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[40]_i_3 
       (.I0(data2[10]),
        .O(\REAL_TIME[40]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[40]_i_4 
       (.I0(data2[9]),
        .O(\REAL_TIME[40]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[40]_i_5 
       (.I0(data2[8]),
        .O(\REAL_TIME[40]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[44]_i_2 
       (.I0(data2[15]),
        .O(\REAL_TIME[44]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[44]_i_3 
       (.I0(data2[14]),
        .O(\REAL_TIME[44]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[44]_i_4 
       (.I0(data2[13]),
        .O(\REAL_TIME[44]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[44]_i_5 
       (.I0(data2[12]),
        .O(\REAL_TIME[44]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[48]_i_2 
       (.I0(data2[19]),
        .O(\REAL_TIME[48]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[48]_i_3 
       (.I0(data2[18]),
        .O(\REAL_TIME[48]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[48]_i_4 
       (.I0(data2[17]),
        .O(\REAL_TIME[48]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[48]_i_5 
       (.I0(data2[16]),
        .O(\REAL_TIME[48]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[4]_i_2 
       (.I0(\REAL_TIME_reg_n_0_[7] ),
        .O(\REAL_TIME[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[4]_i_3 
       (.I0(\REAL_TIME_reg_n_0_[6] ),
        .O(\REAL_TIME[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[4]_i_4 
       (.I0(\REAL_TIME_reg_n_0_[5] ),
        .O(\REAL_TIME[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[4]_i_5 
       (.I0(\REAL_TIME_reg_n_0_[4] ),
        .O(\REAL_TIME[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[52]_i_2 
       (.I0(data2[23]),
        .O(\REAL_TIME[52]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[52]_i_3 
       (.I0(data2[22]),
        .O(\REAL_TIME[52]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[52]_i_4 
       (.I0(data2[21]),
        .O(\REAL_TIME[52]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[52]_i_5 
       (.I0(data2[20]),
        .O(\REAL_TIME[52]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[56]_i_2 
       (.I0(data2[27]),
        .O(\REAL_TIME[56]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[56]_i_3 
       (.I0(data2[26]),
        .O(\REAL_TIME[56]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[56]_i_4 
       (.I0(data2[25]),
        .O(\REAL_TIME[56]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[56]_i_5 
       (.I0(data2[24]),
        .O(\REAL_TIME[56]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[60]_i_2 
       (.I0(data2[31]),
        .O(\REAL_TIME[60]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[60]_i_3 
       (.I0(data2[30]),
        .O(\REAL_TIME[60]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[60]_i_4 
       (.I0(data2[29]),
        .O(\REAL_TIME[60]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[60]_i_5 
       (.I0(data2[28]),
        .O(\REAL_TIME[60]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[8]_i_2 
       (.I0(\REAL_TIME_reg_n_0_[11] ),
        .O(\REAL_TIME[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[8]_i_3 
       (.I0(\REAL_TIME_reg_n_0_[10] ),
        .O(\REAL_TIME[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[8]_i_4 
       (.I0(\REAL_TIME_reg_n_0_[9] ),
        .O(\REAL_TIME[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \REAL_TIME[8]_i_5 
       (.I0(\REAL_TIME_reg_n_0_[8] ),
        .O(\REAL_TIME[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[0] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[0]_i_2_n_7 ),
        .Q(\REAL_TIME_reg_n_0_[0] ),
        .R(clear));
  CARRY4 \REAL_TIME_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\REAL_TIME_reg[0]_i_2_n_0 ,\REAL_TIME_reg[0]_i_2_n_1 ,\REAL_TIME_reg[0]_i_2_n_2 ,\REAL_TIME_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\REAL_TIME_reg[0]_i_2_n_4 ,\REAL_TIME_reg[0]_i_2_n_5 ,\REAL_TIME_reg[0]_i_2_n_6 ,\REAL_TIME_reg[0]_i_2_n_7 }),
        .S({\REAL_TIME[0]_i_3_n_0 ,\REAL_TIME[0]_i_4_n_0 ,\REAL_TIME[0]_i_5_n_0 ,\REAL_TIME[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[10] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[8]_i_1_n_5 ),
        .Q(\REAL_TIME_reg_n_0_[10] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[11] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[8]_i_1_n_4 ),
        .Q(\REAL_TIME_reg_n_0_[11] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[12] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[12]_i_1_n_7 ),
        .Q(\REAL_TIME_reg_n_0_[12] ),
        .R(clear));
  CARRY4 \REAL_TIME_reg[12]_i_1 
       (.CI(\REAL_TIME_reg[8]_i_1_n_0 ),
        .CO({\REAL_TIME_reg[12]_i_1_n_0 ,\REAL_TIME_reg[12]_i_1_n_1 ,\REAL_TIME_reg[12]_i_1_n_2 ,\REAL_TIME_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[12]_i_1_n_4 ,\REAL_TIME_reg[12]_i_1_n_5 ,\REAL_TIME_reg[12]_i_1_n_6 ,\REAL_TIME_reg[12]_i_1_n_7 }),
        .S({\REAL_TIME[12]_i_2_n_0 ,\REAL_TIME[12]_i_3_n_0 ,\REAL_TIME[12]_i_4_n_0 ,\REAL_TIME[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[13] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[12]_i_1_n_6 ),
        .Q(\REAL_TIME_reg_n_0_[13] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[14] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[12]_i_1_n_5 ),
        .Q(\REAL_TIME_reg_n_0_[14] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[15] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[12]_i_1_n_4 ),
        .Q(\REAL_TIME_reg_n_0_[15] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[16] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[16]_i_1_n_7 ),
        .Q(\REAL_TIME_reg_n_0_[16] ),
        .R(clear));
  CARRY4 \REAL_TIME_reg[16]_i_1 
       (.CI(\REAL_TIME_reg[12]_i_1_n_0 ),
        .CO({\REAL_TIME_reg[16]_i_1_n_0 ,\REAL_TIME_reg[16]_i_1_n_1 ,\REAL_TIME_reg[16]_i_1_n_2 ,\REAL_TIME_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[16]_i_1_n_4 ,\REAL_TIME_reg[16]_i_1_n_5 ,\REAL_TIME_reg[16]_i_1_n_6 ,\REAL_TIME_reg[16]_i_1_n_7 }),
        .S({\REAL_TIME[16]_i_2_n_0 ,\REAL_TIME[16]_i_3_n_0 ,\REAL_TIME[16]_i_4_n_0 ,\REAL_TIME[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[17] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[16]_i_1_n_6 ),
        .Q(\REAL_TIME_reg_n_0_[17] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[18] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[16]_i_1_n_5 ),
        .Q(\REAL_TIME_reg_n_0_[18] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[19] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[16]_i_1_n_4 ),
        .Q(\REAL_TIME_reg_n_0_[19] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[1] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[0]_i_2_n_6 ),
        .Q(\REAL_TIME_reg_n_0_[1] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[20] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[20]_i_1_n_7 ),
        .Q(\REAL_TIME_reg_n_0_[20] ),
        .R(clear));
  CARRY4 \REAL_TIME_reg[20]_i_1 
       (.CI(\REAL_TIME_reg[16]_i_1_n_0 ),
        .CO({\REAL_TIME_reg[20]_i_1_n_0 ,\REAL_TIME_reg[20]_i_1_n_1 ,\REAL_TIME_reg[20]_i_1_n_2 ,\REAL_TIME_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[20]_i_1_n_4 ,\REAL_TIME_reg[20]_i_1_n_5 ,\REAL_TIME_reg[20]_i_1_n_6 ,\REAL_TIME_reg[20]_i_1_n_7 }),
        .S({\REAL_TIME[20]_i_2_n_0 ,\REAL_TIME[20]_i_3_n_0 ,\REAL_TIME[20]_i_4_n_0 ,\REAL_TIME[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[21] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[20]_i_1_n_6 ),
        .Q(\REAL_TIME_reg_n_0_[21] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[22] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[20]_i_1_n_5 ),
        .Q(\REAL_TIME_reg_n_0_[22] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[23] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[20]_i_1_n_4 ),
        .Q(\REAL_TIME_reg_n_0_[23] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[24] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[24]_i_1_n_7 ),
        .Q(\REAL_TIME_reg_n_0_[24] ),
        .R(clear));
  CARRY4 \REAL_TIME_reg[24]_i_1 
       (.CI(\REAL_TIME_reg[20]_i_1_n_0 ),
        .CO({\REAL_TIME_reg[24]_i_1_n_0 ,\REAL_TIME_reg[24]_i_1_n_1 ,\REAL_TIME_reg[24]_i_1_n_2 ,\REAL_TIME_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[24]_i_1_n_4 ,\REAL_TIME_reg[24]_i_1_n_5 ,\REAL_TIME_reg[24]_i_1_n_6 ,\REAL_TIME_reg[24]_i_1_n_7 }),
        .S({\REAL_TIME[24]_i_2_n_0 ,\REAL_TIME[24]_i_3_n_0 ,\REAL_TIME[24]_i_4_n_0 ,\REAL_TIME[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[25] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[24]_i_1_n_6 ),
        .Q(\REAL_TIME_reg_n_0_[25] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[26] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[24]_i_1_n_5 ),
        .Q(\REAL_TIME_reg_n_0_[26] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[27] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[24]_i_1_n_4 ),
        .Q(\REAL_TIME_reg_n_0_[27] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[28] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[28]_i_1_n_7 ),
        .Q(\REAL_TIME_reg_n_0_[28] ),
        .R(clear));
  CARRY4 \REAL_TIME_reg[28]_i_1 
       (.CI(\REAL_TIME_reg[24]_i_1_n_0 ),
        .CO({\REAL_TIME_reg[28]_i_1_n_0 ,\REAL_TIME_reg[28]_i_1_n_1 ,\REAL_TIME_reg[28]_i_1_n_2 ,\REAL_TIME_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[28]_i_1_n_4 ,\REAL_TIME_reg[28]_i_1_n_5 ,\REAL_TIME_reg[28]_i_1_n_6 ,\REAL_TIME_reg[28]_i_1_n_7 }),
        .S({\REAL_TIME[28]_i_2_n_0 ,\REAL_TIME[28]_i_3_n_0 ,\REAL_TIME[28]_i_4_n_0 ,\REAL_TIME[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[29] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[28]_i_1_n_6 ),
        .Q(\REAL_TIME_reg_n_0_[29] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[2] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[0]_i_2_n_5 ),
        .Q(\REAL_TIME_reg_n_0_[2] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[30] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[28]_i_1_n_5 ),
        .Q(\REAL_TIME_reg_n_0_[30] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[31] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[28]_i_1_n_4 ),
        .Q(\REAL_TIME_reg_n_0_[31] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[32] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[32]_i_1_n_7 ),
        .Q(data2[0]),
        .R(clear));
  CARRY4 \REAL_TIME_reg[32]_i_1 
       (.CI(\REAL_TIME_reg[28]_i_1_n_0 ),
        .CO({\REAL_TIME_reg[32]_i_1_n_0 ,\REAL_TIME_reg[32]_i_1_n_1 ,\REAL_TIME_reg[32]_i_1_n_2 ,\REAL_TIME_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[32]_i_1_n_4 ,\REAL_TIME_reg[32]_i_1_n_5 ,\REAL_TIME_reg[32]_i_1_n_6 ,\REAL_TIME_reg[32]_i_1_n_7 }),
        .S({\REAL_TIME[32]_i_2_n_0 ,\REAL_TIME[32]_i_3_n_0 ,\REAL_TIME[32]_i_4_n_0 ,\REAL_TIME[32]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[33] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[32]_i_1_n_6 ),
        .Q(data2[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[34] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[32]_i_1_n_5 ),
        .Q(data2[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[35] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[32]_i_1_n_4 ),
        .Q(data2[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[36] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[36]_i_1_n_7 ),
        .Q(data2[4]),
        .R(clear));
  CARRY4 \REAL_TIME_reg[36]_i_1 
       (.CI(\REAL_TIME_reg[32]_i_1_n_0 ),
        .CO({\REAL_TIME_reg[36]_i_1_n_0 ,\REAL_TIME_reg[36]_i_1_n_1 ,\REAL_TIME_reg[36]_i_1_n_2 ,\REAL_TIME_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[36]_i_1_n_4 ,\REAL_TIME_reg[36]_i_1_n_5 ,\REAL_TIME_reg[36]_i_1_n_6 ,\REAL_TIME_reg[36]_i_1_n_7 }),
        .S({\REAL_TIME[36]_i_2_n_0 ,\REAL_TIME[36]_i_3_n_0 ,\REAL_TIME[36]_i_4_n_0 ,\REAL_TIME[36]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[37] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[36]_i_1_n_6 ),
        .Q(data2[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[38] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[36]_i_1_n_5 ),
        .Q(data2[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[39] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[36]_i_1_n_4 ),
        .Q(data2[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[3] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[0]_i_2_n_4 ),
        .Q(\REAL_TIME_reg_n_0_[3] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[40] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[40]_i_1_n_7 ),
        .Q(data2[8]),
        .R(clear));
  CARRY4 \REAL_TIME_reg[40]_i_1 
       (.CI(\REAL_TIME_reg[36]_i_1_n_0 ),
        .CO({\REAL_TIME_reg[40]_i_1_n_0 ,\REAL_TIME_reg[40]_i_1_n_1 ,\REAL_TIME_reg[40]_i_1_n_2 ,\REAL_TIME_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[40]_i_1_n_4 ,\REAL_TIME_reg[40]_i_1_n_5 ,\REAL_TIME_reg[40]_i_1_n_6 ,\REAL_TIME_reg[40]_i_1_n_7 }),
        .S({\REAL_TIME[40]_i_2_n_0 ,\REAL_TIME[40]_i_3_n_0 ,\REAL_TIME[40]_i_4_n_0 ,\REAL_TIME[40]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[41] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[40]_i_1_n_6 ),
        .Q(data2[9]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[42] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[40]_i_1_n_5 ),
        .Q(data2[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[43] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[40]_i_1_n_4 ),
        .Q(data2[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[44] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[44]_i_1_n_7 ),
        .Q(data2[12]),
        .R(clear));
  CARRY4 \REAL_TIME_reg[44]_i_1 
       (.CI(\REAL_TIME_reg[40]_i_1_n_0 ),
        .CO({\REAL_TIME_reg[44]_i_1_n_0 ,\REAL_TIME_reg[44]_i_1_n_1 ,\REAL_TIME_reg[44]_i_1_n_2 ,\REAL_TIME_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[44]_i_1_n_4 ,\REAL_TIME_reg[44]_i_1_n_5 ,\REAL_TIME_reg[44]_i_1_n_6 ,\REAL_TIME_reg[44]_i_1_n_7 }),
        .S({\REAL_TIME[44]_i_2_n_0 ,\REAL_TIME[44]_i_3_n_0 ,\REAL_TIME[44]_i_4_n_0 ,\REAL_TIME[44]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[45] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[44]_i_1_n_6 ),
        .Q(data2[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[46] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[44]_i_1_n_5 ),
        .Q(data2[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[47] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[44]_i_1_n_4 ),
        .Q(data2[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[48] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[48]_i_1_n_7 ),
        .Q(data2[16]),
        .R(clear));
  CARRY4 \REAL_TIME_reg[48]_i_1 
       (.CI(\REAL_TIME_reg[44]_i_1_n_0 ),
        .CO({\REAL_TIME_reg[48]_i_1_n_0 ,\REAL_TIME_reg[48]_i_1_n_1 ,\REAL_TIME_reg[48]_i_1_n_2 ,\REAL_TIME_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[48]_i_1_n_4 ,\REAL_TIME_reg[48]_i_1_n_5 ,\REAL_TIME_reg[48]_i_1_n_6 ,\REAL_TIME_reg[48]_i_1_n_7 }),
        .S({\REAL_TIME[48]_i_2_n_0 ,\REAL_TIME[48]_i_3_n_0 ,\REAL_TIME[48]_i_4_n_0 ,\REAL_TIME[48]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[49] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[48]_i_1_n_6 ),
        .Q(data2[17]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[4] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[4]_i_1_n_7 ),
        .Q(\REAL_TIME_reg_n_0_[4] ),
        .R(clear));
  CARRY4 \REAL_TIME_reg[4]_i_1 
       (.CI(\REAL_TIME_reg[0]_i_2_n_0 ),
        .CO({\REAL_TIME_reg[4]_i_1_n_0 ,\REAL_TIME_reg[4]_i_1_n_1 ,\REAL_TIME_reg[4]_i_1_n_2 ,\REAL_TIME_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[4]_i_1_n_4 ,\REAL_TIME_reg[4]_i_1_n_5 ,\REAL_TIME_reg[4]_i_1_n_6 ,\REAL_TIME_reg[4]_i_1_n_7 }),
        .S({\REAL_TIME[4]_i_2_n_0 ,\REAL_TIME[4]_i_3_n_0 ,\REAL_TIME[4]_i_4_n_0 ,\REAL_TIME[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[50] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[48]_i_1_n_5 ),
        .Q(data2[18]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[51] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[48]_i_1_n_4 ),
        .Q(data2[19]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[52] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[52]_i_1_n_7 ),
        .Q(data2[20]),
        .R(clear));
  CARRY4 \REAL_TIME_reg[52]_i_1 
       (.CI(\REAL_TIME_reg[48]_i_1_n_0 ),
        .CO({\REAL_TIME_reg[52]_i_1_n_0 ,\REAL_TIME_reg[52]_i_1_n_1 ,\REAL_TIME_reg[52]_i_1_n_2 ,\REAL_TIME_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[52]_i_1_n_4 ,\REAL_TIME_reg[52]_i_1_n_5 ,\REAL_TIME_reg[52]_i_1_n_6 ,\REAL_TIME_reg[52]_i_1_n_7 }),
        .S({\REAL_TIME[52]_i_2_n_0 ,\REAL_TIME[52]_i_3_n_0 ,\REAL_TIME[52]_i_4_n_0 ,\REAL_TIME[52]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[53] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[52]_i_1_n_6 ),
        .Q(data2[21]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[54] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[52]_i_1_n_5 ),
        .Q(data2[22]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[55] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[52]_i_1_n_4 ),
        .Q(data2[23]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[56] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[56]_i_1_n_7 ),
        .Q(data2[24]),
        .R(clear));
  CARRY4 \REAL_TIME_reg[56]_i_1 
       (.CI(\REAL_TIME_reg[52]_i_1_n_0 ),
        .CO({\REAL_TIME_reg[56]_i_1_n_0 ,\REAL_TIME_reg[56]_i_1_n_1 ,\REAL_TIME_reg[56]_i_1_n_2 ,\REAL_TIME_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[56]_i_1_n_4 ,\REAL_TIME_reg[56]_i_1_n_5 ,\REAL_TIME_reg[56]_i_1_n_6 ,\REAL_TIME_reg[56]_i_1_n_7 }),
        .S({\REAL_TIME[56]_i_2_n_0 ,\REAL_TIME[56]_i_3_n_0 ,\REAL_TIME[56]_i_4_n_0 ,\REAL_TIME[56]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[57] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[56]_i_1_n_6 ),
        .Q(data2[25]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[58] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[56]_i_1_n_5 ),
        .Q(data2[26]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[59] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[56]_i_1_n_4 ),
        .Q(data2[27]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[5] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[4]_i_1_n_6 ),
        .Q(\REAL_TIME_reg_n_0_[5] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[60] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[60]_i_1_n_7 ),
        .Q(data2[28]),
        .R(clear));
  CARRY4 \REAL_TIME_reg[60]_i_1 
       (.CI(\REAL_TIME_reg[56]_i_1_n_0 ),
        .CO({\NLW_REAL_TIME_reg[60]_i_1_CO_UNCONNECTED [3],\REAL_TIME_reg[60]_i_1_n_1 ,\REAL_TIME_reg[60]_i_1_n_2 ,\REAL_TIME_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[60]_i_1_n_4 ,\REAL_TIME_reg[60]_i_1_n_5 ,\REAL_TIME_reg[60]_i_1_n_6 ,\REAL_TIME_reg[60]_i_1_n_7 }),
        .S({\REAL_TIME[60]_i_2_n_0 ,\REAL_TIME[60]_i_3_n_0 ,\REAL_TIME[60]_i_4_n_0 ,\REAL_TIME[60]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[61] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[60]_i_1_n_6 ),
        .Q(data2[29]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[62] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[60]_i_1_n_5 ),
        .Q(data2[30]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[63] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[60]_i_1_n_4 ),
        .Q(data2[31]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[6] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[4]_i_1_n_5 ),
        .Q(\REAL_TIME_reg_n_0_[6] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[7] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[4]_i_1_n_4 ),
        .Q(\REAL_TIME_reg_n_0_[7] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[8] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[8]_i_1_n_7 ),
        .Q(\REAL_TIME_reg_n_0_[8] ),
        .R(clear));
  CARRY4 \REAL_TIME_reg[8]_i_1 
       (.CI(\REAL_TIME_reg[4]_i_1_n_0 ),
        .CO({\REAL_TIME_reg[8]_i_1_n_0 ,\REAL_TIME_reg[8]_i_1_n_1 ,\REAL_TIME_reg[8]_i_1_n_2 ,\REAL_TIME_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\REAL_TIME_reg[8]_i_1_n_4 ,\REAL_TIME_reg[8]_i_1_n_5 ,\REAL_TIME_reg[8]_i_1_n_6 ,\REAL_TIME_reg[8]_i_1_n_7 }),
        .S({\REAL_TIME[8]_i_2_n_0 ,\REAL_TIME[8]_i_3_n_0 ,\REAL_TIME[8]_i_4_n_0 ,\REAL_TIME[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \REAL_TIME_reg[9] 
       (.C(clk),
        .CE(REAL_TIME),
        .D(\REAL_TIME_reg[8]_i_1_n_6 ),
        .Q(\REAL_TIME_reg_n_0_[9] ),
        .R(clear));
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \TIME[0]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg_n_0_[0] ),
        .O(TIME[0]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[10]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[12]_i_2_n_6 ),
        .O(TIME[10]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[11]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[12]_i_2_n_5 ),
        .O(TIME[11]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[12]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[12]_i_2_n_4 ),
        .O(TIME[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[12]_i_3 
       (.I0(\TIME_reg_n_0_[12] ),
        .O(\TIME[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[12]_i_4 
       (.I0(\TIME_reg_n_0_[11] ),
        .O(\TIME[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[12]_i_5 
       (.I0(\TIME_reg_n_0_[10] ),
        .O(\TIME[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[12]_i_6 
       (.I0(\TIME_reg_n_0_[9] ),
        .O(\TIME[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[13]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[16]_i_2_n_7 ),
        .O(TIME[13]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[14]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[16]_i_2_n_6 ),
        .O(TIME[14]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[15]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[16]_i_2_n_5 ),
        .O(TIME[15]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[16]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[16]_i_2_n_4 ),
        .O(TIME[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[16]_i_3 
       (.I0(\TIME_reg_n_0_[16] ),
        .O(\TIME[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[16]_i_4 
       (.I0(\TIME_reg_n_0_[15] ),
        .O(\TIME[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[16]_i_5 
       (.I0(\TIME_reg_n_0_[14] ),
        .O(\TIME[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[16]_i_6 
       (.I0(\TIME_reg_n_0_[13] ),
        .O(\TIME[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[17]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[20]_i_2_n_7 ),
        .O(TIME[17]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[18]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[20]_i_2_n_6 ),
        .O(TIME[18]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[19]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[20]_i_2_n_5 ),
        .O(TIME[19]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[1]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[4]_i_2_n_7 ),
        .O(TIME[1]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[20]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[20]_i_2_n_4 ),
        .O(TIME[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[20]_i_3 
       (.I0(\TIME_reg_n_0_[20] ),
        .O(\TIME[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[20]_i_4 
       (.I0(\TIME_reg_n_0_[19] ),
        .O(\TIME[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[20]_i_5 
       (.I0(\TIME_reg_n_0_[18] ),
        .O(\TIME[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[20]_i_6 
       (.I0(\TIME_reg_n_0_[17] ),
        .O(\TIME[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[21]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[24]_i_2_n_7 ),
        .O(TIME[21]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[22]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[24]_i_2_n_6 ),
        .O(TIME[22]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[23]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[24]_i_2_n_5 ),
        .O(TIME[23]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[24]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[24]_i_2_n_4 ),
        .O(TIME[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[24]_i_3 
       (.I0(\TIME_reg_n_0_[24] ),
        .O(\TIME[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[24]_i_4 
       (.I0(\TIME_reg_n_0_[23] ),
        .O(\TIME[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[24]_i_5 
       (.I0(\TIME_reg_n_0_[22] ),
        .O(\TIME[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[24]_i_6 
       (.I0(\TIME_reg_n_0_[21] ),
        .O(\TIME[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[25]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[28]_i_2_n_7 ),
        .O(TIME[25]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[26]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[28]_i_2_n_6 ),
        .O(TIME[26]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[27]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[28]_i_2_n_5 ),
        .O(TIME[27]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[28]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[28]_i_2_n_4 ),
        .O(TIME[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[28]_i_3 
       (.I0(\TIME_reg_n_0_[28] ),
        .O(\TIME[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[28]_i_4 
       (.I0(\TIME_reg_n_0_[27] ),
        .O(\TIME[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[28]_i_5 
       (.I0(\TIME_reg_n_0_[26] ),
        .O(\TIME[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[28]_i_6 
       (.I0(\TIME_reg_n_0_[25] ),
        .O(\TIME[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[29]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[31]_i_6_n_7 ),
        .O(TIME[29]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[2]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[4]_i_2_n_6 ),
        .O(TIME[2]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[30]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[31]_i_6_n_6 ),
        .O(TIME[30]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[31]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[31]_i_6_n_5 ),
        .O(TIME[31]));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \TIME[31]_i_10 
       (.I0(\TIME_reg_n_0_[2] ),
        .I1(\TIME_reg_n_0_[18] ),
        .I2(\TIME_reg_n_0_[28] ),
        .I3(\TIME_reg_n_0_[1] ),
        .O(\TIME[31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[31]_i_11 
       (.I0(\TIME_reg_n_0_[31] ),
        .O(\TIME[31]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[31]_i_12 
       (.I0(\TIME_reg_n_0_[30] ),
        .O(\TIME[31]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[31]_i_13 
       (.I0(\TIME_reg_n_0_[29] ),
        .O(\TIME[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIME[31]_i_2 
       (.I0(\TIME_reg_n_0_[11] ),
        .I1(\TIME_reg_n_0_[13] ),
        .I2(\TIME_reg_n_0_[8] ),
        .I3(\TIME_reg_n_0_[27] ),
        .I4(\TIME[31]_i_7_n_0 ),
        .O(\TIME[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \TIME[31]_i_3 
       (.I0(\TIME_reg_n_0_[29] ),
        .I1(\TIME_reg_n_0_[30] ),
        .I2(\TIME_reg_n_0_[5] ),
        .I3(\TIME_reg_n_0_[3] ),
        .I4(\TIME[31]_i_8_n_0 ),
        .O(\TIME[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \TIME[31]_i_4 
       (.I0(\TIME_reg_n_0_[9] ),
        .I1(\TIME_reg_n_0_[6] ),
        .I2(\TIME_reg_n_0_[16] ),
        .I3(\TIME_reg_n_0_[22] ),
        .I4(\TIME[31]_i_9_n_0 ),
        .O(\TIME[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIME[31]_i_5 
       (.I0(\TIME_reg_n_0_[17] ),
        .I1(\TIME_reg_n_0_[23] ),
        .I2(\TIME_reg_n_0_[10] ),
        .I3(\TIME_reg_n_0_[31] ),
        .I4(\TIME[31]_i_10_n_0 ),
        .O(\TIME[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \TIME[31]_i_7 
       (.I0(\TIME_reg_n_0_[4] ),
        .I1(\TIME_reg_n_0_[0] ),
        .I2(\TIME_reg_n_0_[24] ),
        .I3(\TIME_reg_n_0_[14] ),
        .O(\TIME[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \TIME[31]_i_8 
       (.I0(\TIME_reg_n_0_[21] ),
        .I1(\TIME_reg_n_0_[19] ),
        .I2(\TIME_reg_n_0_[25] ),
        .I3(\TIME_reg_n_0_[15] ),
        .O(\TIME[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \TIME[31]_i_9 
       (.I0(\TIME_reg_n_0_[7] ),
        .I1(\TIME_reg_n_0_[20] ),
        .I2(\TIME_reg_n_0_[26] ),
        .I3(\TIME_reg_n_0_[12] ),
        .O(\TIME[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[3]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[4]_i_2_n_5 ),
        .O(TIME[3]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[4]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[4]_i_2_n_4 ),
        .O(TIME[4]));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[4]_i_3 
       (.I0(\TIME_reg_n_0_[4] ),
        .O(\TIME[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[4]_i_4 
       (.I0(\TIME_reg_n_0_[3] ),
        .O(\TIME[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[4]_i_5 
       (.I0(\TIME_reg_n_0_[2] ),
        .O(\TIME[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[4]_i_6 
       (.I0(\TIME_reg_n_0_[1] ),
        .O(\TIME[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[5]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[8]_i_2_n_7 ),
        .O(TIME[5]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[6]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[8]_i_2_n_6 ),
        .O(TIME[6]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[7]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[8]_i_2_n_5 ),
        .O(TIME[7]));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[8]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[8]_i_2_n_4 ),
        .O(TIME[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[8]_i_3 
       (.I0(\TIME_reg_n_0_[8] ),
        .O(\TIME[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[8]_i_4 
       (.I0(\TIME_reg_n_0_[7] ),
        .O(\TIME[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[8]_i_5 
       (.I0(\TIME_reg_n_0_[6] ),
        .O(\TIME[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \TIME[8]_i_6 
       (.I0(\TIME_reg_n_0_[5] ),
        .O(\TIME[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \TIME[9]_i_1 
       (.I0(\TIME[31]_i_2_n_0 ),
        .I1(\TIME[31]_i_3_n_0 ),
        .I2(\TIME[31]_i_4_n_0 ),
        .I3(\TIME[31]_i_5_n_0 ),
        .I4(\TIME_reg[12]_i_2_n_7 ),
        .O(TIME[9]));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[0]),
        .Q(\TIME_reg_n_0_[0] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[10]),
        .Q(\TIME_reg_n_0_[10] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[11]),
        .Q(\TIME_reg_n_0_[11] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[12]),
        .Q(\TIME_reg_n_0_[12] ),
        .R(clear));
  CARRY4 \TIME_reg[12]_i_2 
       (.CI(\TIME_reg[8]_i_2_n_0 ),
        .CO({\TIME_reg[12]_i_2_n_0 ,\TIME_reg[12]_i_2_n_1 ,\TIME_reg[12]_i_2_n_2 ,\TIME_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\TIME_reg[12]_i_2_n_4 ,\TIME_reg[12]_i_2_n_5 ,\TIME_reg[12]_i_2_n_6 ,\TIME_reg[12]_i_2_n_7 }),
        .S({\TIME[12]_i_3_n_0 ,\TIME[12]_i_4_n_0 ,\TIME[12]_i_5_n_0 ,\TIME[12]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[13]),
        .Q(\TIME_reg_n_0_[13] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[14]),
        .Q(\TIME_reg_n_0_[14] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[15]),
        .Q(\TIME_reg_n_0_[15] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[16]),
        .Q(\TIME_reg_n_0_[16] ),
        .R(clear));
  CARRY4 \TIME_reg[16]_i_2 
       (.CI(\TIME_reg[12]_i_2_n_0 ),
        .CO({\TIME_reg[16]_i_2_n_0 ,\TIME_reg[16]_i_2_n_1 ,\TIME_reg[16]_i_2_n_2 ,\TIME_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\TIME_reg[16]_i_2_n_4 ,\TIME_reg[16]_i_2_n_5 ,\TIME_reg[16]_i_2_n_6 ,\TIME_reg[16]_i_2_n_7 }),
        .S({\TIME[16]_i_3_n_0 ,\TIME[16]_i_4_n_0 ,\TIME[16]_i_5_n_0 ,\TIME[16]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[17]),
        .Q(\TIME_reg_n_0_[17] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[18]),
        .Q(\TIME_reg_n_0_[18] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[19]),
        .Q(\TIME_reg_n_0_[19] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[1]),
        .Q(\TIME_reg_n_0_[1] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[20]),
        .Q(\TIME_reg_n_0_[20] ),
        .R(clear));
  CARRY4 \TIME_reg[20]_i_2 
       (.CI(\TIME_reg[16]_i_2_n_0 ),
        .CO({\TIME_reg[20]_i_2_n_0 ,\TIME_reg[20]_i_2_n_1 ,\TIME_reg[20]_i_2_n_2 ,\TIME_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\TIME_reg[20]_i_2_n_4 ,\TIME_reg[20]_i_2_n_5 ,\TIME_reg[20]_i_2_n_6 ,\TIME_reg[20]_i_2_n_7 }),
        .S({\TIME[20]_i_3_n_0 ,\TIME[20]_i_4_n_0 ,\TIME[20]_i_5_n_0 ,\TIME[20]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[21]),
        .Q(\TIME_reg_n_0_[21] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[22]),
        .Q(\TIME_reg_n_0_[22] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[23]),
        .Q(\TIME_reg_n_0_[23] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[24]),
        .Q(\TIME_reg_n_0_[24] ),
        .R(clear));
  CARRY4 \TIME_reg[24]_i_2 
       (.CI(\TIME_reg[20]_i_2_n_0 ),
        .CO({\TIME_reg[24]_i_2_n_0 ,\TIME_reg[24]_i_2_n_1 ,\TIME_reg[24]_i_2_n_2 ,\TIME_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\TIME_reg[24]_i_2_n_4 ,\TIME_reg[24]_i_2_n_5 ,\TIME_reg[24]_i_2_n_6 ,\TIME_reg[24]_i_2_n_7 }),
        .S({\TIME[24]_i_3_n_0 ,\TIME[24]_i_4_n_0 ,\TIME[24]_i_5_n_0 ,\TIME[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[25]),
        .Q(\TIME_reg_n_0_[25] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[26]),
        .Q(\TIME_reg_n_0_[26] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[27]),
        .Q(\TIME_reg_n_0_[27] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[28]),
        .Q(\TIME_reg_n_0_[28] ),
        .R(clear));
  CARRY4 \TIME_reg[28]_i_2 
       (.CI(\TIME_reg[24]_i_2_n_0 ),
        .CO({\TIME_reg[28]_i_2_n_0 ,\TIME_reg[28]_i_2_n_1 ,\TIME_reg[28]_i_2_n_2 ,\TIME_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\TIME_reg[28]_i_2_n_4 ,\TIME_reg[28]_i_2_n_5 ,\TIME_reg[28]_i_2_n_6 ,\TIME_reg[28]_i_2_n_7 }),
        .S({\TIME[28]_i_3_n_0 ,\TIME[28]_i_4_n_0 ,\TIME[28]_i_5_n_0 ,\TIME[28]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[29]),
        .Q(\TIME_reg_n_0_[29] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[2]),
        .Q(\TIME_reg_n_0_[2] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[30]),
        .Q(\TIME_reg_n_0_[30] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[31]),
        .Q(\TIME_reg_n_0_[31] ),
        .R(clear));
  CARRY4 \TIME_reg[31]_i_6 
       (.CI(\TIME_reg[28]_i_2_n_0 ),
        .CO({\NLW_TIME_reg[31]_i_6_CO_UNCONNECTED [3:2],\TIME_reg[31]_i_6_n_2 ,\TIME_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_TIME_reg[31]_i_6_O_UNCONNECTED [3],\TIME_reg[31]_i_6_n_5 ,\TIME_reg[31]_i_6_n_6 ,\TIME_reg[31]_i_6_n_7 }),
        .S({1'b0,\TIME[31]_i_11_n_0 ,\TIME[31]_i_12_n_0 ,\TIME[31]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[3]),
        .Q(\TIME_reg_n_0_[3] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[4]),
        .Q(\TIME_reg_n_0_[4] ),
        .R(clear));
  CARRY4 \TIME_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\TIME_reg[4]_i_2_n_0 ,\TIME_reg[4]_i_2_n_1 ,\TIME_reg[4]_i_2_n_2 ,\TIME_reg[4]_i_2_n_3 }),
        .CYINIT(\TIME_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\TIME_reg[4]_i_2_n_4 ,\TIME_reg[4]_i_2_n_5 ,\TIME_reg[4]_i_2_n_6 ,\TIME_reg[4]_i_2_n_7 }),
        .S({\TIME[4]_i_3_n_0 ,\TIME[4]_i_4_n_0 ,\TIME[4]_i_5_n_0 ,\TIME[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[5]),
        .Q(\TIME_reg_n_0_[5] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[6]),
        .Q(\TIME_reg_n_0_[6] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[7]),
        .Q(\TIME_reg_n_0_[7] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[8]),
        .Q(\TIME_reg_n_0_[8] ),
        .R(clear));
  CARRY4 \TIME_reg[8]_i_2 
       (.CI(\TIME_reg[4]_i_2_n_0 ),
        .CO({\TIME_reg[8]_i_2_n_0 ,\TIME_reg[8]_i_2_n_1 ,\TIME_reg[8]_i_2_n_2 ,\TIME_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\TIME_reg[8]_i_2_n_4 ,\TIME_reg[8]_i_2_n_5 ,\TIME_reg[8]_i_2_n_6 ,\TIME_reg[8]_i_2_n_7 }),
        .S({\TIME[8]_i_3_n_0 ,\TIME[8]_i_4_n_0 ,\TIME[8]_i_5_n_0 ,\TIME[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \TIME_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(TIME[9]),
        .Q(\TIME_reg_n_0_[9] ),
        .R(clear));
  LUT6 #(
    .INIT(64'h0000000020006088)) 
    enz_31_INST_0
       (.I0(opcode[2]),
        .I1(opcode[4]),
        .I2(opcode[5]),
        .I3(opcode[6]),
        .I4(opcode[3]),
        .I5(enz_31_INST_0_i_1_n_0),
        .O(enz_31));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    enz_31_INST_0_i_1
       (.I0(opcode[7]),
        .I1(opcode[9]),
        .I2(opcode[8]),
        .I3(opcode[10]),
        .I4(opcode[11]),
        .I5(opcode[1]),
        .O(enz_31_INST_0_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[0]_INST_0 
       (.I0(\rd[0]_INST_0_i_1_n_0 ),
        .O(rd[0]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[0]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[0]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[0]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[0]_INST_0_i_4_n_0 ),
        .O(\rd[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[0]_INST_0_i_2 
       (.I0(imm[0]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[0]_INST_0_i_3 
       (.I0(\rd[0]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[0] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[0]),
        .O(\rd[0]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF47FF00)) 
    \rd[0]_INST_0_i_4 
       (.I0(\PC_N2_reg_n_0_[0] ),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[3]_i_3_n_7 ),
        .I3(\rd[31]_INST_0_i_12_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[0]_INST_0_i_5 
       (.I0(data2[0]),
        .I1(\REAL_TIME_reg_n_0_[0] ),
        .I2(imm[0]),
        .I3(data0[0]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[0] ),
        .O(\rd[0]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[10]_INST_0 
       (.I0(\rd[10]_INST_0_i_1_n_0 ),
        .O(rd[10]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[10]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[10]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[10]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[10]_INST_0_i_4_n_0 ),
        .O(\rd[10]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[10]_INST_0_i_2 
       (.I0(imm[10]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[10]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[10]_INST_0_i_3 
       (.I0(\rd[10]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[10] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[10]),
        .O(\rd[10]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[10]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[10]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[11]_i_3_n_5 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[10]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[10]_INST_0_i_5 
       (.I0(data2[10]),
        .I1(\REAL_TIME_reg_n_0_[10] ),
        .I2(imm[0]),
        .I3(data0[10]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[10] ),
        .O(\rd[10]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[11]_INST_0 
       (.I0(\rd[11]_INST_0_i_1_n_0 ),
        .O(rd[11]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[11]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[11]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[11]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[11]_INST_0_i_4_n_0 ),
        .O(\rd[11]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[11]_INST_0_i_2 
       (.I0(imm[11]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[11]_INST_0_i_3 
       (.I0(\rd[11]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[11] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[11]),
        .O(\rd[11]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[11]_INST_0_i_4 
       (.I0(data1[11]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[11]_i_3_n_4 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[11]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[11]_INST_0_i_5 
       (.I0(data2[11]),
        .I1(\REAL_TIME_reg_n_0_[11] ),
        .I2(imm[0]),
        .I3(data0[11]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[11] ),
        .O(\rd[11]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[12]_INST_0 
       (.I0(\rd[12]_INST_0_i_1_n_0 ),
        .O(rd[12]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[12]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[12]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[12]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[12]_INST_0_i_4_n_0 ),
        .O(\rd[12]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[12]_INST_0_i_2 
       (.I0(imm[12]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[12]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[12]_INST_0_i_3 
       (.I0(\rd[12]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[12] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[12]),
        .O(\rd[12]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[12]_INST_0_i_4 
       (.I0(data1[12]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[15]_i_3_n_7 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[12]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[12]_INST_0_i_5 
       (.I0(data2[12]),
        .I1(\REAL_TIME_reg_n_0_[12] ),
        .I2(imm[0]),
        .I3(data0[12]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[12] ),
        .O(\rd[12]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[13]_INST_0 
       (.I0(\rd[13]_INST_0_i_1_n_0 ),
        .O(rd[13]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[13]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[13]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[13]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[13]_INST_0_i_4_n_0 ),
        .O(\rd[13]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[13]_INST_0_i_2 
       (.I0(imm[13]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[13]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[13]_INST_0_i_3 
       (.I0(\rd[13]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[13] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[13]),
        .O(\rd[13]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[13]_INST_0_i_4 
       (.I0(data1[13]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[15]_i_3_n_6 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[13]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[13]_INST_0_i_5 
       (.I0(data2[13]),
        .I1(\REAL_TIME_reg_n_0_[13] ),
        .I2(imm[0]),
        .I3(data0[13]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[13] ),
        .O(\rd[13]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[14]_INST_0 
       (.I0(\rd[14]_INST_0_i_1_n_0 ),
        .O(rd[14]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[14]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[14]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[14]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[14]_INST_0_i_4_n_0 ),
        .O(\rd[14]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[14]_INST_0_i_2 
       (.I0(imm[14]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[14]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[14]_INST_0_i_3 
       (.I0(\rd[14]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[14] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[14]),
        .O(\rd[14]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[14]_INST_0_i_4 
       (.I0(data1[14]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[15]_i_3_n_5 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[14]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[14]_INST_0_i_5 
       (.I0(data2[14]),
        .I1(\REAL_TIME_reg_n_0_[14] ),
        .I2(imm[0]),
        .I3(data0[14]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[14] ),
        .O(\rd[14]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[15]_INST_0 
       (.I0(\rd[15]_INST_0_i_1_n_0 ),
        .O(rd[15]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[15]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[15]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[15]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[15]_INST_0_i_4_n_0 ),
        .O(\rd[15]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[15]_INST_0_i_2 
       (.I0(imm[15]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[15]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[15]_INST_0_i_3 
       (.I0(\rd[15]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[15] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[15]),
        .O(\rd[15]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[15]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[15]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[15]_i_3_n_4 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[15]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[15]_INST_0_i_5 
       (.I0(data2[15]),
        .I1(\REAL_TIME_reg_n_0_[15] ),
        .I2(imm[0]),
        .I3(data0[15]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[15] ),
        .O(\rd[15]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[16]_INST_0 
       (.I0(\rd[16]_INST_0_i_1_n_0 ),
        .O(rd[16]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[16]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[16]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[16]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[16]_INST_0_i_4_n_0 ),
        .O(\rd[16]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[16]_INST_0_i_2 
       (.I0(imm[16]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[16]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[16]_INST_0_i_3 
       (.I0(\rd[16]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[16] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[16]),
        .O(\rd[16]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[16]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[16]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[19]_i_3_n_7 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[16]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[16]_INST_0_i_5 
       (.I0(data2[16]),
        .I1(\REAL_TIME_reg_n_0_[16] ),
        .I2(imm[0]),
        .I3(data0[16]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[16] ),
        .O(\rd[16]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[17]_INST_0 
       (.I0(\rd[17]_INST_0_i_1_n_0 ),
        .O(rd[17]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[17]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[17]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[17]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[17]_INST_0_i_4_n_0 ),
        .O(\rd[17]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[17]_INST_0_i_2 
       (.I0(imm[17]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[17]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[17]_INST_0_i_3 
       (.I0(\rd[17]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[17] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[17]),
        .O(\rd[17]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[17]_INST_0_i_4 
       (.I0(data1[17]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[19]_i_3_n_6 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[17]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[17]_INST_0_i_5 
       (.I0(data2[17]),
        .I1(\REAL_TIME_reg_n_0_[17] ),
        .I2(imm[0]),
        .I3(data0[17]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[17] ),
        .O(\rd[17]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[18]_INST_0 
       (.I0(\rd[18]_INST_0_i_1_n_0 ),
        .O(rd[18]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[18]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[18]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[18]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[18]_INST_0_i_4_n_0 ),
        .O(\rd[18]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[18]_INST_0_i_2 
       (.I0(imm[18]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[18]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[18]_INST_0_i_3 
       (.I0(\rd[18]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[18] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[18]),
        .O(\rd[18]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[18]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[18]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[19]_i_3_n_5 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[18]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[18]_INST_0_i_5 
       (.I0(data2[18]),
        .I1(\REAL_TIME_reg_n_0_[18] ),
        .I2(imm[0]),
        .I3(data0[18]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[18] ),
        .O(\rd[18]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[19]_INST_0 
       (.I0(\rd[19]_INST_0_i_1_n_0 ),
        .O(rd[19]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[19]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[19]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[19]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[19]_INST_0_i_4_n_0 ),
        .O(\rd[19]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[19]_INST_0_i_2 
       (.I0(imm[19]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[19]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[19]_INST_0_i_3 
       (.I0(\rd[19]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[19] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[19]),
        .O(\rd[19]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[19]_INST_0_i_4 
       (.I0(data1[19]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[19]_i_3_n_4 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[19]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[19]_INST_0_i_5 
       (.I0(data2[19]),
        .I1(\REAL_TIME_reg_n_0_[19] ),
        .I2(imm[0]),
        .I3(data0[19]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[19] ),
        .O(\rd[19]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[1]_INST_0 
       (.I0(\rd[1]_INST_0_i_1_n_0 ),
        .O(rd[1]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[1]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[1]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[1]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[1]_INST_0_i_4_n_0 ),
        .O(\rd[1]_INST_0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rd[1]_INST_0_i_2 
       (.I0(\rd[31]_INST_0_i_14_n_0 ),
        .I1(imm[1]),
        .O(\rd[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[1]_INST_0_i_3 
       (.I0(\rd[1]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[1] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[1]),
        .O(\rd[1]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCECCCEEE)) 
    \rd[1]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_5_n_0 ),
        .I1(\rd[31]_INST_0_i_12_n_0 ),
        .I2(data1[1]),
        .I3(\rd[31]_INST_0_i_13_n_0 ),
        .I4(\PC_N2_reg[3]_i_3_n_6 ),
        .O(\rd[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[1]_INST_0_i_5 
       (.I0(data2[1]),
        .I1(\REAL_TIME_reg_n_0_[1] ),
        .I2(imm[0]),
        .I3(data0[1]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[1] ),
        .O(\rd[1]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[20]_INST_0 
       (.I0(\rd[20]_INST_0_i_1_n_0 ),
        .O(rd[20]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[20]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[20]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[20]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[20]_INST_0_i_4_n_0 ),
        .O(\rd[20]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[20]_INST_0_i_2 
       (.I0(imm[20]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[20]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[20]_INST_0_i_3 
       (.I0(\rd[20]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[20] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[20]),
        .O(\rd[20]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[20]_INST_0_i_4 
       (.I0(data1[20]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[23]_i_3_n_7 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[20]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[20]_INST_0_i_5 
       (.I0(data2[20]),
        .I1(\REAL_TIME_reg_n_0_[20] ),
        .I2(imm[0]),
        .I3(data0[20]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[20] ),
        .O(\rd[20]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[21]_INST_0 
       (.I0(\rd[21]_INST_0_i_1_n_0 ),
        .O(rd[21]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[21]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[21]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[21]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[21]_INST_0_i_4_n_0 ),
        .O(\rd[21]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[21]_INST_0_i_2 
       (.I0(imm[21]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[21]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[21]_INST_0_i_3 
       (.I0(\rd[21]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[21] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[21]),
        .O(\rd[21]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[21]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[21]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[23]_i_3_n_6 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[21]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[21]_INST_0_i_5 
       (.I0(data2[21]),
        .I1(\REAL_TIME_reg_n_0_[21] ),
        .I2(imm[0]),
        .I3(data0[21]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[21] ),
        .O(\rd[21]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[22]_INST_0 
       (.I0(\rd[22]_INST_0_i_1_n_0 ),
        .O(rd[22]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[22]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[22]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[22]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[22]_INST_0_i_4_n_0 ),
        .O(\rd[22]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[22]_INST_0_i_2 
       (.I0(imm[22]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[22]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[22]_INST_0_i_3 
       (.I0(\rd[22]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[22] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[22]),
        .O(\rd[22]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[22]_INST_0_i_4 
       (.I0(data1[22]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[23]_i_3_n_5 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[22]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[22]_INST_0_i_5 
       (.I0(data2[22]),
        .I1(\REAL_TIME_reg_n_0_[22] ),
        .I2(imm[0]),
        .I3(data0[22]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[22] ),
        .O(\rd[22]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[23]_INST_0 
       (.I0(\rd[23]_INST_0_i_1_n_0 ),
        .O(rd[23]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[23]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[23]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[23]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[23]_INST_0_i_4_n_0 ),
        .O(\rd[23]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[23]_INST_0_i_2 
       (.I0(imm[23]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[23]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[23]_INST_0_i_3 
       (.I0(\rd[23]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[23] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[23]),
        .O(\rd[23]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[23]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[23]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[23]_i_3_n_4 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[23]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[23]_INST_0_i_5 
       (.I0(data2[23]),
        .I1(\REAL_TIME_reg_n_0_[23] ),
        .I2(imm[0]),
        .I3(data0[23]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[23] ),
        .O(\rd[23]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[24]_INST_0 
       (.I0(\rd[24]_INST_0_i_1_n_0 ),
        .O(rd[24]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[24]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[24]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[24]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[24]_INST_0_i_4_n_0 ),
        .O(\rd[24]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[24]_INST_0_i_2 
       (.I0(imm[24]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[24]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[24]_INST_0_i_3 
       (.I0(\rd[24]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[24] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[24]),
        .O(\rd[24]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[24]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[24]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[27]_i_3_n_7 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[24]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[24]_INST_0_i_5 
       (.I0(data2[24]),
        .I1(\REAL_TIME_reg_n_0_[24] ),
        .I2(imm[0]),
        .I3(data0[24]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[24] ),
        .O(\rd[24]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[25]_INST_0 
       (.I0(\rd[25]_INST_0_i_1_n_0 ),
        .O(rd[25]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[25]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[25]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[25]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[25]_INST_0_i_4_n_0 ),
        .O(\rd[25]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[25]_INST_0_i_2 
       (.I0(imm[25]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[25]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[25]_INST_0_i_3 
       (.I0(\rd[25]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[25] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[25]),
        .O(\rd[25]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[25]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[25]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[27]_i_3_n_6 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[25]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[25]_INST_0_i_5 
       (.I0(data2[25]),
        .I1(\REAL_TIME_reg_n_0_[25] ),
        .I2(imm[0]),
        .I3(data0[25]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[25] ),
        .O(\rd[25]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[26]_INST_0 
       (.I0(\rd[26]_INST_0_i_1_n_0 ),
        .O(rd[26]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[26]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[26]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[26]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[26]_INST_0_i_4_n_0 ),
        .O(\rd[26]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[26]_INST_0_i_2 
       (.I0(imm[26]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[26]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[26]_INST_0_i_3 
       (.I0(\rd[26]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[26] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[26]),
        .O(\rd[26]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[26]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[26]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[27]_i_3_n_5 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[26]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[26]_INST_0_i_5 
       (.I0(data2[26]),
        .I1(\REAL_TIME_reg_n_0_[26] ),
        .I2(imm[0]),
        .I3(data0[26]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[26] ),
        .O(\rd[26]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[27]_INST_0 
       (.I0(\rd[27]_INST_0_i_1_n_0 ),
        .O(rd[27]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[27]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[27]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[27]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[27]_INST_0_i_4_n_0 ),
        .O(\rd[27]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[27]_INST_0_i_2 
       (.I0(imm[27]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[27]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[27]_INST_0_i_3 
       (.I0(\rd[27]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[27] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[27]),
        .O(\rd[27]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[27]_INST_0_i_4 
       (.I0(data1[27]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[27]_i_3_n_4 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[27]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[27]_INST_0_i_5 
       (.I0(data2[27]),
        .I1(\REAL_TIME_reg_n_0_[27] ),
        .I2(imm[0]),
        .I3(data0[27]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[27] ),
        .O(\rd[27]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[28]_INST_0 
       (.I0(\rd[28]_INST_0_i_1_n_0 ),
        .O(rd[28]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[28]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[28]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[28]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[28]_INST_0_i_4_n_0 ),
        .O(\rd[28]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[28]_INST_0_i_2 
       (.I0(imm[28]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[28]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[28]_INST_0_i_3 
       (.I0(\rd[28]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[28] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[28]),
        .O(\rd[28]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[28]_INST_0_i_4 
       (.I0(data1[28]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[31]_i_5_n_7 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[28]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[28]_INST_0_i_5 
       (.I0(data2[28]),
        .I1(\REAL_TIME_reg_n_0_[28] ),
        .I2(imm[0]),
        .I3(data0[28]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[28] ),
        .O(\rd[28]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[29]_INST_0 
       (.I0(\rd[29]_INST_0_i_1_n_0 ),
        .O(rd[29]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[29]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[29]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[29]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[29]_INST_0_i_4_n_0 ),
        .O(\rd[29]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[29]_INST_0_i_2 
       (.I0(imm[29]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[29]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[29]_INST_0_i_3 
       (.I0(\rd[29]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[29] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[29]),
        .O(\rd[29]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[29]_INST_0_i_4 
       (.I0(data1[29]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[31]_i_5_n_6 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[29]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[29]_INST_0_i_5 
       (.I0(data2[29]),
        .I1(\REAL_TIME_reg_n_0_[29] ),
        .I2(imm[0]),
        .I3(data0[29]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[29] ),
        .O(\rd[29]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[2]_INST_0 
       (.I0(\rd[2]_INST_0_i_1_n_0 ),
        .O(rd[2]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[2]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[2]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[2]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[2]_INST_0_i_4_n_0 ),
        .O(\rd[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[2]_INST_0_i_2 
       (.I0(imm[2]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[2]_INST_0_i_3 
       (.I0(\rd[2]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[2] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[2]),
        .O(\rd[2]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[2]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[2]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[3]_i_3_n_5 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[2]_INST_0_i_5 
       (.I0(data2[2]),
        .I1(\REAL_TIME_reg_n_0_[2] ),
        .I2(imm[0]),
        .I3(data0[2]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[2] ),
        .O(\rd[2]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[30]_INST_0 
       (.I0(\rd[30]_INST_0_i_1_n_0 ),
        .O(rd[30]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[30]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[30]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[30]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[30]_INST_0_i_5_n_0 ),
        .O(\rd[30]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[30]_INST_0_i_2 
       (.I0(imm[30]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[30]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[30]_INST_0_i_3 
       (.I0(\rd[30]_INST_0_i_6_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[30] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[30]),
        .O(\rd[30]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFBFFFFFFF)) 
    \rd[30]_INST_0_i_4 
       (.I0(opcode[3]),
        .I1(opcode[6]),
        .I2(opcode[1]),
        .I3(opcode[4]),
        .I4(opcode[5]),
        .I5(opcode[2]),
        .O(\rd[30]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[30]_INST_0_i_5 
       (.I0(data1[30]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[31]_i_5_n_5 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[30]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[30]_INST_0_i_6 
       (.I0(data2[30]),
        .I1(\REAL_TIME_reg_n_0_[30] ),
        .I2(imm[0]),
        .I3(data0[30]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[30] ),
        .O(\rd[30]_INST_0_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[31]_INST_0 
       (.I0(\rd[31]_INST_0_i_1_n_0 ),
        .O(rd[31]));
  LUT6 #(
    .INIT(64'h0000550455555555)) 
    \rd[31]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[31]_INST_0_i_3_n_0 ),
        .I2(\rd[31]_INST_0_i_4_n_0 ),
        .I3(\rd[31]_INST_0_i_5_n_0 ),
        .I4(\rd[31]_INST_0_i_6_n_0 ),
        .I5(\rd[31]_INST_0_i_7_n_0 ),
        .O(\rd[31]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rd[31]_INST_0_i_10 
       (.I0(\rd[31]_INST_0_i_16_n_0 ),
        .I1(\rd[31]_INST_0_i_17_n_0 ),
        .I2(imm[21]),
        .I3(imm[23]),
        .I4(imm[29]),
        .I5(imm[30]),
        .O(\rd[31]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[31]_INST_0_i_11 
       (.I0(data2[31]),
        .I1(\REAL_TIME_reg_n_0_[31] ),
        .I2(imm[0]),
        .I3(data0[31]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[31] ),
        .O(\rd[31]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF3FEFFFBFFFFFFF)) 
    \rd[31]_INST_0_i_12 
       (.I0(opcode[3]),
        .I1(opcode[6]),
        .I2(opcode[1]),
        .I3(opcode[4]),
        .I4(opcode[5]),
        .I5(opcode[2]),
        .O(\rd[31]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h10C0000000000000)) 
    \rd[31]_INST_0_i_13 
       (.I0(opcode[3]),
        .I1(opcode[6]),
        .I2(opcode[5]),
        .I3(opcode[4]),
        .I4(opcode[2]),
        .I5(opcode[1]),
        .O(\rd[31]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \rd[31]_INST_0_i_14 
       (.I0(opcode[1]),
        .I1(opcode[2]),
        .I2(opcode[4]),
        .I3(opcode[5]),
        .I4(opcode[6]),
        .I5(opcode[3]),
        .O(\rd[31]_INST_0_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rd[31]_INST_0_i_15 
       (.I0(imm[15]),
        .I1(imm[31]),
        .I2(imm[5]),
        .I3(imm[13]),
        .O(\rd[31]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \rd[31]_INST_0_i_16 
       (.I0(imm[19]),
        .I1(imm[16]),
        .I2(imm[27]),
        .I3(imm[26]),
        .I4(imm[8]),
        .I5(imm[11]),
        .O(\rd[31]_INST_0_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rd[31]_INST_0_i_17 
       (.I0(imm[6]),
        .I1(imm[17]),
        .I2(imm[3]),
        .I3(imm[28]),
        .O(\rd[31]_INST_0_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rd[31]_INST_0_i_2 
       (.I0(opcode[11]),
        .I1(opcode[10]),
        .I2(opcode[8]),
        .I3(opcode[9]),
        .I4(opcode[7]),
        .O(\rd[31]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rd[31]_INST_0_i_3 
       (.I0(imm[14]),
        .I1(imm[20]),
        .I2(imm[2]),
        .I3(\rd[31]_INST_0_i_8_n_0 ),
        .I4(\rd[31]_INST_0_i_9_n_0 ),
        .I5(\rd[31]_INST_0_i_10_n_0 ),
        .O(\rd[31]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[31]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_11_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[31] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[31]),
        .O(\rd[31]_INST_0_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \rd[31]_INST_0_i_5 
       (.I0(opcode[2]),
        .I1(opcode[5]),
        .I2(opcode[4]),
        .O(\rd[31]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[31]_INST_0_i_6 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[31]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[31]_i_5_n_4 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[31]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rd[31]_INST_0_i_7 
       (.I0(imm[31]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[31]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rd[31]_INST_0_i_8 
       (.I0(imm[9]),
        .I1(imm[12]),
        .I2(imm[10]),
        .I3(imm[18]),
        .O(\rd[31]_INST_0_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rd[31]_INST_0_i_9 
       (.I0(imm[25]),
        .I1(imm[4]),
        .I2(imm[24]),
        .I3(imm[22]),
        .I4(\rd[31]_INST_0_i_15_n_0 ),
        .O(\rd[31]_INST_0_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[3]_INST_0 
       (.I0(\rd[3]_INST_0_i_1_n_0 ),
        .O(rd[3]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[3]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[3]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[3]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[3]_INST_0_i_4_n_0 ),
        .O(\rd[3]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[3]_INST_0_i_2 
       (.I0(imm[3]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[3]_INST_0_i_3 
       (.I0(\rd[3]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[3] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[3]),
        .O(\rd[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[3]_INST_0_i_4 
       (.I0(data1[3]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[3]_i_3_n_4 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[3]_INST_0_i_5 
       (.I0(data2[3]),
        .I1(\REAL_TIME_reg_n_0_[3] ),
        .I2(imm[0]),
        .I3(data0[3]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[3] ),
        .O(\rd[3]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[4]_INST_0 
       (.I0(\rd[4]_INST_0_i_1_n_0 ),
        .O(rd[4]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[4]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[4]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[4]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[4]_INST_0_i_4_n_0 ),
        .O(\rd[4]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[4]_INST_0_i_2 
       (.I0(imm[4]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[4]_INST_0_i_3 
       (.I0(\rd[4]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[4] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[4]),
        .O(\rd[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[4]_INST_0_i_4 
       (.I0(data1[4]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[7]_i_3_n_7 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[4]_INST_0_i_5 
       (.I0(data2[4]),
        .I1(\REAL_TIME_reg_n_0_[4] ),
        .I2(imm[0]),
        .I3(data0[4]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[4] ),
        .O(\rd[4]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[5]_INST_0 
       (.I0(\rd[5]_INST_0_i_1_n_0 ),
        .O(rd[5]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[5]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[5]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[5]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[5]_INST_0_i_4_n_0 ),
        .O(\rd[5]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[5]_INST_0_i_2 
       (.I0(imm[5]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[5]_INST_0_i_3 
       (.I0(\rd[5]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[5] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[5]),
        .O(\rd[5]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[5]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[5]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[7]_i_3_n_6 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[5]_INST_0_i_5 
       (.I0(data2[5]),
        .I1(\REAL_TIME_reg_n_0_[5] ),
        .I2(imm[0]),
        .I3(data0[5]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[5] ),
        .O(\rd[5]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[6]_INST_0 
       (.I0(\rd[6]_INST_0_i_1_n_0 ),
        .O(rd[6]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[6]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[6]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[6]_INST_0_i_3_n_0 ),
        .I4(\rd[30]_INST_0_i_4_n_0 ),
        .I5(\rd[6]_INST_0_i_4_n_0 ),
        .O(\rd[6]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[6]_INST_0_i_2 
       (.I0(imm[6]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[6]_INST_0_i_3 
       (.I0(\rd[6]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[6] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[6]),
        .O(\rd[6]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFF0000)) 
    \rd[6]_INST_0_i_4 
       (.I0(data1[6]),
        .I1(\rd[31]_INST_0_i_13_n_0 ),
        .I2(\PC_N2_reg[7]_i_3_n_5 ),
        .I3(\rd[31]_INST_0_i_14_n_0 ),
        .I4(\rd[31]_INST_0_i_12_n_0 ),
        .I5(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[6]_INST_0_i_5 
       (.I0(data2[6]),
        .I1(\REAL_TIME_reg_n_0_[6] ),
        .I2(imm[0]),
        .I3(data0[6]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[6] ),
        .O(\rd[6]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[7]_INST_0 
       (.I0(\rd[7]_INST_0_i_1_n_0 ),
        .O(rd[7]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[7]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[7]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[7]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[7]_INST_0_i_4_n_0 ),
        .O(\rd[7]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[7]_INST_0_i_2 
       (.I0(imm[7]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[7]_INST_0_i_3 
       (.I0(\rd[7]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[7] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[7]),
        .O(\rd[7]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[7]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[7]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[7]_i_3_n_4 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[7]_INST_0_i_5 
       (.I0(data2[7]),
        .I1(\REAL_TIME_reg_n_0_[7] ),
        .I2(imm[0]),
        .I3(data0[7]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[7] ),
        .O(\rd[7]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[8]_INST_0 
       (.I0(\rd[8]_INST_0_i_1_n_0 ),
        .O(rd[8]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[8]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[8]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[8]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[8]_INST_0_i_4_n_0 ),
        .O(\rd[8]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[8]_INST_0_i_2 
       (.I0(imm[8]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[8]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[8]_INST_0_i_3 
       (.I0(\rd[8]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[8] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[8]),
        .O(\rd[8]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[8]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[8]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[11]_i_3_n_7 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[8]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[8]_INST_0_i_5 
       (.I0(data2[8]),
        .I1(\REAL_TIME_reg_n_0_[8] ),
        .I2(imm[0]),
        .I3(data0[8]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[8] ),
        .O(\rd[8]_INST_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rd[9]_INST_0 
       (.I0(\rd[9]_INST_0_i_1_n_0 ),
        .O(rd[9]));
  LUT6 #(
    .INIT(64'h4444444455554454)) 
    \rd[9]_INST_0_i_1 
       (.I0(\rd[31]_INST_0_i_2_n_0 ),
        .I1(\rd[9]_INST_0_i_2_n_0 ),
        .I2(\rd[31]_INST_0_i_3_n_0 ),
        .I3(\rd[9]_INST_0_i_3_n_0 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .I5(\rd[9]_INST_0_i_4_n_0 ),
        .O(\rd[9]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rd[9]_INST_0_i_2 
       (.I0(imm[9]),
        .I1(\rd[31]_INST_0_i_14_n_0 ),
        .O(\rd[9]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF505F535F5F5F535)) 
    \rd[9]_INST_0_i_3 
       (.I0(\rd[9]_INST_0_i_5_n_0 ),
        .I1(\N_INSTRUC_reg_n_0_[9] ),
        .I2(imm[1]),
        .I3(imm[0]),
        .I4(imm[7]),
        .I5(data4[9]),
        .O(\rd[9]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rd[9]_INST_0_i_4 
       (.I0(\rd[31]_INST_0_i_12_n_0 ),
        .I1(data1[9]),
        .I2(\rd[31]_INST_0_i_13_n_0 ),
        .I3(\PC_N2_reg[11]_i_3_n_6 ),
        .I4(\rd[31]_INST_0_i_5_n_0 ),
        .O(\rd[9]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd[9]_INST_0_i_5 
       (.I0(data2[9]),
        .I1(\REAL_TIME_reg_n_0_[9] ),
        .I2(imm[0]),
        .I3(data0[9]),
        .I4(imm[7]),
        .I5(\N_CYCLE_reg_n_0_[9] ),
        .O(\rd[9]_INST_0_i_5_n_0 ));
endmodule

(* addr_mask = "160'b0000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000010000000000000000000000000000000100000000000000000000001111111111" *) (* addr_use = "160'b0000010000000000000000000000000000000000000000000000010000010000000000000000000000000100000010000000000000000000000001000000000000000000000000000000000000000000" *) (* addressing = "0" *) 
(* impl = "0" *) (* masters = "2" *) (* numbit_bus_rms = "37" *) 
(* numbit_bus_rsm = "34" *) (* numbit_bus_wms = "74" *) (* numbit_bus_wsm = "3" *) 
(* numbit_masters = "1" *) (* numbit_slaves = "3" *) (* slaves = "5" *) 
(* sword = "32" *) 
module axi4_interconnect
   (CLK,
    RST,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_rvalid,
    m_axi_rready,
    m_axi_rdata,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_rdata);
  input CLK;
  input RST;
  input [1:0]m_axi_awvalid;
  output [1:0]m_axi_awready;
  input [63:0]m_axi_awaddr;
  input [5:0]m_axi_awprot;
  input [1:0]m_axi_wvalid;
  output [1:0]m_axi_wready;
  input [63:0]m_axi_wdata;
  input [7:0]m_axi_wstrb;
  output [1:0]m_axi_bvalid;
  input [1:0]m_axi_bready;
  input [1:0]m_axi_arvalid;
  output [1:0]m_axi_arready;
  input [63:0]m_axi_araddr;
  input [5:0]m_axi_arprot;
  output [1:0]m_axi_rvalid;
  input [1:0]m_axi_rready;
  output [63:0]m_axi_rdata;
  output [4:0]s_axi_awvalid;
  input [4:0]s_axi_awready;
  output [159:0]s_axi_awaddr;
  output [14:0]s_axi_awprot;
  output [4:0]s_axi_wvalid;
  input [4:0]s_axi_wready;
  output [159:0]s_axi_wdata;
  output [19:0]s_axi_wstrb;
  input [4:0]s_axi_bvalid;
  output [4:0]s_axi_bready;
  output [4:0]s_axi_arvalid;
  input [4:0]s_axi_arready;
  output [159:0]s_axi_araddr;
  output [14:0]s_axi_arprot;
  input [4:0]s_axi_rvalid;
  output [4:0]s_axi_rready;
  input [159:0]s_axi_rdata;

  wire \<const0> ;
  wire CLK;
  wire [31:0]araddr;
  wire [31:0]awaddr;
  wire [36:0]axi_rms;
  wire [33:0]axi_rsm;
  wire [73:0]axi_wms;
  wire [2:0]axi_wsm;
  wire counter_rrequests;
  wire \counter_rrequests[0]_i_1_n_0 ;
  wire counter_wrequests;
  wire \counter_wrequests[0]_i_1_n_0 ;
  wire [0:0]dec_rrequests;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][0] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][10] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][11] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][12] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][13] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][14] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][15] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][16] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][17] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][18] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][19] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][1] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][20] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][21] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][22] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][23] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][24] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][25] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][26] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][27] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][28] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][29] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][2] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][3] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][4] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][5] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][6] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][7] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][8] ;
  wire \genblk1[0].m_axi_araddr_g_reg_n_0_[0][9] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][0] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][10] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][11] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][12] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][13] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][14] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][15] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][16] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][17] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][18] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][19] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][1] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][20] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][21] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][22] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][23] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][24] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][25] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][26] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][27] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][28] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][29] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][2] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][3] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][4] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][5] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][6] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][7] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][8] ;
  wire \genblk1[0].m_axi_awaddr_g_reg_n_0_[0][9] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][0] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][10] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][11] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][12] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][13] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][14] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][15] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][16] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][17] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][18] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][19] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][1] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][20] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][21] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][22] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][23] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][24] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][25] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][26] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][27] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][28] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][29] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][2] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][30] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][31] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][3] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][4] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][5] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][6] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][7] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][8] ;
  wire \genblk1[1].m_axi_araddr_g_reg_n_0_[1][9] ;
  wire \genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][0] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][10] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][11] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][12] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][13] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][14] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][15] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][16] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][17] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][18] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][19] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][1] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][20] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][21] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][22] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][23] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][24] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][25] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][26] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][27] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][28] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][29] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][2] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][30] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][31] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][3] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][4] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][5] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][6] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][7] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][8] ;
  wire \genblk1[1].m_axi_awaddr_g_reg_n_0_[1][9] ;
  wire [1:0]m_axi_arready;
  wire \m_axi_arready[1]_INST_0_i_10_n_0 ;
  wire \m_axi_arready[1]_INST_0_i_11_n_0 ;
  wire \m_axi_arready[1]_INST_0_i_2_n_0 ;
  wire \m_axi_arready[1]_INST_0_i_3_n_0 ;
  wire \m_axi_arready[1]_INST_0_i_4_n_0 ;
  wire \m_axi_arready[1]_INST_0_i_5_n_0 ;
  wire \m_axi_arready[1]_INST_0_i_6_n_0 ;
  wire \m_axi_arready[1]_INST_0_i_7_n_0 ;
  wire \m_axi_arready[1]_INST_0_i_8_n_0 ;
  wire \m_axi_arready[1]_INST_0_i_9_n_0 ;
  wire [1:0]m_axi_arvalid;
  wire [63:0]m_axi_awaddr;
  wire [1:0]m_axi_awready;
  wire \m_axi_awready[1]_INST_0_i_2_n_0 ;
  wire \m_axi_awready[1]_INST_0_i_3_n_0 ;
  wire \m_axi_awready[1]_INST_0_i_4_n_0 ;
  wire \m_axi_awready[1]_INST_0_i_5_n_0 ;
  wire \m_axi_awready[1]_INST_0_i_6_n_0 ;
  wire \m_axi_awready[1]_INST_0_i_8_n_0 ;
  wire [1:0]m_axi_awvalid;
  wire [1:0]m_axi_bready;
  wire [1:0]m_axi_bvalid;
  wire \m_axi_bvalid[1]_INST_0_i_2_n_0 ;
  wire \m_axi_bvalid[1]_INST_0_i_3_n_0 ;
  wire \m_axi_bvalid[1]_INST_0_i_4_n_0 ;
  wire \m_axi_bvalid[1]_INST_0_i_5_n_0 ;
  wire [63:0]m_axi_rdata;
  wire \m_axi_rdata[32]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[32]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[32]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[32]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[33]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[33]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[33]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[33]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[34]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[34]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[34]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[34]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[35]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[35]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[35]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[35]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[36]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[36]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[36]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[36]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[37]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[37]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[37]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[37]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[38]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[38]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[38]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[38]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[39]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[39]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[39]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[39]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[40]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[40]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[40]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[40]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[41]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[41]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[41]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[41]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[42]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[42]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[42]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[42]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[43]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[43]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[43]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[43]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[44]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[44]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[44]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[44]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[45]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[45]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[45]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[45]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[46]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[46]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[46]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[46]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[47]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[47]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[47]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[47]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[48]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[48]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[48]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[48]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[49]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[49]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[49]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[49]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[50]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[50]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[50]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[50]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[51]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[51]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[51]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[51]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[52]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[52]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[52]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[52]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[53]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[53]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[53]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[53]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[54]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[54]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[54]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[54]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[55]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[55]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[55]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[55]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[56]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[56]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[56]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[56]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[57]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[57]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[57]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[57]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[58]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[58]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[58]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[58]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[59]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[59]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[59]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[59]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[60]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[60]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[60]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[60]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[61]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[61]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[61]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[61]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[62]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[62]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[62]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[62]_INST_0_i_5_n_0 ;
  wire \m_axi_rdata[63]_INST_0_i_2_n_0 ;
  wire \m_axi_rdata[63]_INST_0_i_3_n_0 ;
  wire \m_axi_rdata[63]_INST_0_i_4_n_0 ;
  wire \m_axi_rdata[63]_INST_0_i_5_n_0 ;
  wire [1:0]m_axi_rready;
  wire [1:0]m_axi_rvalid;
  wire \m_axi_rvalid[1]_INST_0_i_2_n_0 ;
  wire \m_axi_rvalid[1]_INST_0_i_3_n_0 ;
  wire \m_axi_rvalid[1]_INST_0_i_4_n_0 ;
  wire \m_axi_rvalid[1]_INST_0_i_5_n_0 ;
  wire [63:0]m_axi_wdata;
  wire [1:0]m_axi_wready;
  wire \m_axi_wready[1]_INST_0_i_2_n_0 ;
  wire \m_axi_wready[1]_INST_0_i_3_n_0 ;
  wire \m_axi_wready[1]_INST_0_i_4_n_0 ;
  wire \m_axi_wready[1]_INST_0_i_5_n_0 ;
  wire [7:0]m_axi_wstrb;
  wire [1:0]m_axi_wvalid;
  wire master_bready;
  wire master_rready;
  wire p_0_in;
  wire rtrans_i_1_n_0;
  wire rtrans_i_4_n_0;
  wire rtrans_i_5_n_0;
  wire rtrans_i_6_n_0;
  wire rtrans_i_7_n_0;
  wire rtrans_i_8_n_0;
  wire rtrans_i_9_n_0;
  wire rtrans_reg_n_0;
  wire [98:0]\^s_axi_araddr ;
  wire \s_axi_araddr[3]_INST_0_i_2_n_0 ;
  wire \s_axi_araddr[3]_INST_0_i_3_n_0 ;
  wire \s_axi_araddr[4]_INST_0_i_2_n_0 ;
  wire \s_axi_araddr[4]_INST_0_i_3_n_0 ;
  wire \s_axi_araddr[5]_INST_0_i_2_n_0 ;
  wire \s_axi_araddr[5]_INST_0_i_3_n_0 ;
  wire \s_axi_araddr[6]_INST_0_i_2_n_0 ;
  wire \s_axi_araddr[6]_INST_0_i_3_n_0 ;
  wire \s_axi_araddr[7]_INST_0_i_2_n_0 ;
  wire \s_axi_araddr[7]_INST_0_i_3_n_0 ;
  wire \s_axi_araddr[8]_INST_0_i_2_n_0 ;
  wire \s_axi_araddr[8]_INST_0_i_3_n_0 ;
  wire \s_axi_araddr[96]_INST_0_i_2_n_0 ;
  wire \s_axi_araddr[96]_INST_0_i_3_n_0 ;
  wire \s_axi_araddr[97]_INST_0_i_2_n_0 ;
  wire \s_axi_araddr[97]_INST_0_i_3_n_0 ;
  wire \s_axi_araddr[98]_INST_0_i_2_n_0 ;
  wire \s_axi_araddr[98]_INST_0_i_3_n_0 ;
  wire \s_axi_araddr[9]_INST_0_i_2_n_0 ;
  wire \s_axi_araddr[9]_INST_0_i_3_n_0 ;
  wire [4:0]s_axi_arready;
  wire [4:0]s_axi_arvalid;
  wire \s_axi_arvalid[1]_INST_0_i_1_n_0 ;
  wire \s_axi_arvalid[2]_INST_0_i_10_n_0 ;
  wire \s_axi_arvalid[2]_INST_0_i_1_n_0 ;
  wire \s_axi_arvalid[2]_INST_0_i_5_n_0 ;
  wire \s_axi_arvalid[2]_INST_0_i_6_n_0 ;
  wire \s_axi_arvalid[2]_INST_0_i_7_n_0 ;
  wire \s_axi_arvalid[2]_INST_0_i_8_n_0 ;
  wire \s_axi_arvalid[2]_INST_0_i_9_n_0 ;
  wire \s_axi_arvalid[3]_INST_0_i_2_n_0 ;
  wire \s_axi_arvalid[3]_INST_0_i_3_n_0 ;
  wire \s_axi_arvalid[3]_INST_0_i_4_n_0 ;
  wire \s_axi_arvalid[3]_INST_0_i_5_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_12_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_13_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_14_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_15_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_16_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_17_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_18_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_19_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_1_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_20_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_21_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_22_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_24_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_25_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_26_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_27_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_28_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_29_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_2_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_30_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_31_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_32_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_33_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_55_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_56_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_57_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_58_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_59_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_60_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_61_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_62_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_63_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_64_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_65_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_66_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_67_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_68_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_69_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_6_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_70_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_71_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_72_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_73_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_74_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_75_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_76_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_77_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_78_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_79_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_80_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_81_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_82_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_83_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_84_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_85_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_86_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_87_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_88_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_89_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_90_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_91_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_92_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_93_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_94_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_95_n_0 ;
  wire \s_axi_arvalid[4]_INST_0_i_96_n_0 ;
  wire [98:0]\^s_axi_awaddr ;
  wire \s_axi_awaddr[3]_INST_0_i_2_n_0 ;
  wire \s_axi_awaddr[3]_INST_0_i_3_n_0 ;
  wire \s_axi_awaddr[4]_INST_0_i_2_n_0 ;
  wire \s_axi_awaddr[4]_INST_0_i_3_n_0 ;
  wire \s_axi_awaddr[5]_INST_0_i_2_n_0 ;
  wire \s_axi_awaddr[5]_INST_0_i_3_n_0 ;
  wire \s_axi_awaddr[6]_INST_0_i_2_n_0 ;
  wire \s_axi_awaddr[6]_INST_0_i_3_n_0 ;
  wire \s_axi_awaddr[7]_INST_0_i_2_n_0 ;
  wire \s_axi_awaddr[7]_INST_0_i_3_n_0 ;
  wire \s_axi_awaddr[8]_INST_0_i_2_n_0 ;
  wire \s_axi_awaddr[8]_INST_0_i_3_n_0 ;
  wire \s_axi_awaddr[96]_INST_0_i_2_n_0 ;
  wire \s_axi_awaddr[96]_INST_0_i_3_n_0 ;
  wire \s_axi_awaddr[97]_INST_0_i_2_n_0 ;
  wire \s_axi_awaddr[97]_INST_0_i_3_n_0 ;
  wire \s_axi_awaddr[98]_INST_0_i_2_n_0 ;
  wire \s_axi_awaddr[98]_INST_0_i_3_n_0 ;
  wire \s_axi_awaddr[9]_INST_0_i_2_n_0 ;
  wire \s_axi_awaddr[9]_INST_0_i_3_n_0 ;
  wire [4:0]s_axi_awready;
  wire [3:0]\^s_axi_awvalid ;
  wire \s_axi_awvalid[1]_INST_0_i_1_n_0 ;
  wire \s_axi_awvalid[2]_INST_0_i_10_n_0 ;
  wire \s_axi_awvalid[2]_INST_0_i_11_n_0 ;
  wire \s_axi_awvalid[2]_INST_0_i_1_n_0 ;
  wire \s_axi_awvalid[2]_INST_0_i_5_n_0 ;
  wire \s_axi_awvalid[2]_INST_0_i_6_n_0 ;
  wire \s_axi_awvalid[2]_INST_0_i_7_n_0 ;
  wire \s_axi_awvalid[2]_INST_0_i_8_n_0 ;
  wire \s_axi_awvalid[2]_INST_0_i_9_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_10_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_11_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_19_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_20_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_2_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_3_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_42_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_43_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_44_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_45_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_46_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_47_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_48_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_49_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_50_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_51_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_52_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_53_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_54_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_55_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_56_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_57_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_58_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_59_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_5_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_60_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_61_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_62_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_63_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_64_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_65_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_66_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_67_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_68_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_69_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_6_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_70_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_71_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_72_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_73_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_74_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_75_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_76_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_77_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_78_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_79_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_7_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_80_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_81_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_82_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_83_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_84_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_85_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_86_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_87_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_88_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_89_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_8_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_90_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_91_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_92_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_93_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_94_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_95_n_0 ;
  wire \s_axi_awvalid[3]_INST_0_i_9_n_0 ;
  wire [4:0]s_axi_bready;
  wire \s_axi_bready[4]_INST_0_i_2_n_0 ;
  wire \s_axi_bready[4]_INST_0_i_3_n_0 ;
  wire [4:0]s_axi_bvalid;
  wire [159:0]s_axi_rdata;
  wire [4:0]s_axi_rready;
  wire \s_axi_rready[4]_INST_0_i_2_n_0 ;
  wire \s_axi_rready[4]_INST_0_i_3_n_0 ;
  wire [4:0]s_axi_rvalid;
  wire [159:0]\^s_axi_wdata ;
  wire \s_axi_wdata[128]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[128]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[129]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[129]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[130]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[130]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[131]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[131]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[132]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[132]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[133]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[133]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[134]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[134]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[135]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[135]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[136]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[136]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[137]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[137]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[138]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[138]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[139]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[139]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[140]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[140]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[141]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[141]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[142]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[142]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[143]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[143]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[144]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[144]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[145]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[145]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[146]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[146]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[147]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[147]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[148]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[148]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[149]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[149]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[150]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[150]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[151]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[151]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[152]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[152]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[153]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[153]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[154]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[154]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[155]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[155]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[156]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[156]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[157]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[157]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[158]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[158]_INST_0_i_3_n_0 ;
  wire \s_axi_wdata[159]_INST_0_i_2_n_0 ;
  wire \s_axi_wdata[159]_INST_0_i_3_n_0 ;
  wire [4:0]s_axi_wready;
  wire [3:0]\^s_axi_wstrb ;
  wire \s_axi_wstrb[0]_INST_0_i_2_n_0 ;
  wire \s_axi_wstrb[0]_INST_0_i_3_n_0 ;
  wire \s_axi_wstrb[1]_INST_0_i_2_n_0 ;
  wire \s_axi_wstrb[1]_INST_0_i_3_n_0 ;
  wire \s_axi_wstrb[2]_INST_0_i_2_n_0 ;
  wire \s_axi_wstrb[2]_INST_0_i_3_n_0 ;
  wire \s_axi_wstrb[3]_INST_0_i_2_n_0 ;
  wire \s_axi_wstrb[3]_INST_0_i_3_n_0 ;
  wire [4:0]\^s_axi_wvalid ;
  wire \s_axi_wvalid[4]_INST_0_i_1_n_0 ;
  wire \s_axi_wvalid[4]_INST_0_i_2_n_0 ;
  wire \s_axi_wvalid[4]_INST_0_i_5_n_0 ;
  wire \s_axi_wvalid[4]_INST_0_i_6_n_0 ;
  wire \s_axi_wvalid[4]_INST_0_i_7_n_0 ;
  wire \s_axi_wvalid[4]_INST_0_i_8_n_0 ;
  wire slave_bvalid;
  wire slave_rvalid;
  wire slave_wdec1_1;
  wire slave_wdec1_3;
  wire slave_wdec1_4;
  wire wtrans;
  wire wtrans_i_10_n_0;
  wire wtrans_i_1_n_0;
  wire wtrans_i_5_n_0;
  wire wtrans_i_6_n_0;
  wire wtrans_i_7_n_0;
  wire wtrans_i_8_n_0;
  wire wtrans_i_9_n_0;
  wire wtrans_reg_n_0;

  assign s_axi_araddr[159] = \<const0> ;
  assign s_axi_araddr[158] = \<const0> ;
  assign s_axi_araddr[157] = \<const0> ;
  assign s_axi_araddr[156] = \<const0> ;
  assign s_axi_araddr[155] = \<const0> ;
  assign s_axi_araddr[154] = \<const0> ;
  assign s_axi_araddr[153] = \<const0> ;
  assign s_axi_araddr[152] = \<const0> ;
  assign s_axi_araddr[151] = \<const0> ;
  assign s_axi_araddr[150] = \<const0> ;
  assign s_axi_araddr[149] = \<const0> ;
  assign s_axi_araddr[148] = \<const0> ;
  assign s_axi_araddr[147] = \<const0> ;
  assign s_axi_araddr[146] = \<const0> ;
  assign s_axi_araddr[145] = \<const0> ;
  assign s_axi_araddr[144] = \<const0> ;
  assign s_axi_araddr[143] = \<const0> ;
  assign s_axi_araddr[142] = \<const0> ;
  assign s_axi_araddr[141] = \<const0> ;
  assign s_axi_araddr[140] = \<const0> ;
  assign s_axi_araddr[139] = \<const0> ;
  assign s_axi_araddr[138] = \<const0> ;
  assign s_axi_araddr[137] = \<const0> ;
  assign s_axi_araddr[136] = \<const0> ;
  assign s_axi_araddr[135] = \<const0> ;
  assign s_axi_araddr[134] = \<const0> ;
  assign s_axi_araddr[133] = \<const0> ;
  assign s_axi_araddr[132] = \<const0> ;
  assign s_axi_araddr[131] = \<const0> ;
  assign s_axi_araddr[130] = \<const0> ;
  assign s_axi_araddr[129] = \<const0> ;
  assign s_axi_araddr[128] = \<const0> ;
  assign s_axi_araddr[127] = \<const0> ;
  assign s_axi_araddr[126] = \<const0> ;
  assign s_axi_araddr[125] = \<const0> ;
  assign s_axi_araddr[124] = \<const0> ;
  assign s_axi_araddr[123] = \<const0> ;
  assign s_axi_araddr[122] = \<const0> ;
  assign s_axi_araddr[121] = \<const0> ;
  assign s_axi_araddr[120] = \<const0> ;
  assign s_axi_araddr[119] = \<const0> ;
  assign s_axi_araddr[118] = \<const0> ;
  assign s_axi_araddr[117] = \<const0> ;
  assign s_axi_araddr[116] = \<const0> ;
  assign s_axi_araddr[115] = \<const0> ;
  assign s_axi_araddr[114] = \<const0> ;
  assign s_axi_araddr[113] = \<const0> ;
  assign s_axi_araddr[112] = \<const0> ;
  assign s_axi_araddr[111] = \<const0> ;
  assign s_axi_araddr[110] = \<const0> ;
  assign s_axi_araddr[109] = \<const0> ;
  assign s_axi_araddr[108] = \<const0> ;
  assign s_axi_araddr[107] = \<const0> ;
  assign s_axi_araddr[106] = \<const0> ;
  assign s_axi_araddr[105] = \<const0> ;
  assign s_axi_araddr[104] = \<const0> ;
  assign s_axi_araddr[103] = \<const0> ;
  assign s_axi_araddr[102] = \<const0> ;
  assign s_axi_araddr[101] = \<const0> ;
  assign s_axi_araddr[100] = \<const0> ;
  assign s_axi_araddr[99] = \<const0> ;
  assign s_axi_araddr[98:96] = \^s_axi_araddr [98:96];
  assign s_axi_araddr[95] = \<const0> ;
  assign s_axi_araddr[94] = \<const0> ;
  assign s_axi_araddr[93] = \<const0> ;
  assign s_axi_araddr[92] = \<const0> ;
  assign s_axi_araddr[91] = \<const0> ;
  assign s_axi_araddr[90] = \<const0> ;
  assign s_axi_araddr[89] = \<const0> ;
  assign s_axi_araddr[88] = \<const0> ;
  assign s_axi_araddr[87] = \<const0> ;
  assign s_axi_araddr[86] = \<const0> ;
  assign s_axi_araddr[85] = \<const0> ;
  assign s_axi_araddr[84] = \<const0> ;
  assign s_axi_araddr[83] = \<const0> ;
  assign s_axi_araddr[82] = \<const0> ;
  assign s_axi_araddr[81] = \<const0> ;
  assign s_axi_araddr[80] = \<const0> ;
  assign s_axi_araddr[79] = \<const0> ;
  assign s_axi_araddr[78] = \<const0> ;
  assign s_axi_araddr[77] = \<const0> ;
  assign s_axi_araddr[76] = \<const0> ;
  assign s_axi_araddr[75] = \<const0> ;
  assign s_axi_araddr[74] = \<const0> ;
  assign s_axi_araddr[73] = \<const0> ;
  assign s_axi_araddr[72] = \<const0> ;
  assign s_axi_araddr[71] = \<const0> ;
  assign s_axi_araddr[70] = \<const0> ;
  assign s_axi_araddr[69] = \<const0> ;
  assign s_axi_araddr[68] = \<const0> ;
  assign s_axi_araddr[67] = \<const0> ;
  assign s_axi_araddr[66] = \<const0> ;
  assign s_axi_araddr[65] = \<const0> ;
  assign s_axi_araddr[64] = \<const0> ;
  assign s_axi_araddr[63] = \<const0> ;
  assign s_axi_araddr[62] = \<const0> ;
  assign s_axi_araddr[61] = \<const0> ;
  assign s_axi_araddr[60] = \<const0> ;
  assign s_axi_araddr[59] = \<const0> ;
  assign s_axi_araddr[58] = \<const0> ;
  assign s_axi_araddr[57] = \<const0> ;
  assign s_axi_araddr[56] = \<const0> ;
  assign s_axi_araddr[55] = \<const0> ;
  assign s_axi_araddr[54] = \<const0> ;
  assign s_axi_araddr[53] = \<const0> ;
  assign s_axi_araddr[52] = \<const0> ;
  assign s_axi_araddr[51] = \<const0> ;
  assign s_axi_araddr[50] = \<const0> ;
  assign s_axi_araddr[49] = \<const0> ;
  assign s_axi_araddr[48] = \<const0> ;
  assign s_axi_araddr[47] = \<const0> ;
  assign s_axi_araddr[46] = \<const0> ;
  assign s_axi_araddr[45] = \<const0> ;
  assign s_axi_araddr[44] = \<const0> ;
  assign s_axi_araddr[43] = \<const0> ;
  assign s_axi_araddr[42] = \<const0> ;
  assign s_axi_araddr[41] = \<const0> ;
  assign s_axi_araddr[40] = \<const0> ;
  assign s_axi_araddr[39] = \<const0> ;
  assign s_axi_araddr[38] = \<const0> ;
  assign s_axi_araddr[37] = \<const0> ;
  assign s_axi_araddr[36] = \<const0> ;
  assign s_axi_araddr[35] = \<const0> ;
  assign s_axi_araddr[34] = \<const0> ;
  assign s_axi_araddr[33] = \<const0> ;
  assign s_axi_araddr[32] = \<const0> ;
  assign s_axi_araddr[31] = \<const0> ;
  assign s_axi_araddr[30] = \<const0> ;
  assign s_axi_araddr[29] = \<const0> ;
  assign s_axi_araddr[28] = \<const0> ;
  assign s_axi_araddr[27] = \<const0> ;
  assign s_axi_araddr[26] = \<const0> ;
  assign s_axi_araddr[25] = \<const0> ;
  assign s_axi_araddr[24] = \<const0> ;
  assign s_axi_araddr[23] = \<const0> ;
  assign s_axi_araddr[22] = \<const0> ;
  assign s_axi_araddr[21] = \<const0> ;
  assign s_axi_araddr[20] = \<const0> ;
  assign s_axi_araddr[19] = \<const0> ;
  assign s_axi_araddr[18] = \<const0> ;
  assign s_axi_araddr[17] = \<const0> ;
  assign s_axi_araddr[16] = \<const0> ;
  assign s_axi_araddr[15] = \<const0> ;
  assign s_axi_araddr[14] = \<const0> ;
  assign s_axi_araddr[13] = \<const0> ;
  assign s_axi_araddr[12] = \<const0> ;
  assign s_axi_araddr[11] = \<const0> ;
  assign s_axi_araddr[10] = \<const0> ;
  assign s_axi_araddr[9:0] = \^s_axi_araddr [9:0];
  assign s_axi_arprot[14] = \<const0> ;
  assign s_axi_arprot[13] = \<const0> ;
  assign s_axi_arprot[12] = \<const0> ;
  assign s_axi_arprot[11] = \<const0> ;
  assign s_axi_arprot[10] = \<const0> ;
  assign s_axi_arprot[9] = \<const0> ;
  assign s_axi_arprot[8] = \<const0> ;
  assign s_axi_arprot[7] = \<const0> ;
  assign s_axi_arprot[6] = \<const0> ;
  assign s_axi_arprot[5] = \<const0> ;
  assign s_axi_arprot[4] = \<const0> ;
  assign s_axi_arprot[3] = \<const0> ;
  assign s_axi_arprot[2] = \<const0> ;
  assign s_axi_arprot[1] = \<const0> ;
  assign s_axi_arprot[0] = \<const0> ;
  assign s_axi_awaddr[159] = \<const0> ;
  assign s_axi_awaddr[158] = \<const0> ;
  assign s_axi_awaddr[157] = \<const0> ;
  assign s_axi_awaddr[156] = \<const0> ;
  assign s_axi_awaddr[155] = \<const0> ;
  assign s_axi_awaddr[154] = \<const0> ;
  assign s_axi_awaddr[153] = \<const0> ;
  assign s_axi_awaddr[152] = \<const0> ;
  assign s_axi_awaddr[151] = \<const0> ;
  assign s_axi_awaddr[150] = \<const0> ;
  assign s_axi_awaddr[149] = \<const0> ;
  assign s_axi_awaddr[148] = \<const0> ;
  assign s_axi_awaddr[147] = \<const0> ;
  assign s_axi_awaddr[146] = \<const0> ;
  assign s_axi_awaddr[145] = \<const0> ;
  assign s_axi_awaddr[144] = \<const0> ;
  assign s_axi_awaddr[143] = \<const0> ;
  assign s_axi_awaddr[142] = \<const0> ;
  assign s_axi_awaddr[141] = \<const0> ;
  assign s_axi_awaddr[140] = \<const0> ;
  assign s_axi_awaddr[139] = \<const0> ;
  assign s_axi_awaddr[138] = \<const0> ;
  assign s_axi_awaddr[137] = \<const0> ;
  assign s_axi_awaddr[136] = \<const0> ;
  assign s_axi_awaddr[135] = \<const0> ;
  assign s_axi_awaddr[134] = \<const0> ;
  assign s_axi_awaddr[133] = \<const0> ;
  assign s_axi_awaddr[132] = \<const0> ;
  assign s_axi_awaddr[131] = \<const0> ;
  assign s_axi_awaddr[130] = \<const0> ;
  assign s_axi_awaddr[129] = \<const0> ;
  assign s_axi_awaddr[128] = \<const0> ;
  assign s_axi_awaddr[127] = \<const0> ;
  assign s_axi_awaddr[126] = \<const0> ;
  assign s_axi_awaddr[125] = \<const0> ;
  assign s_axi_awaddr[124] = \<const0> ;
  assign s_axi_awaddr[123] = \<const0> ;
  assign s_axi_awaddr[122] = \<const0> ;
  assign s_axi_awaddr[121] = \<const0> ;
  assign s_axi_awaddr[120] = \<const0> ;
  assign s_axi_awaddr[119] = \<const0> ;
  assign s_axi_awaddr[118] = \<const0> ;
  assign s_axi_awaddr[117] = \<const0> ;
  assign s_axi_awaddr[116] = \<const0> ;
  assign s_axi_awaddr[115] = \<const0> ;
  assign s_axi_awaddr[114] = \<const0> ;
  assign s_axi_awaddr[113] = \<const0> ;
  assign s_axi_awaddr[112] = \<const0> ;
  assign s_axi_awaddr[111] = \<const0> ;
  assign s_axi_awaddr[110] = \<const0> ;
  assign s_axi_awaddr[109] = \<const0> ;
  assign s_axi_awaddr[108] = \<const0> ;
  assign s_axi_awaddr[107] = \<const0> ;
  assign s_axi_awaddr[106] = \<const0> ;
  assign s_axi_awaddr[105] = \<const0> ;
  assign s_axi_awaddr[104] = \<const0> ;
  assign s_axi_awaddr[103] = \<const0> ;
  assign s_axi_awaddr[102] = \<const0> ;
  assign s_axi_awaddr[101] = \<const0> ;
  assign s_axi_awaddr[100] = \<const0> ;
  assign s_axi_awaddr[99] = \<const0> ;
  assign s_axi_awaddr[98:96] = \^s_axi_awaddr [98:96];
  assign s_axi_awaddr[95] = \<const0> ;
  assign s_axi_awaddr[94] = \<const0> ;
  assign s_axi_awaddr[93] = \<const0> ;
  assign s_axi_awaddr[92] = \<const0> ;
  assign s_axi_awaddr[91] = \<const0> ;
  assign s_axi_awaddr[90] = \<const0> ;
  assign s_axi_awaddr[89] = \<const0> ;
  assign s_axi_awaddr[88] = \<const0> ;
  assign s_axi_awaddr[87] = \<const0> ;
  assign s_axi_awaddr[86] = \<const0> ;
  assign s_axi_awaddr[85] = \<const0> ;
  assign s_axi_awaddr[84] = \<const0> ;
  assign s_axi_awaddr[83] = \<const0> ;
  assign s_axi_awaddr[82] = \<const0> ;
  assign s_axi_awaddr[81] = \<const0> ;
  assign s_axi_awaddr[80] = \<const0> ;
  assign s_axi_awaddr[79] = \<const0> ;
  assign s_axi_awaddr[78] = \<const0> ;
  assign s_axi_awaddr[77] = \<const0> ;
  assign s_axi_awaddr[76] = \<const0> ;
  assign s_axi_awaddr[75] = \<const0> ;
  assign s_axi_awaddr[74] = \<const0> ;
  assign s_axi_awaddr[73] = \<const0> ;
  assign s_axi_awaddr[72] = \<const0> ;
  assign s_axi_awaddr[71] = \<const0> ;
  assign s_axi_awaddr[70] = \<const0> ;
  assign s_axi_awaddr[69] = \<const0> ;
  assign s_axi_awaddr[68] = \<const0> ;
  assign s_axi_awaddr[67] = \<const0> ;
  assign s_axi_awaddr[66] = \<const0> ;
  assign s_axi_awaddr[65] = \<const0> ;
  assign s_axi_awaddr[64] = \<const0> ;
  assign s_axi_awaddr[63] = \<const0> ;
  assign s_axi_awaddr[62] = \<const0> ;
  assign s_axi_awaddr[61] = \<const0> ;
  assign s_axi_awaddr[60] = \<const0> ;
  assign s_axi_awaddr[59] = \<const0> ;
  assign s_axi_awaddr[58] = \<const0> ;
  assign s_axi_awaddr[57] = \<const0> ;
  assign s_axi_awaddr[56] = \<const0> ;
  assign s_axi_awaddr[55] = \<const0> ;
  assign s_axi_awaddr[54] = \<const0> ;
  assign s_axi_awaddr[53] = \<const0> ;
  assign s_axi_awaddr[52] = \<const0> ;
  assign s_axi_awaddr[51] = \<const0> ;
  assign s_axi_awaddr[50] = \<const0> ;
  assign s_axi_awaddr[49] = \<const0> ;
  assign s_axi_awaddr[48] = \<const0> ;
  assign s_axi_awaddr[47] = \<const0> ;
  assign s_axi_awaddr[46] = \<const0> ;
  assign s_axi_awaddr[45] = \<const0> ;
  assign s_axi_awaddr[44] = \<const0> ;
  assign s_axi_awaddr[43] = \<const0> ;
  assign s_axi_awaddr[42] = \<const0> ;
  assign s_axi_awaddr[41] = \<const0> ;
  assign s_axi_awaddr[40] = \<const0> ;
  assign s_axi_awaddr[39] = \<const0> ;
  assign s_axi_awaddr[38] = \<const0> ;
  assign s_axi_awaddr[37] = \<const0> ;
  assign s_axi_awaddr[36] = \<const0> ;
  assign s_axi_awaddr[35] = \<const0> ;
  assign s_axi_awaddr[34] = \<const0> ;
  assign s_axi_awaddr[33] = \<const0> ;
  assign s_axi_awaddr[32] = \<const0> ;
  assign s_axi_awaddr[31] = \<const0> ;
  assign s_axi_awaddr[30] = \<const0> ;
  assign s_axi_awaddr[29] = \<const0> ;
  assign s_axi_awaddr[28] = \<const0> ;
  assign s_axi_awaddr[27] = \<const0> ;
  assign s_axi_awaddr[26] = \<const0> ;
  assign s_axi_awaddr[25] = \<const0> ;
  assign s_axi_awaddr[24] = \<const0> ;
  assign s_axi_awaddr[23] = \<const0> ;
  assign s_axi_awaddr[22] = \<const0> ;
  assign s_axi_awaddr[21] = \<const0> ;
  assign s_axi_awaddr[20] = \<const0> ;
  assign s_axi_awaddr[19] = \<const0> ;
  assign s_axi_awaddr[18] = \<const0> ;
  assign s_axi_awaddr[17] = \<const0> ;
  assign s_axi_awaddr[16] = \<const0> ;
  assign s_axi_awaddr[15] = \<const0> ;
  assign s_axi_awaddr[14] = \<const0> ;
  assign s_axi_awaddr[13] = \<const0> ;
  assign s_axi_awaddr[12] = \<const0> ;
  assign s_axi_awaddr[11] = \<const0> ;
  assign s_axi_awaddr[10] = \<const0> ;
  assign s_axi_awaddr[9:0] = \^s_axi_awaddr [9:0];
  assign s_axi_awprot[14] = \<const0> ;
  assign s_axi_awprot[13] = \<const0> ;
  assign s_axi_awprot[12] = \<const0> ;
  assign s_axi_awprot[11] = \<const0> ;
  assign s_axi_awprot[10] = \<const0> ;
  assign s_axi_awprot[9] = \<const0> ;
  assign s_axi_awprot[8] = \<const0> ;
  assign s_axi_awprot[7] = \<const0> ;
  assign s_axi_awprot[6] = \<const0> ;
  assign s_axi_awprot[5] = \<const0> ;
  assign s_axi_awprot[4] = \<const0> ;
  assign s_axi_awprot[3] = \<const0> ;
  assign s_axi_awprot[2] = \<const0> ;
  assign s_axi_awprot[1] = \<const0> ;
  assign s_axi_awprot[0] = \<const0> ;
  assign s_axi_awvalid[4] = \<const0> ;
  assign s_axi_awvalid[3:0] = \^s_axi_awvalid [3:0];
  assign s_axi_wdata[159:128] = \^s_axi_wdata [159:128];
  assign s_axi_wdata[127] = \<const0> ;
  assign s_axi_wdata[126] = \<const0> ;
  assign s_axi_wdata[125] = \<const0> ;
  assign s_axi_wdata[124] = \<const0> ;
  assign s_axi_wdata[123] = \<const0> ;
  assign s_axi_wdata[122] = \<const0> ;
  assign s_axi_wdata[121] = \<const0> ;
  assign s_axi_wdata[120] = \<const0> ;
  assign s_axi_wdata[119] = \<const0> ;
  assign s_axi_wdata[118] = \<const0> ;
  assign s_axi_wdata[117] = \<const0> ;
  assign s_axi_wdata[116] = \<const0> ;
  assign s_axi_wdata[115] = \<const0> ;
  assign s_axi_wdata[114] = \<const0> ;
  assign s_axi_wdata[113] = \<const0> ;
  assign s_axi_wdata[112] = \<const0> ;
  assign s_axi_wdata[111] = \<const0> ;
  assign s_axi_wdata[110] = \<const0> ;
  assign s_axi_wdata[109] = \<const0> ;
  assign s_axi_wdata[108] = \<const0> ;
  assign s_axi_wdata[107] = \<const0> ;
  assign s_axi_wdata[106] = \<const0> ;
  assign s_axi_wdata[105] = \<const0> ;
  assign s_axi_wdata[104] = \<const0> ;
  assign s_axi_wdata[103] = \<const0> ;
  assign s_axi_wdata[102] = \<const0> ;
  assign s_axi_wdata[101] = \<const0> ;
  assign s_axi_wdata[100] = \<const0> ;
  assign s_axi_wdata[99] = \<const0> ;
  assign s_axi_wdata[98:96] = \^s_axi_wdata [98:96];
  assign s_axi_wdata[95] = \<const0> ;
  assign s_axi_wdata[94] = \<const0> ;
  assign s_axi_wdata[93] = \<const0> ;
  assign s_axi_wdata[92] = \<const0> ;
  assign s_axi_wdata[91] = \<const0> ;
  assign s_axi_wdata[90] = \<const0> ;
  assign s_axi_wdata[89] = \<const0> ;
  assign s_axi_wdata[88] = \<const0> ;
  assign s_axi_wdata[87] = \<const0> ;
  assign s_axi_wdata[86] = \<const0> ;
  assign s_axi_wdata[85] = \<const0> ;
  assign s_axi_wdata[84] = \<const0> ;
  assign s_axi_wdata[83] = \<const0> ;
  assign s_axi_wdata[82] = \<const0> ;
  assign s_axi_wdata[81] = \<const0> ;
  assign s_axi_wdata[80] = \<const0> ;
  assign s_axi_wdata[79] = \<const0> ;
  assign s_axi_wdata[78] = \<const0> ;
  assign s_axi_wdata[77] = \<const0> ;
  assign s_axi_wdata[76] = \<const0> ;
  assign s_axi_wdata[75] = \<const0> ;
  assign s_axi_wdata[74] = \<const0> ;
  assign s_axi_wdata[73] = \<const0> ;
  assign s_axi_wdata[72] = \<const0> ;
  assign s_axi_wdata[71] = \<const0> ;
  assign s_axi_wdata[70] = \<const0> ;
  assign s_axi_wdata[69] = \<const0> ;
  assign s_axi_wdata[68] = \<const0> ;
  assign s_axi_wdata[67] = \<const0> ;
  assign s_axi_wdata[66] = \<const0> ;
  assign s_axi_wdata[65] = \<const0> ;
  assign s_axi_wdata[64] = \<const0> ;
  assign s_axi_wdata[63] = \<const0> ;
  assign s_axi_wdata[62] = \<const0> ;
  assign s_axi_wdata[61] = \<const0> ;
  assign s_axi_wdata[60] = \<const0> ;
  assign s_axi_wdata[59] = \<const0> ;
  assign s_axi_wdata[58] = \<const0> ;
  assign s_axi_wdata[57] = \<const0> ;
  assign s_axi_wdata[56] = \<const0> ;
  assign s_axi_wdata[55] = \<const0> ;
  assign s_axi_wdata[54] = \<const0> ;
  assign s_axi_wdata[53] = \<const0> ;
  assign s_axi_wdata[52] = \<const0> ;
  assign s_axi_wdata[51] = \<const0> ;
  assign s_axi_wdata[50] = \<const0> ;
  assign s_axi_wdata[49] = \<const0> ;
  assign s_axi_wdata[48] = \<const0> ;
  assign s_axi_wdata[47] = \<const0> ;
  assign s_axi_wdata[46] = \<const0> ;
  assign s_axi_wdata[45] = \<const0> ;
  assign s_axi_wdata[44] = \<const0> ;
  assign s_axi_wdata[43:0] = \^s_axi_wdata [43:0];
  assign s_axi_wstrb[19] = \<const0> ;
  assign s_axi_wstrb[18] = \<const0> ;
  assign s_axi_wstrb[17] = \<const0> ;
  assign s_axi_wstrb[16] = \<const0> ;
  assign s_axi_wstrb[15] = \<const0> ;
  assign s_axi_wstrb[14] = \<const0> ;
  assign s_axi_wstrb[13] = \<const0> ;
  assign s_axi_wstrb[12] = \<const0> ;
  assign s_axi_wstrb[11] = \<const0> ;
  assign s_axi_wstrb[10] = \<const0> ;
  assign s_axi_wstrb[9] = \<const0> ;
  assign s_axi_wstrb[8] = \<const0> ;
  assign s_axi_wstrb[7] = \<const0> ;
  assign s_axi_wstrb[6] = \<const0> ;
  assign s_axi_wstrb[5] = \<const0> ;
  assign s_axi_wstrb[4] = \<const0> ;
  assign s_axi_wstrb[3:0] = \^s_axi_wstrb [3:0];
  assign s_axi_wvalid[4:3] = \^s_axi_wvalid [4:3];
  assign s_axi_wvalid[2] = \<const0> ;
  assign s_axi_wvalid[1:0] = \^s_axi_wvalid [1:0];
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hEE05)) 
    \counter_rrequests[0]_i_1 
       (.I0(rtrans_reg_n_0),
        .I1(m_axi_arvalid[1]),
        .I2(m_axi_arvalid[0]),
        .I3(counter_rrequests),
        .O(\counter_rrequests[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_rrequests_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\counter_rrequests[0]_i_1_n_0 ),
        .Q(counter_rrequests),
        .R(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFE00000055)) 
    \counter_wrequests[0]_i_1 
       (.I0(wtrans_reg_n_0),
        .I1(m_axi_wvalid[1]),
        .I2(m_axi_awvalid[1]),
        .I3(m_axi_wvalid[0]),
        .I4(m_axi_awvalid[0]),
        .I5(counter_wrequests),
        .O(\counter_wrequests[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_wrequests_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\counter_wrequests[0]_i_1_n_0 ),
        .Q(counter_wrequests),
        .R(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][0] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[0]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][0] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][10] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[10]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][10] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][11] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[11]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][11] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][12] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[12]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][12] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][13] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[13]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][13] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][14] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[14]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][14] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][15] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[15]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][15] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][16] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[16]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][16] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][17] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[17]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][17] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][18] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[18]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][18] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][19] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[19]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][19] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][1] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[1]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][1] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][20] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[20]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][20] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][21] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[21]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][21] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][22] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[22]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][22] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][23] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[23]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][23] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][24] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[24]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][24] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][25] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[25]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][25] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][26] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[26]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][26] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][27] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[27]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][27] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][28] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[28]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][28] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][29] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[29]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][29] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][2] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[2]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][2] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][3] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[3]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][3] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][4] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[4]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][4] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][5] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[5]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][5] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][6] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[6]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][6] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][7] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[7]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][7] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][8] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[8]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][8] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_araddr_g_reg[0][9] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[9]),
        .G(m_axi_arvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][9] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][0] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[0]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][0] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][10] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[10]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][10] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][11] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[11]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][11] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][12] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[12]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][12] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][13] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[13]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][13] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][14] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[14]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][14] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][15] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[15]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][15] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][16] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[16]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][16] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][17] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[17]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][17] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][18] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[18]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][18] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][19] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[19]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][19] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][1] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[1]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][1] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][20] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[20]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][20] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][21] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[21]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][21] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][22] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[22]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][22] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][23] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[23]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][23] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][24] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[24]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][24] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][25] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[25]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][25] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][26] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[26]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][26] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][27] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[27]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][27] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][28] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[28]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][28] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][29] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[29]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][29] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][2] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[2]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][2] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][3] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[3]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][3] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][4] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[4]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][4] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][5] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[5]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][5] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][6] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[6]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][6] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][7] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[7]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][7] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][8] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[8]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][8] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[0].m_axi_awaddr_g_reg[0][9] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[9]),
        .G(m_axi_awvalid[0]),
        .GE(1'b1),
        .Q(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][9] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][0] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[32]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][0] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][10] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[42]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][10] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][11] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[43]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][11] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][12] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[44]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][12] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][13] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[45]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][13] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][14] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[46]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][14] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][15] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[47]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][15] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][16] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[48]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][16] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][17] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[49]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][17] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][18] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[50]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][18] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][19] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[51]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][19] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][1] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[33]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][1] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][20] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[52]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][20] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][21] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[53]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][21] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][22] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[54]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][22] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][23] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[55]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][23] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][24] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[56]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][24] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][25] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[57]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][25] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][26] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[58]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][26] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][27] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[59]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][27] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][28] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[60]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][28] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][29] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[61]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][29] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][2] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[34]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][2] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][30] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[62]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][30] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][31] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[63]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][31] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][3] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[35]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][3] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][4] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[36]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][4] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][5] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[37]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][5] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][6] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[38]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][6] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][7] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[39]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][7] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][8] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[40]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][8] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_araddr_g_reg[1][9] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[41]),
        .G(m_axi_arvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][9] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][0] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[32]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][0] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][10] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[42]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][10] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][11] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[43]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][11] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][12] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[44]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][12] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][13] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[45]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][13] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][14] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[46]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][14] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][15] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[47]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][15] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][16] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[48]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][16] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][17] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[49]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][17] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][18] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[50]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][18] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][19] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[51]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][19] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][1] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[33]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][1] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][20] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[52]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][20] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][21] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[53]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][21] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][22] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[54]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][22] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][23] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[55]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][23] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][24] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[56]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][24] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][25] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[57]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][25] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][26] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[58]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][26] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][27] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[59]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][27] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][28] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[60]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][28] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][29] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[61]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][29] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][2] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[34]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][2] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][30] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[62]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][30] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][31] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[63]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][31] ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1 
       (.I0(s_axi_arready[1]),
        .O(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][3] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[35]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][3] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][4] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[36]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][4] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][5] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[37]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][5] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][6] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[38]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][6] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][7] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[39]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][7] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][8] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[40]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][8] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \genblk1[1].m_axi_awaddr_g_reg[1][9] 
       (.CLR(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ),
        .D(m_axi_awaddr[41]),
        .G(m_axi_awvalid[1]),
        .GE(1'b1),
        .Q(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][9] ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_arready[0]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[33]),
        .O(m_axi_arready[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_arready[1]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[33]),
        .O(m_axi_arready[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_arready[1]_INST_0_i_1 
       (.I0(\m_axi_arready[1]_INST_0_i_2_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_3_n_0 ),
        .O(axi_rsm[33]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \m_axi_arready[1]_INST_0_i_10 
       (.I0(\s_axi_arvalid[1]_INST_0_i_1_n_0 ),
        .I1(araddr[0]),
        .I2(araddr[26]),
        .I3(araddr[10]),
        .I4(\m_axi_arready[1]_INST_0_i_11_n_0 ),
        .I5(\s_axi_arvalid[4]_INST_0_i_2_n_0 ),
        .O(\m_axi_arready[1]_INST_0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \m_axi_arready[1]_INST_0_i_11 
       (.I0(araddr[5]),
        .I1(araddr[6]),
        .I2(araddr[7]),
        .I3(araddr[8]),
        .I4(araddr[9]),
        .O(\m_axi_arready[1]_INST_0_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_arready[1]_INST_0_i_2 
       (.I0(\m_axi_arready[1]_INST_0_i_4_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_5_n_0 ),
        .O(\m_axi_arready[1]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_arready[1]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_arready[1]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_axi_arready[1]_INST_0_i_4 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(s_axi_arready[1]),
        .I2(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I3(s_axi_rvalid[2]),
        .I4(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_arready[1]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \m_axi_arready[1]_INST_0_i_5 
       (.I0(s_axi_arready[3]),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_arready[1]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_arready[1]_INST_0_i_6 
       (.I0(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I1(araddr[10]),
        .O(\m_axi_arready[1]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \m_axi_arready[1]_INST_0_i_7 
       (.I0(araddr[4]),
        .I1(araddr[1]),
        .I2(araddr[2]),
        .I3(araddr[3]),
        .I4(\s_axi_arvalid[3]_INST_0_i_2_n_0 ),
        .I5(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .O(\m_axi_arready[1]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \m_axi_arready[1]_INST_0_i_8 
       (.I0(\s_axi_arvalid[3]_INST_0_i_2_n_0 ),
        .I1(araddr[4]),
        .I2(araddr[1]),
        .I3(araddr[2]),
        .I4(araddr[3]),
        .I5(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .O(\m_axi_arready[1]_INST_0_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_arready[1]_INST_0_i_9 
       (.I0(araddr[4]),
        .I1(\s_axi_arvalid[3]_INST_0_i_2_n_0 ),
        .I2(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .O(\m_axi_arready[1]_INST_0_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_awready[0]_INST_0 
       (.I0(counter_wrequests),
        .I1(wtrans_reg_n_0),
        .I2(axi_wsm[2]),
        .O(m_axi_awready[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_awready[1]_INST_0 
       (.I0(wtrans_reg_n_0),
        .I1(counter_wrequests),
        .I2(axi_wsm[2]),
        .O(m_axi_awready[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_awready[1]_INST_0_i_1 
       (.I0(\m_axi_awready[1]_INST_0_i_2_n_0 ),
        .I1(\m_axi_awready[1]_INST_0_i_3_n_0 ),
        .O(axi_wsm[2]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_awready[1]_INST_0_i_10 
       (.I0(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I1(awaddr[10]),
        .I2(awaddr[26]),
        .I3(awaddr[0]),
        .I4(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .O(slave_wdec1_4));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_awready[1]_INST_0_i_2 
       (.I0(\m_axi_awready[1]_INST_0_i_4_n_0 ),
        .I1(\m_axi_awready[1]_INST_0_i_5_n_0 ),
        .O(\m_axi_awready[1]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_awready[1]_INST_0_i_3 
       (.I0(\m_axi_awready[1]_INST_0_i_6_n_0 ),
        .I1(slave_wdec1_1),
        .I2(\m_axi_awready[1]_INST_0_i_8_n_0 ),
        .I3(slave_wdec1_3),
        .I4(slave_wdec1_4),
        .O(\m_axi_awready[1]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_axi_awready[1]_INST_0_i_4 
       (.I0(\m_axi_awready[1]_INST_0_i_6_n_0 ),
        .I1(s_axi_awready[1]),
        .I2(slave_wdec1_1),
        .I3(s_axi_awready[2]),
        .I4(\m_axi_awready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_awready[1]_INST_0_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \m_axi_awready[1]_INST_0_i_5 
       (.I0(s_axi_awready[3]),
        .I1(slave_wdec1_3),
        .I2(slave_wdec1_4),
        .O(\m_axi_awready[1]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_awready[1]_INST_0_i_6 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(awaddr[10]),
        .O(\m_axi_awready[1]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_awready[1]_INST_0_i_7 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .O(slave_wdec1_1));
  LUT4 #(
    .INIT(16'h8000)) 
    \m_axi_awready[1]_INST_0_i_8 
       (.I0(awaddr[3]),
        .I1(\s_axi_awvalid[2]_INST_0_i_1_n_0 ),
        .I2(awaddr[10]),
        .I3(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .O(\m_axi_awready[1]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_awready[1]_INST_0_i_9 
       (.I0(\s_axi_awvalid[3]_INST_0_i_3_n_0 ),
        .I1(awaddr[10]),
        .I2(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .O(slave_wdec1_3));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_bvalid[0]_INST_0 
       (.I0(counter_wrequests),
        .I1(wtrans_reg_n_0),
        .I2(axi_wsm[0]),
        .O(m_axi_bvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_bvalid[1]_INST_0 
       (.I0(wtrans_reg_n_0),
        .I1(counter_wrequests),
        .I2(axi_wsm[0]),
        .O(m_axi_bvalid[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_bvalid[1]_INST_0_i_1 
       (.I0(\m_axi_bvalid[1]_INST_0_i_2_n_0 ),
        .I1(\m_axi_bvalid[1]_INST_0_i_3_n_0 ),
        .O(axi_wsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_bvalid[1]_INST_0_i_2 
       (.I0(\m_axi_bvalid[1]_INST_0_i_4_n_0 ),
        .I1(\m_axi_bvalid[1]_INST_0_i_5_n_0 ),
        .O(\m_axi_bvalid[1]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_bvalid[1]_INST_0_i_3 
       (.I0(\m_axi_awready[1]_INST_0_i_6_n_0 ),
        .I1(slave_wdec1_1),
        .I2(\m_axi_awready[1]_INST_0_i_8_n_0 ),
        .I3(slave_wdec1_3),
        .I4(slave_wdec1_4),
        .O(\m_axi_bvalid[1]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_bvalid[1]_INST_0_i_4 
       (.I0(s_axi_bvalid[0]),
        .I1(\m_axi_awready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_bvalid[1]),
        .I3(slave_wdec1_1),
        .I4(s_axi_wready[2]),
        .I5(\m_axi_awready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_bvalid[1]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_bvalid[1]_INST_0_i_5 
       (.I0(s_axi_bvalid[3]),
        .I1(slave_wdec1_3),
        .I2(s_axi_bvalid[4]),
        .I3(slave_wdec1_4),
        .O(\m_axi_bvalid[1]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[0]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[1]),
        .O(m_axi_rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[10]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[11]),
        .O(m_axi_rdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[11]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[12]),
        .O(m_axi_rdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[12]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[13]),
        .O(m_axi_rdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[13]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[14]),
        .O(m_axi_rdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[14]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[15]),
        .O(m_axi_rdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[15]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[16]),
        .O(m_axi_rdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[16]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[17]),
        .O(m_axi_rdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[17]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[18]),
        .O(m_axi_rdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[18]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[19]),
        .O(m_axi_rdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[19]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[20]),
        .O(m_axi_rdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[1]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[2]),
        .O(m_axi_rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[20]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[21]),
        .O(m_axi_rdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[21]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[22]),
        .O(m_axi_rdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[22]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[23]),
        .O(m_axi_rdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[23]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[24]),
        .O(m_axi_rdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[24]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[25]),
        .O(m_axi_rdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[25]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[26]),
        .O(m_axi_rdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[26]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[27]),
        .O(m_axi_rdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[27]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[28]),
        .O(m_axi_rdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[28]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[29]),
        .O(m_axi_rdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[29]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[30]),
        .O(m_axi_rdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[2]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[3]),
        .O(m_axi_rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[30]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[31]),
        .O(m_axi_rdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[31]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[32]),
        .O(m_axi_rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[32]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[1]),
        .O(m_axi_rdata[32]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[32]_INST_0_i_1 
       (.I0(\m_axi_rdata[32]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[32]_INST_0_i_3_n_0 ),
        .O(axi_rsm[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[32]_INST_0_i_2 
       (.I0(\m_axi_rdata[32]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[32]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[32]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[32]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[32]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[32]_INST_0_i_4 
       (.I0(s_axi_rdata[0]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I4(s_axi_rdata[64]),
        .I5(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_rdata[32]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[32]_INST_0_i_5 
       (.I0(s_axi_rdata[96]),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .O(\m_axi_rdata[32]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[33]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[2]),
        .O(m_axi_rdata[33]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[33]_INST_0_i_1 
       (.I0(\m_axi_rdata[33]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[33]_INST_0_i_3_n_0 ),
        .O(axi_rsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[33]_INST_0_i_2 
       (.I0(\m_axi_rdata[33]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[33]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[33]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[33]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[33]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[33]_INST_0_i_4 
       (.I0(s_axi_rdata[1]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[65]),
        .I3(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_rdata[33]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[33]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[33]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[34]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[3]),
        .O(m_axi_rdata[34]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[34]_INST_0_i_1 
       (.I0(\m_axi_rdata[34]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[34]_INST_0_i_3_n_0 ),
        .O(axi_rsm[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[34]_INST_0_i_2 
       (.I0(\m_axi_rdata[34]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[34]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[34]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[34]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[34]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[34]_INST_0_i_4 
       (.I0(s_axi_rdata[2]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I4(s_axi_rdata[66]),
        .I5(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_rdata[34]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[34]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[34]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[35]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[4]),
        .O(m_axi_rdata[35]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[35]_INST_0_i_1 
       (.I0(\m_axi_rdata[35]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[35]_INST_0_i_3_n_0 ),
        .O(axi_rsm[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[35]_INST_0_i_2 
       (.I0(\m_axi_rdata[35]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[35]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[35]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[35]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[35]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[35]_INST_0_i_4 
       (.I0(s_axi_rdata[3]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[67]),
        .I3(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_rdata[35]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[35]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[35]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[36]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[5]),
        .O(m_axi_rdata[36]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[36]_INST_0_i_1 
       (.I0(\m_axi_rdata[36]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[36]_INST_0_i_3_n_0 ),
        .O(axi_rsm[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[36]_INST_0_i_2 
       (.I0(\m_axi_rdata[36]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[36]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[36]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[36]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[36]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[36]_INST_0_i_4 
       (.I0(s_axi_rdata[4]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I4(s_axi_rdata[68]),
        .I5(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_rdata[36]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[36]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[36]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[37]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[6]),
        .O(m_axi_rdata[37]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[37]_INST_0_i_1 
       (.I0(\m_axi_rdata[37]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[37]_INST_0_i_3_n_0 ),
        .O(axi_rsm[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[37]_INST_0_i_2 
       (.I0(\m_axi_rdata[37]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[37]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[37]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[37]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[37]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[37]_INST_0_i_4 
       (.I0(s_axi_rdata[5]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[69]),
        .I3(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_rdata[37]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[37]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[37]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[38]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[7]),
        .O(m_axi_rdata[38]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[38]_INST_0_i_1 
       (.I0(\m_axi_rdata[38]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[38]_INST_0_i_3_n_0 ),
        .O(axi_rsm[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[38]_INST_0_i_2 
       (.I0(\m_axi_rdata[38]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[38]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[38]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[38]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[38]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[38]_INST_0_i_4 
       (.I0(s_axi_rdata[6]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I4(s_axi_rdata[70]),
        .I5(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_rdata[38]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[38]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[38]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[39]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[8]),
        .O(m_axi_rdata[39]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[39]_INST_0_i_1 
       (.I0(\m_axi_rdata[39]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[39]_INST_0_i_3_n_0 ),
        .O(axi_rsm[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[39]_INST_0_i_2 
       (.I0(\m_axi_rdata[39]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[39]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[39]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[39]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[39]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[39]_INST_0_i_4 
       (.I0(s_axi_rdata[7]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[71]),
        .I3(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_rdata[39]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[39]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[39]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[3]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[4]),
        .O(m_axi_rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[40]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[9]),
        .O(m_axi_rdata[40]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[40]_INST_0_i_1 
       (.I0(\m_axi_rdata[40]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[40]_INST_0_i_3_n_0 ),
        .O(axi_rsm[9]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[40]_INST_0_i_2 
       (.I0(\m_axi_rdata[40]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[40]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[40]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[40]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[40]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[40]_INST_0_i_4 
       (.I0(s_axi_rdata[8]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I4(s_axi_rdata[72]),
        .I5(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_rdata[40]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[40]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[40]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[41]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[10]),
        .O(m_axi_rdata[41]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[41]_INST_0_i_1 
       (.I0(\m_axi_rdata[41]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[41]_INST_0_i_3_n_0 ),
        .O(axi_rsm[10]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[41]_INST_0_i_2 
       (.I0(\m_axi_rdata[41]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[41]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[41]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[41]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[41]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[41]_INST_0_i_4 
       (.I0(s_axi_rdata[9]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[73]),
        .I3(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_rdata[41]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[41]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[41]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[42]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[11]),
        .O(m_axi_rdata[42]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[42]_INST_0_i_1 
       (.I0(\m_axi_rdata[42]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[42]_INST_0_i_3_n_0 ),
        .O(axi_rsm[11]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[42]_INST_0_i_2 
       (.I0(\m_axi_rdata[42]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[42]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[42]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[42]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[42]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[42]_INST_0_i_4 
       (.I0(s_axi_rdata[10]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .O(\m_axi_rdata[42]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[42]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[42]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[43]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[12]),
        .O(m_axi_rdata[43]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[43]_INST_0_i_1 
       (.I0(\m_axi_rdata[43]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[43]_INST_0_i_3_n_0 ),
        .O(axi_rsm[12]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[43]_INST_0_i_2 
       (.I0(\m_axi_rdata[43]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[43]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[43]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[43]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[43]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[43]_INST_0_i_4 
       (.I0(s_axi_rdata[11]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .O(\m_axi_rdata[43]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[43]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[43]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[44]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[13]),
        .O(m_axi_rdata[44]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[44]_INST_0_i_1 
       (.I0(\m_axi_rdata[44]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[44]_INST_0_i_3_n_0 ),
        .O(axi_rsm[13]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[44]_INST_0_i_2 
       (.I0(\m_axi_rdata[44]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[44]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[44]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[44]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[44]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[44]_INST_0_i_4 
       (.I0(s_axi_rdata[12]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .O(\m_axi_rdata[44]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[44]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[44]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[45]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[14]),
        .O(m_axi_rdata[45]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[45]_INST_0_i_1 
       (.I0(\m_axi_rdata[45]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[45]_INST_0_i_3_n_0 ),
        .O(axi_rsm[14]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[45]_INST_0_i_2 
       (.I0(\m_axi_rdata[45]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[45]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[45]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[45]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[45]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[45]_INST_0_i_4 
       (.I0(s_axi_rdata[13]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .O(\m_axi_rdata[45]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[45]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[45]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[46]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[15]),
        .O(m_axi_rdata[46]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[46]_INST_0_i_1 
       (.I0(\m_axi_rdata[46]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[46]_INST_0_i_3_n_0 ),
        .O(axi_rsm[15]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[46]_INST_0_i_2 
       (.I0(\m_axi_rdata[46]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[46]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[46]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[46]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[46]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[46]_INST_0_i_4 
       (.I0(s_axi_rdata[14]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .O(\m_axi_rdata[46]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[46]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[46]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[47]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[16]),
        .O(m_axi_rdata[47]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[47]_INST_0_i_1 
       (.I0(\m_axi_rdata[47]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[47]_INST_0_i_3_n_0 ),
        .O(axi_rsm[16]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[47]_INST_0_i_2 
       (.I0(\m_axi_rdata[47]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[47]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[47]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[47]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[47]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[47]_INST_0_i_4 
       (.I0(s_axi_rdata[15]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .O(\m_axi_rdata[47]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[47]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[47]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[48]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[17]),
        .O(m_axi_rdata[48]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[48]_INST_0_i_1 
       (.I0(\m_axi_rdata[48]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[48]_INST_0_i_3_n_0 ),
        .O(axi_rsm[17]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[48]_INST_0_i_2 
       (.I0(\m_axi_rdata[48]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[48]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[48]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[48]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[48]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[48]_INST_0_i_4 
       (.I0(s_axi_rdata[16]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .O(\m_axi_rdata[48]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[48]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[48]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[49]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[18]),
        .O(m_axi_rdata[49]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[49]_INST_0_i_1 
       (.I0(\m_axi_rdata[49]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[49]_INST_0_i_3_n_0 ),
        .O(axi_rsm[18]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[49]_INST_0_i_2 
       (.I0(\m_axi_rdata[49]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[49]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[49]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[49]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[49]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[49]_INST_0_i_4 
       (.I0(s_axi_rdata[17]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .O(\m_axi_rdata[49]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[49]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[49]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[4]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[5]),
        .O(m_axi_rdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[50]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[19]),
        .O(m_axi_rdata[50]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[50]_INST_0_i_1 
       (.I0(\m_axi_rdata[50]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[50]_INST_0_i_3_n_0 ),
        .O(axi_rsm[19]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[50]_INST_0_i_2 
       (.I0(\m_axi_rdata[50]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[50]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[50]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[50]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[50]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[50]_INST_0_i_4 
       (.I0(s_axi_rdata[18]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .O(\m_axi_rdata[50]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[50]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[50]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[51]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[20]),
        .O(m_axi_rdata[51]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[51]_INST_0_i_1 
       (.I0(\m_axi_rdata[51]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[51]_INST_0_i_3_n_0 ),
        .O(axi_rsm[20]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[51]_INST_0_i_2 
       (.I0(\m_axi_rdata[51]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[51]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[51]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[51]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[51]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[51]_INST_0_i_4 
       (.I0(s_axi_rdata[19]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .O(\m_axi_rdata[51]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[51]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[51]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[52]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[21]),
        .O(m_axi_rdata[52]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[52]_INST_0_i_1 
       (.I0(\m_axi_rdata[52]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[52]_INST_0_i_3_n_0 ),
        .O(axi_rsm[21]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[52]_INST_0_i_2 
       (.I0(\m_axi_rdata[52]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[52]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[52]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[52]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[52]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[52]_INST_0_i_4 
       (.I0(s_axi_rdata[20]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .O(\m_axi_rdata[52]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[52]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[52]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[53]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[22]),
        .O(m_axi_rdata[53]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[53]_INST_0_i_1 
       (.I0(\m_axi_rdata[53]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[53]_INST_0_i_3_n_0 ),
        .O(axi_rsm[22]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[53]_INST_0_i_2 
       (.I0(\m_axi_rdata[53]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[53]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[53]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[53]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[53]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[53]_INST_0_i_4 
       (.I0(s_axi_rdata[21]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .O(\m_axi_rdata[53]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[53]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[53]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[54]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[23]),
        .O(m_axi_rdata[54]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[54]_INST_0_i_1 
       (.I0(\m_axi_rdata[54]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[54]_INST_0_i_3_n_0 ),
        .O(axi_rsm[23]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[54]_INST_0_i_2 
       (.I0(\m_axi_rdata[54]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[54]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[54]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[54]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[54]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[54]_INST_0_i_4 
       (.I0(s_axi_rdata[22]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .O(\m_axi_rdata[54]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[54]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[54]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[55]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[24]),
        .O(m_axi_rdata[55]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[55]_INST_0_i_1 
       (.I0(\m_axi_rdata[55]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[55]_INST_0_i_3_n_0 ),
        .O(axi_rsm[24]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[55]_INST_0_i_2 
       (.I0(\m_axi_rdata[55]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[55]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[55]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[55]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[55]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[55]_INST_0_i_4 
       (.I0(s_axi_rdata[23]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .O(\m_axi_rdata[55]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[55]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[55]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[56]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[25]),
        .O(m_axi_rdata[56]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[56]_INST_0_i_1 
       (.I0(\m_axi_rdata[56]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[56]_INST_0_i_3_n_0 ),
        .O(axi_rsm[25]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[56]_INST_0_i_2 
       (.I0(\m_axi_rdata[56]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[56]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[56]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[56]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[56]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[56]_INST_0_i_4 
       (.I0(s_axi_rdata[24]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .O(\m_axi_rdata[56]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[56]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[56]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[57]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[26]),
        .O(m_axi_rdata[57]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[57]_INST_0_i_1 
       (.I0(\m_axi_rdata[57]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[57]_INST_0_i_3_n_0 ),
        .O(axi_rsm[26]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[57]_INST_0_i_2 
       (.I0(\m_axi_rdata[57]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[57]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[57]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[57]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[57]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[57]_INST_0_i_4 
       (.I0(s_axi_rdata[25]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .O(\m_axi_rdata[57]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[57]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[57]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[58]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[27]),
        .O(m_axi_rdata[58]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[58]_INST_0_i_1 
       (.I0(\m_axi_rdata[58]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[58]_INST_0_i_3_n_0 ),
        .O(axi_rsm[27]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[58]_INST_0_i_2 
       (.I0(\m_axi_rdata[58]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[58]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[58]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[58]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[58]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[58]_INST_0_i_4 
       (.I0(s_axi_rdata[26]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .O(\m_axi_rdata[58]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[58]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[58]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[59]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[28]),
        .O(m_axi_rdata[59]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[59]_INST_0_i_1 
       (.I0(\m_axi_rdata[59]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[59]_INST_0_i_3_n_0 ),
        .O(axi_rsm[28]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[59]_INST_0_i_2 
       (.I0(\m_axi_rdata[59]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[59]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[59]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[59]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[59]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[59]_INST_0_i_4 
       (.I0(s_axi_rdata[27]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .O(\m_axi_rdata[59]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[59]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[59]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[5]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[6]),
        .O(m_axi_rdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[60]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[29]),
        .O(m_axi_rdata[60]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[60]_INST_0_i_1 
       (.I0(\m_axi_rdata[60]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[60]_INST_0_i_3_n_0 ),
        .O(axi_rsm[29]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[60]_INST_0_i_2 
       (.I0(\m_axi_rdata[60]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[60]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[60]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[60]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[60]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[60]_INST_0_i_4 
       (.I0(s_axi_rdata[28]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .O(\m_axi_rdata[60]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[60]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[60]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[61]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[30]),
        .O(m_axi_rdata[61]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[61]_INST_0_i_1 
       (.I0(\m_axi_rdata[61]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[61]_INST_0_i_3_n_0 ),
        .O(axi_rsm[30]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[61]_INST_0_i_2 
       (.I0(\m_axi_rdata[61]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[61]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[61]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[61]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[61]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[61]_INST_0_i_4 
       (.I0(s_axi_rdata[29]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .O(\m_axi_rdata[61]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[61]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[61]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[62]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[31]),
        .O(m_axi_rdata[62]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[62]_INST_0_i_1 
       (.I0(\m_axi_rdata[62]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[62]_INST_0_i_3_n_0 ),
        .O(axi_rsm[31]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[62]_INST_0_i_2 
       (.I0(\m_axi_rdata[62]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[62]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[62]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[62]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[62]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rdata[62]_INST_0_i_4 
       (.I0(s_axi_rdata[30]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rdata[32]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .O(\m_axi_rdata[62]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[62]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[62]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rdata[63]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[32]),
        .O(m_axi_rdata[63]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[63]_INST_0_i_1 
       (.I0(\m_axi_rdata[63]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rdata[63]_INST_0_i_3_n_0 ),
        .O(axi_rsm[32]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rdata[63]_INST_0_i_2 
       (.I0(\m_axi_rdata[63]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rdata[63]_INST_0_i_5_n_0 ),
        .O(\m_axi_rdata[63]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rdata[63]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rdata[63]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rdata[63]_INST_0_i_4 
       (.I0(s_axi_rdata[31]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .O(\m_axi_rdata[63]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rdata[63]_INST_0_i_5 
       (.I0(1'b0),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(1'b0),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .I4(1'b0),
        .I5(1'b0),
        .O(\m_axi_rdata[63]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[6]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[7]),
        .O(m_axi_rdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[7]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[8]),
        .O(m_axi_rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[8]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[9]),
        .O(m_axi_rdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rdata[9]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[10]),
        .O(m_axi_rdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_rvalid[0]_INST_0 
       (.I0(counter_rrequests),
        .I1(rtrans_reg_n_0),
        .I2(axi_rsm[0]),
        .O(m_axi_rvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_rvalid[1]_INST_0 
       (.I0(rtrans_reg_n_0),
        .I1(counter_rrequests),
        .I2(axi_rsm[0]),
        .O(m_axi_rvalid[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rvalid[1]_INST_0_i_1 
       (.I0(\m_axi_rvalid[1]_INST_0_i_2_n_0 ),
        .I1(\m_axi_rvalid[1]_INST_0_i_3_n_0 ),
        .O(axi_rsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_rvalid[1]_INST_0_i_2 
       (.I0(\m_axi_rvalid[1]_INST_0_i_4_n_0 ),
        .I1(\m_axi_rvalid[1]_INST_0_i_5_n_0 ),
        .O(\m_axi_rvalid[1]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_rvalid[1]_INST_0_i_3 
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rvalid[1]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_axi_rvalid[1]_INST_0_i_4 
       (.I0(s_axi_rvalid[0]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rvalid[1]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I4(s_axi_rvalid[2]),
        .I5(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_rvalid[1]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_rvalid[1]_INST_0_i_5 
       (.I0(s_axi_rvalid[3]),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(s_axi_rvalid[4]),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(\m_axi_rvalid[1]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_wready[0]_INST_0 
       (.I0(counter_wrequests),
        .I1(wtrans_reg_n_0),
        .I2(axi_wsm[1]),
        .O(m_axi_wready[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axi_wready[1]_INST_0 
       (.I0(wtrans_reg_n_0),
        .I1(counter_wrequests),
        .I2(axi_wsm[1]),
        .O(m_axi_wready[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_wready[1]_INST_0_i_1 
       (.I0(\m_axi_wready[1]_INST_0_i_2_n_0 ),
        .I1(\m_axi_wready[1]_INST_0_i_3_n_0 ),
        .O(axi_wsm[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \m_axi_wready[1]_INST_0_i_2 
       (.I0(\m_axi_wready[1]_INST_0_i_4_n_0 ),
        .I1(\m_axi_wready[1]_INST_0_i_5_n_0 ),
        .O(\m_axi_wready[1]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axi_wready[1]_INST_0_i_3 
       (.I0(\m_axi_awready[1]_INST_0_i_6_n_0 ),
        .I1(slave_wdec1_1),
        .I2(\m_axi_awready[1]_INST_0_i_8_n_0 ),
        .I3(slave_wdec1_3),
        .I4(slave_wdec1_4),
        .O(\m_axi_wready[1]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \m_axi_wready[1]_INST_0_i_4 
       (.I0(\m_axi_awready[1]_INST_0_i_6_n_0 ),
        .I1(s_axi_wready[1]),
        .I2(slave_wdec1_1),
        .I3(s_axi_wready[2]),
        .I4(\m_axi_awready[1]_INST_0_i_8_n_0 ),
        .O(\m_axi_wready[1]_INST_0_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \m_axi_wready[1]_INST_0_i_5 
       (.I0(s_axi_wready[3]),
        .I1(slave_wdec1_3),
        .I2(s_axi_wready[4]),
        .I3(slave_wdec1_4),
        .O(\m_axi_wready[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFB8FFB8FFB8)) 
    rtrans_i_1
       (.I0(m_axi_arvalid[1]),
        .I1(counter_rrequests),
        .I2(m_axi_arvalid[0]),
        .I3(rtrans_reg_n_0),
        .I4(master_rready),
        .I5(slave_rvalid),
        .O(rtrans_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rtrans_i_2
       (.I0(rtrans_i_4_n_0),
        .I1(rtrans_i_5_n_0),
        .O(master_rready));
  LUT2 #(
    .INIT(4'h8)) 
    rtrans_i_3
       (.I0(rtrans_i_6_n_0),
        .I1(rtrans_i_7_n_0),
        .O(slave_rvalid));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    rtrans_i_4
       (.I0(m_axi_rready[0]),
        .I1(dec_rrequests),
        .I2(m_axi_rready[1]),
        .I3(counter_rrequests),
        .O(rtrans_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    rtrans_i_5
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(rtrans_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    rtrans_i_6
       (.I0(rtrans_i_8_n_0),
        .I1(rtrans_i_9_n_0),
        .O(rtrans_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rtrans_i_7
       (.I0(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I1(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I2(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .I3(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I4(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(rtrans_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    rtrans_i_8
       (.I0(s_axi_rvalid[0]),
        .I1(\m_axi_arready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_rvalid[1]),
        .I3(\m_axi_arready[1]_INST_0_i_7_n_0 ),
        .I4(s_axi_rvalid[2]),
        .I5(\m_axi_arready[1]_INST_0_i_8_n_0 ),
        .O(rtrans_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    rtrans_i_9
       (.I0(s_axi_rvalid[3]),
        .I1(\m_axi_arready[1]_INST_0_i_9_n_0 ),
        .I2(s_axi_rvalid[4]),
        .I3(\m_axi_arready[1]_INST_0_i_10_n_0 ),
        .O(rtrans_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rtrans_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rtrans_i_1_n_0),
        .Q(rtrans_reg_n_0),
        .R(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \s_axi_araddr[0]_INST_0 
       (.I0(araddr[10]),
        .I1(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(axi_rms[4]),
        .O(\^s_axi_araddr [0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \s_axi_araddr[1]_INST_0 
       (.I0(araddr[10]),
        .I1(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(axi_rms[5]),
        .O(\^s_axi_araddr [1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \s_axi_araddr[2]_INST_0 
       (.I0(araddr[10]),
        .I1(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(axi_rms[6]),
        .O(\^s_axi_araddr [2]));
  LUT4 #(
    .INIT(16'h4000)) 
    \s_axi_araddr[3]_INST_0 
       (.I0(araddr[10]),
        .I1(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(axi_rms[7]),
        .O(\^s_axi_araddr [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_araddr[3]_INST_0_i_1 
       (.I0(\s_axi_araddr[3]_INST_0_i_2_n_0 ),
        .I1(\s_axi_araddr[3]_INST_0_i_3_n_0 ),
        .O(axi_rms[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_araddr[3]_INST_0_i_2 
       (.I0(m_axi_awaddr[3]),
        .I1(dec_rrequests),
        .I2(m_axi_awaddr[35]),
        .I3(counter_rrequests),
        .O(\s_axi_araddr[3]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_araddr[3]_INST_0_i_3 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_araddr[3]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \s_axi_araddr[4]_INST_0 
       (.I0(araddr[10]),
        .I1(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(axi_rms[8]),
        .O(\^s_axi_araddr [4]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_araddr[4]_INST_0_i_1 
       (.I0(\s_axi_araddr[4]_INST_0_i_2_n_0 ),
        .I1(\s_axi_araddr[4]_INST_0_i_3_n_0 ),
        .O(axi_rms[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_araddr[4]_INST_0_i_2 
       (.I0(m_axi_awaddr[4]),
        .I1(dec_rrequests),
        .I2(m_axi_awaddr[36]),
        .I3(counter_rrequests),
        .O(\s_axi_araddr[4]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_araddr[4]_INST_0_i_3 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_araddr[4]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \s_axi_araddr[5]_INST_0 
       (.I0(araddr[10]),
        .I1(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(axi_rms[9]),
        .O(\^s_axi_araddr [5]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_araddr[5]_INST_0_i_1 
       (.I0(\s_axi_araddr[5]_INST_0_i_2_n_0 ),
        .I1(\s_axi_araddr[5]_INST_0_i_3_n_0 ),
        .O(axi_rms[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_araddr[5]_INST_0_i_2 
       (.I0(m_axi_awaddr[5]),
        .I1(dec_rrequests),
        .I2(m_axi_awaddr[37]),
        .I3(counter_rrequests),
        .O(\s_axi_araddr[5]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_araddr[5]_INST_0_i_3 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_araddr[5]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \s_axi_araddr[6]_INST_0 
       (.I0(araddr[10]),
        .I1(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(axi_rms[10]),
        .O(\^s_axi_araddr [6]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_araddr[6]_INST_0_i_1 
       (.I0(\s_axi_araddr[6]_INST_0_i_2_n_0 ),
        .I1(\s_axi_araddr[6]_INST_0_i_3_n_0 ),
        .O(axi_rms[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_araddr[6]_INST_0_i_2 
       (.I0(m_axi_awaddr[6]),
        .I1(dec_rrequests),
        .I2(m_axi_awaddr[38]),
        .I3(counter_rrequests),
        .O(\s_axi_araddr[6]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_araddr[6]_INST_0_i_3 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_araddr[6]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \s_axi_araddr[7]_INST_0 
       (.I0(araddr[10]),
        .I1(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(axi_rms[11]),
        .O(\^s_axi_araddr [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_araddr[7]_INST_0_i_1 
       (.I0(\s_axi_araddr[7]_INST_0_i_2_n_0 ),
        .I1(\s_axi_araddr[7]_INST_0_i_3_n_0 ),
        .O(axi_rms[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_araddr[7]_INST_0_i_2 
       (.I0(m_axi_awaddr[7]),
        .I1(dec_rrequests),
        .I2(m_axi_awaddr[39]),
        .I3(counter_rrequests),
        .O(\s_axi_araddr[7]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_araddr[7]_INST_0_i_3 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_araddr[7]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \s_axi_araddr[8]_INST_0 
       (.I0(araddr[10]),
        .I1(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(axi_rms[12]),
        .O(\^s_axi_araddr [8]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_araddr[8]_INST_0_i_1 
       (.I0(\s_axi_araddr[8]_INST_0_i_2_n_0 ),
        .I1(\s_axi_araddr[8]_INST_0_i_3_n_0 ),
        .O(axi_rms[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_araddr[8]_INST_0_i_2 
       (.I0(m_axi_awaddr[8]),
        .I1(dec_rrequests),
        .I2(m_axi_awaddr[40]),
        .I3(counter_rrequests),
        .O(\s_axi_araddr[8]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_araddr[8]_INST_0_i_3 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_araddr[8]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_araddr[96]_INST_0 
       (.I0(araddr[4]),
        .I1(\s_axi_arvalid[3]_INST_0_i_2_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I4(axi_rms[4]),
        .O(\^s_axi_araddr [96]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_araddr[96]_INST_0_i_1 
       (.I0(\s_axi_araddr[96]_INST_0_i_2_n_0 ),
        .I1(\s_axi_araddr[96]_INST_0_i_3_n_0 ),
        .O(axi_rms[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_araddr[96]_INST_0_i_2 
       (.I0(m_axi_awaddr[0]),
        .I1(dec_rrequests),
        .I2(m_axi_awaddr[32]),
        .I3(counter_rrequests),
        .O(\s_axi_araddr[96]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_araddr[96]_INST_0_i_3 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_araddr[96]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_araddr[97]_INST_0 
       (.I0(araddr[4]),
        .I1(\s_axi_arvalid[3]_INST_0_i_2_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I4(axi_rms[5]),
        .O(\^s_axi_araddr [97]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_araddr[97]_INST_0_i_1 
       (.I0(\s_axi_araddr[97]_INST_0_i_2_n_0 ),
        .I1(\s_axi_araddr[97]_INST_0_i_3_n_0 ),
        .O(axi_rms[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_araddr[97]_INST_0_i_2 
       (.I0(m_axi_awaddr[1]),
        .I1(dec_rrequests),
        .I2(m_axi_awaddr[33]),
        .I3(counter_rrequests),
        .O(\s_axi_araddr[97]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_araddr[97]_INST_0_i_3 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_araddr[97]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_araddr[98]_INST_0 
       (.I0(araddr[4]),
        .I1(\s_axi_arvalid[3]_INST_0_i_2_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I4(axi_rms[6]),
        .O(\^s_axi_araddr [98]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_araddr[98]_INST_0_i_1 
       (.I0(\s_axi_araddr[98]_INST_0_i_2_n_0 ),
        .I1(\s_axi_araddr[98]_INST_0_i_3_n_0 ),
        .O(axi_rms[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_araddr[98]_INST_0_i_2 
       (.I0(m_axi_awaddr[2]),
        .I1(dec_rrequests),
        .I2(m_axi_awaddr[34]),
        .I3(counter_rrequests),
        .O(\s_axi_araddr[98]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_araddr[98]_INST_0_i_3 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_araddr[98]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \s_axi_araddr[9]_INST_0 
       (.I0(araddr[10]),
        .I1(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(axi_rms[13]),
        .O(\^s_axi_araddr [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_araddr[9]_INST_0_i_1 
       (.I0(\s_axi_araddr[9]_INST_0_i_2_n_0 ),
        .I1(\s_axi_araddr[9]_INST_0_i_3_n_0 ),
        .O(axi_rms[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_araddr[9]_INST_0_i_2 
       (.I0(m_axi_awaddr[9]),
        .I1(dec_rrequests),
        .I2(m_axi_awaddr[41]),
        .I3(counter_rrequests),
        .O(\s_axi_araddr[9]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_araddr[9]_INST_0_i_3 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_araddr[9]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \s_axi_arvalid[0]_INST_0 
       (.I0(araddr[10]),
        .I1(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(axi_rms[36]),
        .O(s_axi_arvalid[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_arvalid[1]_INST_0 
       (.I0(axi_rms[36]),
        .I1(\s_axi_arvalid[1]_INST_0_i_1_n_0 ),
        .I2(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I3(rtrans_reg_n_0),
        .I4(\s_axi_arvalid[3]_INST_0_i_2_n_0 ),
        .O(s_axi_arvalid[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \s_axi_arvalid[1]_INST_0_i_1 
       (.I0(araddr[4]),
        .I1(araddr[1]),
        .I2(araddr[2]),
        .I3(araddr[3]),
        .O(\s_axi_arvalid[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_axi_arvalid[2]_INST_0 
       (.I0(\s_axi_arvalid[2]_INST_0_i_1_n_0 ),
        .I1(axi_rms[36]),
        .I2(araddr[3]),
        .I3(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I4(rtrans_reg_n_0),
        .I5(\s_axi_arvalid[3]_INST_0_i_2_n_0 ),
        .O(s_axi_arvalid[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \s_axi_arvalid[2]_INST_0_i_1 
       (.I0(araddr[2]),
        .I1(araddr[1]),
        .I2(araddr[4]),
        .O(\s_axi_arvalid[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[2]_INST_0_i_10 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[2]_INST_0_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[2]_INST_0_i_2 
       (.I0(\s_axi_arvalid[2]_INST_0_i_5_n_0 ),
        .I1(\s_axi_arvalid[2]_INST_0_i_6_n_0 ),
        .O(araddr[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[2]_INST_0_i_3 
       (.I0(\s_axi_arvalid[2]_INST_0_i_7_n_0 ),
        .I1(\s_axi_arvalid[2]_INST_0_i_8_n_0 ),
        .O(araddr[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[2]_INST_0_i_4 
       (.I0(\s_axi_arvalid[2]_INST_0_i_9_n_0 ),
        .I1(\s_axi_arvalid[2]_INST_0_i_10_n_0 ),
        .O(araddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[2]_INST_0_i_5 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][3] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][3] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[2]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[2]_INST_0_i_6 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[2]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[2]_INST_0_i_7 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][2] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][2] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[2]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[2]_INST_0_i_8 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[2]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[2]_INST_0_i_9 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][1] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][1] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[2]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_arvalid[3]_INST_0 
       (.I0(araddr[4]),
        .I1(\s_axi_arvalid[3]_INST_0_i_2_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I4(axi_rms[36]),
        .O(s_axi_arvalid[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[3]_INST_0_i_1 
       (.I0(\s_axi_arvalid[3]_INST_0_i_4_n_0 ),
        .I1(\s_axi_arvalid[3]_INST_0_i_5_n_0 ),
        .O(araddr[4]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \s_axi_arvalid[3]_INST_0_i_2 
       (.I0(araddr[9]),
        .I1(araddr[8]),
        .I2(araddr[7]),
        .I3(araddr[6]),
        .I4(araddr[5]),
        .I5(araddr[10]),
        .O(\s_axi_arvalid[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \s_axi_arvalid[3]_INST_0_i_3 
       (.I0(\s_axi_arvalid[4]_INST_0_i_16_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_15_n_0 ),
        .I2(\s_axi_arvalid[4]_INST_0_i_14_n_0 ),
        .I3(\s_axi_arvalid[4]_INST_0_i_13_n_0 ),
        .I4(\s_axi_arvalid[4]_INST_0_i_12_n_0 ),
        .I5(araddr[26]),
        .O(\s_axi_arvalid[3]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[3]_INST_0_i_4 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][4] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][4] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[3]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[3]_INST_0_i_5 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[3]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \s_axi_arvalid[4]_INST_0 
       (.I0(\s_axi_arvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_2_n_0 ),
        .I2(axi_rms[36]),
        .I3(araddr[0]),
        .I4(araddr[10]),
        .I5(\s_axi_arvalid[4]_INST_0_i_6_n_0 ),
        .O(s_axi_arvalid[4]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \s_axi_arvalid[4]_INST_0_i_1 
       (.I0(\s_axi_arvalid[1]_INST_0_i_1_n_0 ),
        .I1(araddr[9]),
        .I2(araddr[8]),
        .I3(araddr[7]),
        .I4(araddr[6]),
        .I5(araddr[5]),
        .O(\s_axi_arvalid[4]_INST_0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_10 
       (.I0(\s_axi_arvalid[4]_INST_0_i_30_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_31_n_0 ),
        .O(araddr[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_11 
       (.I0(\s_axi_arvalid[4]_INST_0_i_32_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_33_n_0 ),
        .O(araddr[5]));
  LUT4 #(
    .INIT(16'h0001)) 
    \s_axi_arvalid[4]_INST_0_i_12 
       (.I0(araddr[14]),
        .I1(araddr[13]),
        .I2(araddr[12]),
        .I3(araddr[11]),
        .O(\s_axi_arvalid[4]_INST_0_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s_axi_arvalid[4]_INST_0_i_13 
       (.I0(araddr[18]),
        .I1(araddr[17]),
        .I2(araddr[16]),
        .I3(araddr[15]),
        .O(\s_axi_arvalid[4]_INST_0_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s_axi_arvalid[4]_INST_0_i_14 
       (.I0(araddr[22]),
        .I1(araddr[21]),
        .I2(araddr[20]),
        .I3(araddr[19]),
        .O(\s_axi_arvalid[4]_INST_0_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s_axi_arvalid[4]_INST_0_i_15 
       (.I0(araddr[27]),
        .I1(araddr[25]),
        .I2(araddr[24]),
        .I3(araddr[23]),
        .O(\s_axi_arvalid[4]_INST_0_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s_axi_arvalid[4]_INST_0_i_16 
       (.I0(araddr[31]),
        .I1(araddr[30]),
        .I2(araddr[29]),
        .I3(araddr[28]),
        .O(\s_axi_arvalid[4]_INST_0_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_17 
       (.I0(m_axi_arvalid[0]),
        .I1(dec_rrequests),
        .I2(m_axi_arvalid[1]),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_18 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_19 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][0] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][0] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_arvalid[4]_INST_0_i_2 
       (.I0(\s_axi_arvalid[4]_INST_0_i_12_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_13_n_0 ),
        .I2(\s_axi_arvalid[4]_INST_0_i_14_n_0 ),
        .I3(\s_axi_arvalid[4]_INST_0_i_15_n_0 ),
        .I4(\s_axi_arvalid[4]_INST_0_i_16_n_0 ),
        .O(\s_axi_arvalid[4]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_20 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_21 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][10] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][10] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_22 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_23 
       (.I0(\s_axi_arvalid[4]_INST_0_i_55_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_56_n_0 ),
        .O(araddr[26]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_24 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][9] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][9] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_25 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_26 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][8] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][8] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_27 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_28 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][7] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][7] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_29 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_3 
       (.I0(\s_axi_arvalid[4]_INST_0_i_17_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_18_n_0 ),
        .O(axi_rms[36]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_30 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][6] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][6] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_31 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_32 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][5] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][5] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_33 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_34 
       (.I0(\s_axi_arvalid[4]_INST_0_i_57_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_58_n_0 ),
        .O(araddr[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_35 
       (.I0(\s_axi_arvalid[4]_INST_0_i_59_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_60_n_0 ),
        .O(araddr[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_36 
       (.I0(\s_axi_arvalid[4]_INST_0_i_61_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_62_n_0 ),
        .O(araddr[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_37 
       (.I0(\s_axi_arvalid[4]_INST_0_i_63_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_64_n_0 ),
        .O(araddr[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_38 
       (.I0(\s_axi_arvalid[4]_INST_0_i_65_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_66_n_0 ),
        .O(araddr[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_39 
       (.I0(\s_axi_arvalid[4]_INST_0_i_67_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_68_n_0 ),
        .O(araddr[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_4 
       (.I0(\s_axi_arvalid[4]_INST_0_i_19_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_20_n_0 ),
        .O(araddr[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_40 
       (.I0(\s_axi_arvalid[4]_INST_0_i_69_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_70_n_0 ),
        .O(araddr[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_41 
       (.I0(\s_axi_arvalid[4]_INST_0_i_71_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_72_n_0 ),
        .O(araddr[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_42 
       (.I0(\s_axi_arvalid[4]_INST_0_i_73_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_74_n_0 ),
        .O(araddr[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_43 
       (.I0(\s_axi_arvalid[4]_INST_0_i_75_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_76_n_0 ),
        .O(araddr[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_44 
       (.I0(\s_axi_arvalid[4]_INST_0_i_77_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_78_n_0 ),
        .O(araddr[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_45 
       (.I0(\s_axi_arvalid[4]_INST_0_i_79_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_80_n_0 ),
        .O(araddr[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_46 
       (.I0(\s_axi_arvalid[4]_INST_0_i_81_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_82_n_0 ),
        .O(araddr[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_47 
       (.I0(\s_axi_arvalid[4]_INST_0_i_83_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_84_n_0 ),
        .O(araddr[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_48 
       (.I0(\s_axi_arvalid[4]_INST_0_i_85_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_86_n_0 ),
        .O(araddr[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_49 
       (.I0(\s_axi_arvalid[4]_INST_0_i_87_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_88_n_0 ),
        .O(araddr[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_5 
       (.I0(\s_axi_arvalid[4]_INST_0_i_21_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_22_n_0 ),
        .O(araddr[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_50 
       (.I0(\s_axi_arvalid[4]_INST_0_i_89_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_90_n_0 ),
        .O(araddr[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_51 
       (.I0(\s_axi_arvalid[4]_INST_0_i_91_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_92_n_0 ),
        .O(araddr[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_52 
       (.I0(\s_axi_arvalid[4]_INST_0_i_93_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_94_n_0 ),
        .O(araddr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_53 
       (.I0(\s_axi_arvalid[4]_INST_0_i_95_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_96_n_0 ),
        .O(araddr[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \s_axi_arvalid[4]_INST_0_i_54 
       (.I0(counter_rrequests),
        .O(dec_rrequests));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_55 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][26] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][26] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_55_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_56 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_56_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_57 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][14] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][14] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_57_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_58 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_58_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_59 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][13] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][13] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_6 
       (.I0(araddr[26]),
        .I1(rtrans_reg_n_0),
        .O(\s_axi_arvalid[4]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_60 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_60_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_61 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][12] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][12] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_61_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_62 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_62_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_63 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][11] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][11] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_63_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_64 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_64_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_65 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][18] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][18] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_65_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_66 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_66_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_67 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][17] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][17] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_67_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_68 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_68_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_69 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][16] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][16] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_7 
       (.I0(\s_axi_arvalid[4]_INST_0_i_24_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_25_n_0 ),
        .O(araddr[9]));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_70 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_70_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_71 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][15] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][15] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_71_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_72 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_72_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_73 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][22] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][22] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_73_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_74 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_74_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_75 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][21] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][21] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_75_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_76 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_76_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_77 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][20] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][20] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_77_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_78 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_78_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_79 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][19] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][19] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_8 
       (.I0(\s_axi_arvalid[4]_INST_0_i_26_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_27_n_0 ),
        .O(araddr[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_80 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_80_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_81 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][27] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][27] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_81_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_82 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_82_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_83 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][25] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][25] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_83_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_84 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_84_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_85 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][24] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][24] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_85_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_86 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_86_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_87 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][23] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][23] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_87_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_88 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_89 
       (.I0(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][31] ),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_89_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_9 
       (.I0(\s_axi_arvalid[4]_INST_0_i_28_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_29_n_0 ),
        .O(araddr[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_90 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arvalid[4]_INST_0_i_91 
       (.I0(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][30] ),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_91_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_92 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_92_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_93 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][29] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][29] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_93_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_94 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_94_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_arvalid[4]_INST_0_i_95 
       (.I0(\genblk1[0].m_axi_araddr_g_reg_n_0_[0][28] ),
        .I1(dec_rrequests),
        .I2(\genblk1[1].m_axi_araddr_g_reg_n_0_[1][28] ),
        .I3(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_95_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_arvalid[4]_INST_0_i_96 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_arvalid[4]_INST_0_i_96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_awaddr[0]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[41]),
        .O(\^s_axi_awaddr [0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_awaddr[1]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[42]),
        .O(\^s_axi_awaddr [1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_awaddr[2]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[43]),
        .O(\^s_axi_awaddr [2]));
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_awaddr[3]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[44]),
        .O(\^s_axi_awaddr [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awaddr[3]_INST_0_i_1 
       (.I0(\s_axi_awaddr[3]_INST_0_i_2_n_0 ),
        .I1(\s_axi_awaddr[3]_INST_0_i_3_n_0 ),
        .O(axi_wms[44]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awaddr[3]_INST_0_i_2 
       (.I0(m_axi_awaddr[3]),
        .I1(p_0_in),
        .I2(m_axi_awaddr[35]),
        .I3(counter_wrequests),
        .O(\s_axi_awaddr[3]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awaddr[3]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awaddr[3]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_awaddr[4]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[45]),
        .O(\^s_axi_awaddr [4]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awaddr[4]_INST_0_i_1 
       (.I0(\s_axi_awaddr[4]_INST_0_i_2_n_0 ),
        .I1(\s_axi_awaddr[4]_INST_0_i_3_n_0 ),
        .O(axi_wms[45]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awaddr[4]_INST_0_i_2 
       (.I0(m_axi_awaddr[4]),
        .I1(p_0_in),
        .I2(m_axi_awaddr[36]),
        .I3(counter_wrequests),
        .O(\s_axi_awaddr[4]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awaddr[4]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awaddr[4]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_awaddr[5]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[46]),
        .O(\^s_axi_awaddr [5]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awaddr[5]_INST_0_i_1 
       (.I0(\s_axi_awaddr[5]_INST_0_i_2_n_0 ),
        .I1(\s_axi_awaddr[5]_INST_0_i_3_n_0 ),
        .O(axi_wms[46]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awaddr[5]_INST_0_i_2 
       (.I0(m_axi_awaddr[5]),
        .I1(p_0_in),
        .I2(m_axi_awaddr[37]),
        .I3(counter_wrequests),
        .O(\s_axi_awaddr[5]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awaddr[5]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awaddr[5]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_awaddr[6]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[47]),
        .O(\^s_axi_awaddr [6]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awaddr[6]_INST_0_i_1 
       (.I0(\s_axi_awaddr[6]_INST_0_i_2_n_0 ),
        .I1(\s_axi_awaddr[6]_INST_0_i_3_n_0 ),
        .O(axi_wms[47]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awaddr[6]_INST_0_i_2 
       (.I0(m_axi_awaddr[6]),
        .I1(p_0_in),
        .I2(m_axi_awaddr[38]),
        .I3(counter_wrequests),
        .O(\s_axi_awaddr[6]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awaddr[6]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awaddr[6]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_awaddr[7]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[48]),
        .O(\^s_axi_awaddr [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awaddr[7]_INST_0_i_1 
       (.I0(\s_axi_awaddr[7]_INST_0_i_2_n_0 ),
        .I1(\s_axi_awaddr[7]_INST_0_i_3_n_0 ),
        .O(axi_wms[48]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awaddr[7]_INST_0_i_2 
       (.I0(m_axi_awaddr[7]),
        .I1(p_0_in),
        .I2(m_axi_awaddr[39]),
        .I3(counter_wrequests),
        .O(\s_axi_awaddr[7]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awaddr[7]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awaddr[7]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_awaddr[8]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[49]),
        .O(\^s_axi_awaddr [8]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awaddr[8]_INST_0_i_1 
       (.I0(\s_axi_awaddr[8]_INST_0_i_2_n_0 ),
        .I1(\s_axi_awaddr[8]_INST_0_i_3_n_0 ),
        .O(axi_wms[49]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awaddr[8]_INST_0_i_2 
       (.I0(m_axi_awaddr[8]),
        .I1(p_0_in),
        .I2(m_axi_awaddr[40]),
        .I3(counter_wrequests),
        .O(\s_axi_awaddr[8]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awaddr[8]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awaddr[8]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_awaddr[96]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[3]_INST_0_i_3_n_0 ),
        .I4(axi_wms[41]),
        .O(\^s_axi_awaddr [96]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awaddr[96]_INST_0_i_1 
       (.I0(\s_axi_awaddr[96]_INST_0_i_2_n_0 ),
        .I1(\s_axi_awaddr[96]_INST_0_i_3_n_0 ),
        .O(axi_wms[41]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awaddr[96]_INST_0_i_2 
       (.I0(m_axi_awaddr[0]),
        .I1(p_0_in),
        .I2(m_axi_awaddr[32]),
        .I3(counter_wrequests),
        .O(\s_axi_awaddr[96]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awaddr[96]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awaddr[96]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_awaddr[97]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[3]_INST_0_i_3_n_0 ),
        .I4(axi_wms[42]),
        .O(\^s_axi_awaddr [97]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awaddr[97]_INST_0_i_1 
       (.I0(\s_axi_awaddr[97]_INST_0_i_2_n_0 ),
        .I1(\s_axi_awaddr[97]_INST_0_i_3_n_0 ),
        .O(axi_wms[42]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awaddr[97]_INST_0_i_2 
       (.I0(m_axi_awaddr[1]),
        .I1(p_0_in),
        .I2(m_axi_awaddr[33]),
        .I3(counter_wrequests),
        .O(\s_axi_awaddr[97]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awaddr[97]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awaddr[97]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_awaddr[98]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[3]_INST_0_i_3_n_0 ),
        .I4(axi_wms[43]),
        .O(\^s_axi_awaddr [98]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awaddr[98]_INST_0_i_1 
       (.I0(\s_axi_awaddr[98]_INST_0_i_2_n_0 ),
        .I1(\s_axi_awaddr[98]_INST_0_i_3_n_0 ),
        .O(axi_wms[43]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awaddr[98]_INST_0_i_2 
       (.I0(m_axi_awaddr[2]),
        .I1(p_0_in),
        .I2(m_axi_awaddr[34]),
        .I3(counter_wrequests),
        .O(\s_axi_awaddr[98]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awaddr[98]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awaddr[98]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_awaddr[9]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[50]),
        .O(\^s_axi_awaddr [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awaddr[9]_INST_0_i_1 
       (.I0(\s_axi_awaddr[9]_INST_0_i_2_n_0 ),
        .I1(\s_axi_awaddr[9]_INST_0_i_3_n_0 ),
        .O(axi_wms[50]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awaddr[9]_INST_0_i_2 
       (.I0(m_axi_awaddr[9]),
        .I1(p_0_in),
        .I2(m_axi_awaddr[41]),
        .I3(counter_wrequests),
        .O(\s_axi_awaddr[9]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awaddr[9]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awaddr[9]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_awvalid[0]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[73]),
        .O(\^s_axi_awvalid [0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_awvalid[1]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[73]),
        .O(\^s_axi_awvalid [1]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \s_axi_awvalid[1]_INST_0_i_1 
       (.I0(\s_axi_awvalid[2]_INST_0_i_5_n_0 ),
        .I1(awaddr[4]),
        .I2(awaddr[2]),
        .I3(awaddr[1]),
        .I4(awaddr[3]),
        .O(\s_axi_awvalid[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_axi_awvalid[2]_INST_0 
       (.I0(\s_axi_awvalid[2]_INST_0_i_1_n_0 ),
        .I1(axi_wms[73]),
        .I2(awaddr[3]),
        .I3(wtrans_reg_n_0),
        .I4(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I5(awaddr[10]),
        .O(\^s_axi_awvalid [2]));
  LUT4 #(
    .INIT(16'h0100)) 
    \s_axi_awvalid[2]_INST_0_i_1 
       (.I0(awaddr[1]),
        .I1(awaddr[2]),
        .I2(awaddr[4]),
        .I3(\s_axi_awvalid[2]_INST_0_i_5_n_0 ),
        .O(\s_axi_awvalid[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[2]_INST_0_i_10 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][2] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][2] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[2]_INST_0_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[2]_INST_0_i_11 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[2]_INST_0_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[2]_INST_0_i_2 
       (.I0(\s_axi_awvalid[2]_INST_0_i_6_n_0 ),
        .I1(\s_axi_awvalid[2]_INST_0_i_7_n_0 ),
        .O(awaddr[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[2]_INST_0_i_3 
       (.I0(\s_axi_awvalid[2]_INST_0_i_8_n_0 ),
        .I1(\s_axi_awvalid[2]_INST_0_i_9_n_0 ),
        .O(awaddr[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[2]_INST_0_i_4 
       (.I0(\s_axi_awvalid[2]_INST_0_i_10_n_0 ),
        .I1(\s_axi_awvalid[2]_INST_0_i_11_n_0 ),
        .O(awaddr[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s_axi_awvalid[2]_INST_0_i_5 
       (.I0(awaddr[5]),
        .I1(awaddr[6]),
        .I2(awaddr[7]),
        .I3(awaddr[9]),
        .I4(awaddr[8]),
        .O(\s_axi_awvalid[2]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[2]_INST_0_i_6 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][3] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][3] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[2]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[2]_INST_0_i_7 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[2]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[2]_INST_0_i_8 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][1] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][1] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[2]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[2]_INST_0_i_9 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[2]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_awvalid[3]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[3]_INST_0_i_3_n_0 ),
        .I4(axi_wms[73]),
        .O(\^s_axi_awvalid [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_1 
       (.I0(\s_axi_awvalid[3]_INST_0_i_5_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_6_n_0 ),
        .O(awaddr[10]));
  LUT4 #(
    .INIT(16'h0001)) 
    \s_axi_awvalid[3]_INST_0_i_10 
       (.I0(awaddr[27]),
        .I1(awaddr[25]),
        .I2(awaddr[24]),
        .I3(awaddr[23]),
        .O(\s_axi_awvalid[3]_INST_0_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s_axi_awvalid[3]_INST_0_i_11 
       (.I0(awaddr[29]),
        .I1(awaddr[28]),
        .I2(awaddr[31]),
        .I3(awaddr[30]),
        .O(\s_axi_awvalid[3]_INST_0_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_12 
       (.I0(\s_axi_awvalid[3]_INST_0_i_42_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_43_n_0 ),
        .O(awaddr[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_13 
       (.I0(\s_axi_awvalid[3]_INST_0_i_44_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_45_n_0 ),
        .O(awaddr[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_14 
       (.I0(\s_axi_awvalid[3]_INST_0_i_46_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_47_n_0 ),
        .O(awaddr[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_15 
       (.I0(\s_axi_awvalid[3]_INST_0_i_48_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_49_n_0 ),
        .O(awaddr[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_16 
       (.I0(\s_axi_awvalid[3]_INST_0_i_50_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_51_n_0 ),
        .O(awaddr[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_17 
       (.I0(\s_axi_awvalid[3]_INST_0_i_52_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_53_n_0 ),
        .O(awaddr[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_18 
       (.I0(\s_axi_awvalid[3]_INST_0_i_54_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_55_n_0 ),
        .O(awaddr[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_19 
       (.I0(m_axi_awvalid[0]),
        .I1(p_0_in),
        .I2(m_axi_awvalid[1]),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \s_axi_awvalid[3]_INST_0_i_2 
       (.I0(\s_axi_awvalid[3]_INST_0_i_7_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_8_n_0 ),
        .I2(\s_axi_awvalid[3]_INST_0_i_9_n_0 ),
        .I3(\s_axi_awvalid[3]_INST_0_i_10_n_0 ),
        .I4(\s_axi_awvalid[3]_INST_0_i_11_n_0 ),
        .I5(awaddr[26]),
        .O(\s_axi_awvalid[3]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_20 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s_axi_awvalid[3]_INST_0_i_21 
       (.I0(counter_wrequests),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_22 
       (.I0(\s_axi_awvalid[3]_INST_0_i_56_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_57_n_0 ),
        .O(awaddr[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_23 
       (.I0(\s_axi_awvalid[3]_INST_0_i_58_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_59_n_0 ),
        .O(awaddr[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_24 
       (.I0(\s_axi_awvalid[3]_INST_0_i_60_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_61_n_0 ),
        .O(awaddr[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_25 
       (.I0(\s_axi_awvalid[3]_INST_0_i_62_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_63_n_0 ),
        .O(awaddr[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_26 
       (.I0(\s_axi_awvalid[3]_INST_0_i_64_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_65_n_0 ),
        .O(awaddr[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_27 
       (.I0(\s_axi_awvalid[3]_INST_0_i_66_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_67_n_0 ),
        .O(awaddr[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_28 
       (.I0(\s_axi_awvalid[3]_INST_0_i_68_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_69_n_0 ),
        .O(awaddr[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_29 
       (.I0(\s_axi_awvalid[3]_INST_0_i_70_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_71_n_0 ),
        .O(awaddr[13]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \s_axi_awvalid[3]_INST_0_i_3 
       (.I0(awaddr[8]),
        .I1(awaddr[9]),
        .I2(awaddr[7]),
        .I3(awaddr[6]),
        .I4(awaddr[5]),
        .I5(awaddr[4]),
        .O(\s_axi_awvalid[3]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_30 
       (.I0(\s_axi_awvalid[3]_INST_0_i_72_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_73_n_0 ),
        .O(awaddr[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_31 
       (.I0(\s_axi_awvalid[3]_INST_0_i_74_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_75_n_0 ),
        .O(awaddr[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_32 
       (.I0(\s_axi_awvalid[3]_INST_0_i_76_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_77_n_0 ),
        .O(awaddr[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_33 
       (.I0(\s_axi_awvalid[3]_INST_0_i_78_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_79_n_0 ),
        .O(awaddr[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_34 
       (.I0(\s_axi_awvalid[3]_INST_0_i_80_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_81_n_0 ),
        .O(awaddr[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_35 
       (.I0(\s_axi_awvalid[3]_INST_0_i_82_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_83_n_0 ),
        .O(awaddr[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_36 
       (.I0(\s_axi_awvalid[3]_INST_0_i_84_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_85_n_0 ),
        .O(awaddr[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_37 
       (.I0(\s_axi_awvalid[3]_INST_0_i_86_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_87_n_0 ),
        .O(awaddr[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_38 
       (.I0(\s_axi_awvalid[3]_INST_0_i_88_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_89_n_0 ),
        .O(awaddr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_39 
       (.I0(\s_axi_awvalid[3]_INST_0_i_90_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_91_n_0 ),
        .O(awaddr[28]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_4 
       (.I0(\s_axi_awvalid[3]_INST_0_i_19_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_20_n_0 ),
        .O(axi_wms[73]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_40 
       (.I0(\s_axi_awvalid[3]_INST_0_i_92_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_93_n_0 ),
        .O(awaddr[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_41 
       (.I0(\s_axi_awvalid[3]_INST_0_i_94_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_95_n_0 ),
        .O(awaddr[30]));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_42 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][26] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][26] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_42_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_43 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_44 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][8] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][8] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_44_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_45 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_46 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][9] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][9] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_46_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_47 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_47_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_48 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][7] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][7] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_48_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_49 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_49_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_5 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][10] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][10] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_50 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][6] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][6] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_50_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_51 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_51_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_52 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][5] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][5] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_52_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_53 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_54 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][4] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][4] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_55 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_56 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][18] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][18] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_56_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_57 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_57_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_58 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][17] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][17] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_58_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_59 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_59_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_6 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_60 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][16] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][16] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_60_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_61 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_61_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_62 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][15] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][15] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_62_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_63 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_63_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_64 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][12] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][12] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_64_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_65 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_65_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_66 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][11] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][11] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_66_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_67 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_67_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_68 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][14] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][14] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_68_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_69 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s_axi_awvalid[3]_INST_0_i_7 
       (.I0(awaddr[18]),
        .I1(awaddr[17]),
        .I2(awaddr[16]),
        .I3(awaddr[15]),
        .O(\s_axi_awvalid[3]_INST_0_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_70 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][13] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][13] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_70_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_71 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_71_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_72 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][22] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][22] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_72_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_73 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_73_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_74 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][21] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][21] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_74_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_75 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_75_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_76 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][20] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][20] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_76_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_77 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_77_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_78 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][19] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][19] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_78_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_79 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_79_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s_axi_awvalid[3]_INST_0_i_8 
       (.I0(awaddr[12]),
        .I1(awaddr[11]),
        .I2(awaddr[14]),
        .I3(awaddr[13]),
        .O(\s_axi_awvalid[3]_INST_0_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_80 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][27] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][27] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_80_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_81 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_81_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_82 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][25] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][25] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_82_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_83 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_83_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_84 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][24] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][24] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_84_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_85 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_85_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_86 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][23] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][23] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_86_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_87 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_87_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_88 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][29] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][29] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_88_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_89 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_89_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s_axi_awvalid[3]_INST_0_i_9 
       (.I0(awaddr[22]),
        .I1(awaddr[21]),
        .I2(awaddr[20]),
        .I3(awaddr[19]),
        .O(\s_axi_awvalid[3]_INST_0_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_awvalid[3]_INST_0_i_90 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][28] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][28] ),
        .I3(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_90_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_91 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_92 
       (.I0(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][31] ),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_92_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_93 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_awvalid[3]_INST_0_i_94 
       (.I0(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][30] ),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_94_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_awvalid[3]_INST_0_i_95 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_awvalid[3]_INST_0_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_bready[0]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[0]),
        .O(s_axi_bready[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_bready[1]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[0]),
        .O(s_axi_bready[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_axi_bready[2]_INST_0 
       (.I0(\s_axi_awvalid[2]_INST_0_i_1_n_0 ),
        .I1(axi_wms[0]),
        .I2(awaddr[3]),
        .I3(wtrans_reg_n_0),
        .I4(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I5(awaddr[10]),
        .O(s_axi_bready[2]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_bready[3]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[3]_INST_0_i_3_n_0 ),
        .I4(axi_wms[0]),
        .O(s_axi_bready[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_bready[4]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[0]),
        .O(s_axi_bready[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_bready[4]_INST_0_i_1 
       (.I0(\s_axi_bready[4]_INST_0_i_2_n_0 ),
        .I1(\s_axi_bready[4]_INST_0_i_3_n_0 ),
        .O(axi_wms[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_bready[4]_INST_0_i_2 
       (.I0(m_axi_bready[0]),
        .I1(p_0_in),
        .I2(m_axi_bready[1]),
        .I3(counter_wrequests),
        .O(\s_axi_bready[4]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_bready[4]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_bready[4]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \s_axi_rready[0]_INST_0 
       (.I0(araddr[10]),
        .I1(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(axi_rms[0]),
        .O(s_axi_rready[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_rready[1]_INST_0 
       (.I0(axi_rms[0]),
        .I1(\s_axi_arvalid[1]_INST_0_i_1_n_0 ),
        .I2(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I3(rtrans_reg_n_0),
        .I4(\s_axi_arvalid[3]_INST_0_i_2_n_0 ),
        .O(s_axi_rready[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_axi_rready[2]_INST_0 
       (.I0(\s_axi_arvalid[2]_INST_0_i_1_n_0 ),
        .I1(axi_rms[0]),
        .I2(araddr[3]),
        .I3(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I4(rtrans_reg_n_0),
        .I5(\s_axi_arvalid[3]_INST_0_i_2_n_0 ),
        .O(s_axi_rready[2]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_rready[3]_INST_0 
       (.I0(araddr[4]),
        .I1(\s_axi_arvalid[3]_INST_0_i_2_n_0 ),
        .I2(rtrans_reg_n_0),
        .I3(\s_axi_arvalid[3]_INST_0_i_3_n_0 ),
        .I4(axi_rms[0]),
        .O(s_axi_rready[3]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \s_axi_rready[4]_INST_0 
       (.I0(\s_axi_arvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_arvalid[4]_INST_0_i_2_n_0 ),
        .I2(axi_rms[0]),
        .I3(araddr[0]),
        .I4(araddr[10]),
        .I5(\s_axi_arvalid[4]_INST_0_i_6_n_0 ),
        .O(s_axi_rready[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rready[4]_INST_0_i_1 
       (.I0(\s_axi_rready[4]_INST_0_i_2_n_0 ),
        .I1(\s_axi_rready[4]_INST_0_i_3_n_0 ),
        .O(axi_rms[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_rready[4]_INST_0_i_2 
       (.I0(m_axi_rready[0]),
        .I1(dec_rrequests),
        .I2(m_axi_rready[1]),
        .I3(counter_rrequests),
        .O(\s_axi_rready[4]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rready[4]_INST_0_i_3 
       (.I0(dec_rrequests),
        .I1(counter_rrequests),
        .O(\s_axi_rready[4]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[0]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[5]),
        .O(\^s_axi_wdata [0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[10]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[15]),
        .O(\^s_axi_wdata [10]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[11]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[16]),
        .O(\^s_axi_wdata [11]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[128]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[5]),
        .O(\^s_axi_wdata [128]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[128]_INST_0_i_1 
       (.I0(\s_axi_wdata[128]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[128]_INST_0_i_3_n_0 ),
        .O(axi_wms[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[128]_INST_0_i_2 
       (.I0(m_axi_wdata[0]),
        .I1(p_0_in),
        .I2(m_axi_wdata[32]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[128]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[128]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[128]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[129]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[6]),
        .O(\^s_axi_wdata [129]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[129]_INST_0_i_1 
       (.I0(\s_axi_wdata[129]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[129]_INST_0_i_3_n_0 ),
        .O(axi_wms[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[129]_INST_0_i_2 
       (.I0(m_axi_wdata[1]),
        .I1(p_0_in),
        .I2(m_axi_wdata[33]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[129]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[129]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[129]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[12]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[17]),
        .O(\^s_axi_wdata [12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[130]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[7]),
        .O(\^s_axi_wdata [130]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[130]_INST_0_i_1 
       (.I0(\s_axi_wdata[130]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[130]_INST_0_i_3_n_0 ),
        .O(axi_wms[7]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[130]_INST_0_i_2 
       (.I0(m_axi_wdata[2]),
        .I1(p_0_in),
        .I2(m_axi_wdata[34]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[130]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[130]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[130]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[131]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[8]),
        .O(\^s_axi_wdata [131]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[131]_INST_0_i_1 
       (.I0(\s_axi_wdata[131]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[131]_INST_0_i_3_n_0 ),
        .O(axi_wms[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[131]_INST_0_i_2 
       (.I0(m_axi_wdata[3]),
        .I1(p_0_in),
        .I2(m_axi_wdata[35]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[131]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[131]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[131]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[132]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[9]),
        .O(\^s_axi_wdata [132]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[132]_INST_0_i_1 
       (.I0(\s_axi_wdata[132]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[132]_INST_0_i_3_n_0 ),
        .O(axi_wms[9]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[132]_INST_0_i_2 
       (.I0(m_axi_wdata[4]),
        .I1(p_0_in),
        .I2(m_axi_wdata[36]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[132]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[132]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[132]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[133]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[10]),
        .O(\^s_axi_wdata [133]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[133]_INST_0_i_1 
       (.I0(\s_axi_wdata[133]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[133]_INST_0_i_3_n_0 ),
        .O(axi_wms[10]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[133]_INST_0_i_2 
       (.I0(m_axi_wdata[5]),
        .I1(p_0_in),
        .I2(m_axi_wdata[37]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[133]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[133]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[133]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[134]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[11]),
        .O(\^s_axi_wdata [134]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[134]_INST_0_i_1 
       (.I0(\s_axi_wdata[134]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[134]_INST_0_i_3_n_0 ),
        .O(axi_wms[11]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[134]_INST_0_i_2 
       (.I0(m_axi_wdata[6]),
        .I1(p_0_in),
        .I2(m_axi_wdata[38]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[134]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[134]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[134]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[135]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[12]),
        .O(\^s_axi_wdata [135]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[135]_INST_0_i_1 
       (.I0(\s_axi_wdata[135]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[135]_INST_0_i_3_n_0 ),
        .O(axi_wms[12]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[135]_INST_0_i_2 
       (.I0(m_axi_wdata[7]),
        .I1(p_0_in),
        .I2(m_axi_wdata[39]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[135]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[135]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[135]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[136]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[13]),
        .O(\^s_axi_wdata [136]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[136]_INST_0_i_1 
       (.I0(\s_axi_wdata[136]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[136]_INST_0_i_3_n_0 ),
        .O(axi_wms[13]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[136]_INST_0_i_2 
       (.I0(m_axi_wdata[8]),
        .I1(p_0_in),
        .I2(m_axi_wdata[40]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[136]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[136]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[136]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[137]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[14]),
        .O(\^s_axi_wdata [137]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[137]_INST_0_i_1 
       (.I0(\s_axi_wdata[137]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[137]_INST_0_i_3_n_0 ),
        .O(axi_wms[14]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[137]_INST_0_i_2 
       (.I0(m_axi_wdata[9]),
        .I1(p_0_in),
        .I2(m_axi_wdata[41]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[137]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[137]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[137]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[138]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[15]),
        .O(\^s_axi_wdata [138]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[138]_INST_0_i_1 
       (.I0(\s_axi_wdata[138]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[138]_INST_0_i_3_n_0 ),
        .O(axi_wms[15]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[138]_INST_0_i_2 
       (.I0(m_axi_wdata[10]),
        .I1(p_0_in),
        .I2(m_axi_wdata[42]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[138]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[138]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[138]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[139]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[16]),
        .O(\^s_axi_wdata [139]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[139]_INST_0_i_1 
       (.I0(\s_axi_wdata[139]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[139]_INST_0_i_3_n_0 ),
        .O(axi_wms[16]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[139]_INST_0_i_2 
       (.I0(m_axi_wdata[11]),
        .I1(p_0_in),
        .I2(m_axi_wdata[43]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[139]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[139]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[139]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[13]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[18]),
        .O(\^s_axi_wdata [13]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[140]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[17]),
        .O(\^s_axi_wdata [140]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[140]_INST_0_i_1 
       (.I0(\s_axi_wdata[140]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[140]_INST_0_i_3_n_0 ),
        .O(axi_wms[17]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[140]_INST_0_i_2 
       (.I0(m_axi_wdata[12]),
        .I1(p_0_in),
        .I2(m_axi_wdata[44]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[140]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[140]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[140]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[141]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[18]),
        .O(\^s_axi_wdata [141]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[141]_INST_0_i_1 
       (.I0(\s_axi_wdata[141]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[141]_INST_0_i_3_n_0 ),
        .O(axi_wms[18]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[141]_INST_0_i_2 
       (.I0(m_axi_wdata[13]),
        .I1(p_0_in),
        .I2(m_axi_wdata[45]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[141]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[141]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[141]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[142]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[19]),
        .O(\^s_axi_wdata [142]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[142]_INST_0_i_1 
       (.I0(\s_axi_wdata[142]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[142]_INST_0_i_3_n_0 ),
        .O(axi_wms[19]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[142]_INST_0_i_2 
       (.I0(m_axi_wdata[14]),
        .I1(p_0_in),
        .I2(m_axi_wdata[46]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[142]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[142]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[142]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[143]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[20]),
        .O(\^s_axi_wdata [143]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[143]_INST_0_i_1 
       (.I0(\s_axi_wdata[143]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[143]_INST_0_i_3_n_0 ),
        .O(axi_wms[20]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[143]_INST_0_i_2 
       (.I0(m_axi_wdata[15]),
        .I1(p_0_in),
        .I2(m_axi_wdata[47]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[143]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[143]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[143]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[144]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[21]),
        .O(\^s_axi_wdata [144]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[144]_INST_0_i_1 
       (.I0(\s_axi_wdata[144]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[144]_INST_0_i_3_n_0 ),
        .O(axi_wms[21]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[144]_INST_0_i_2 
       (.I0(m_axi_wdata[16]),
        .I1(p_0_in),
        .I2(m_axi_wdata[48]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[144]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[144]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[144]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[145]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[22]),
        .O(\^s_axi_wdata [145]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[145]_INST_0_i_1 
       (.I0(\s_axi_wdata[145]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[145]_INST_0_i_3_n_0 ),
        .O(axi_wms[22]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[145]_INST_0_i_2 
       (.I0(m_axi_wdata[17]),
        .I1(p_0_in),
        .I2(m_axi_wdata[49]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[145]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[145]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[145]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[146]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[23]),
        .O(\^s_axi_wdata [146]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[146]_INST_0_i_1 
       (.I0(\s_axi_wdata[146]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[146]_INST_0_i_3_n_0 ),
        .O(axi_wms[23]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[146]_INST_0_i_2 
       (.I0(m_axi_wdata[18]),
        .I1(p_0_in),
        .I2(m_axi_wdata[50]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[146]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[146]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[146]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[147]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[24]),
        .O(\^s_axi_wdata [147]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[147]_INST_0_i_1 
       (.I0(\s_axi_wdata[147]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[147]_INST_0_i_3_n_0 ),
        .O(axi_wms[24]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[147]_INST_0_i_2 
       (.I0(m_axi_wdata[19]),
        .I1(p_0_in),
        .I2(m_axi_wdata[51]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[147]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[147]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[147]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[148]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[25]),
        .O(\^s_axi_wdata [148]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[148]_INST_0_i_1 
       (.I0(\s_axi_wdata[148]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[148]_INST_0_i_3_n_0 ),
        .O(axi_wms[25]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[148]_INST_0_i_2 
       (.I0(m_axi_wdata[20]),
        .I1(p_0_in),
        .I2(m_axi_wdata[52]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[148]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[148]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[148]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[149]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[26]),
        .O(\^s_axi_wdata [149]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[149]_INST_0_i_1 
       (.I0(\s_axi_wdata[149]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[149]_INST_0_i_3_n_0 ),
        .O(axi_wms[26]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[149]_INST_0_i_2 
       (.I0(m_axi_wdata[21]),
        .I1(p_0_in),
        .I2(m_axi_wdata[53]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[149]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[149]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[149]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[14]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[19]),
        .O(\^s_axi_wdata [14]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[150]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[27]),
        .O(\^s_axi_wdata [150]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[150]_INST_0_i_1 
       (.I0(\s_axi_wdata[150]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[150]_INST_0_i_3_n_0 ),
        .O(axi_wms[27]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[150]_INST_0_i_2 
       (.I0(m_axi_wdata[22]),
        .I1(p_0_in),
        .I2(m_axi_wdata[54]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[150]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[150]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[150]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[151]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[28]),
        .O(\^s_axi_wdata [151]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[151]_INST_0_i_1 
       (.I0(\s_axi_wdata[151]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[151]_INST_0_i_3_n_0 ),
        .O(axi_wms[28]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[151]_INST_0_i_2 
       (.I0(m_axi_wdata[23]),
        .I1(p_0_in),
        .I2(m_axi_wdata[55]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[151]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[151]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[151]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[152]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[29]),
        .O(\^s_axi_wdata [152]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[152]_INST_0_i_1 
       (.I0(\s_axi_wdata[152]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[152]_INST_0_i_3_n_0 ),
        .O(axi_wms[29]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[152]_INST_0_i_2 
       (.I0(m_axi_wdata[24]),
        .I1(p_0_in),
        .I2(m_axi_wdata[56]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[152]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[152]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[152]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[153]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[30]),
        .O(\^s_axi_wdata [153]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[153]_INST_0_i_1 
       (.I0(\s_axi_wdata[153]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[153]_INST_0_i_3_n_0 ),
        .O(axi_wms[30]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[153]_INST_0_i_2 
       (.I0(m_axi_wdata[25]),
        .I1(p_0_in),
        .I2(m_axi_wdata[57]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[153]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[153]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[153]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[154]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[31]),
        .O(\^s_axi_wdata [154]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[154]_INST_0_i_1 
       (.I0(\s_axi_wdata[154]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[154]_INST_0_i_3_n_0 ),
        .O(axi_wms[31]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[154]_INST_0_i_2 
       (.I0(m_axi_wdata[26]),
        .I1(p_0_in),
        .I2(m_axi_wdata[58]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[154]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[154]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[154]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[155]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[32]),
        .O(\^s_axi_wdata [155]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[155]_INST_0_i_1 
       (.I0(\s_axi_wdata[155]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[155]_INST_0_i_3_n_0 ),
        .O(axi_wms[32]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[155]_INST_0_i_2 
       (.I0(m_axi_wdata[27]),
        .I1(p_0_in),
        .I2(m_axi_wdata[59]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[155]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[155]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[155]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[156]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[33]),
        .O(\^s_axi_wdata [156]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[156]_INST_0_i_1 
       (.I0(\s_axi_wdata[156]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[156]_INST_0_i_3_n_0 ),
        .O(axi_wms[33]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[156]_INST_0_i_2 
       (.I0(m_axi_wdata[28]),
        .I1(p_0_in),
        .I2(m_axi_wdata[60]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[156]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[156]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[156]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[157]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[34]),
        .O(\^s_axi_wdata [157]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[157]_INST_0_i_1 
       (.I0(\s_axi_wdata[157]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[157]_INST_0_i_3_n_0 ),
        .O(axi_wms[34]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[157]_INST_0_i_2 
       (.I0(m_axi_wdata[29]),
        .I1(p_0_in),
        .I2(m_axi_wdata[61]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[157]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[157]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[157]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[158]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[35]),
        .O(\^s_axi_wdata [158]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[158]_INST_0_i_1 
       (.I0(\s_axi_wdata[158]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[158]_INST_0_i_3_n_0 ),
        .O(axi_wms[35]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[158]_INST_0_i_2 
       (.I0(m_axi_wdata[30]),
        .I1(p_0_in),
        .I2(m_axi_wdata[62]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[158]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[158]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[158]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wdata[159]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[36]),
        .O(\^s_axi_wdata [159]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wdata[159]_INST_0_i_1 
       (.I0(\s_axi_wdata[159]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wdata[159]_INST_0_i_3_n_0 ),
        .O(axi_wms[36]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wdata[159]_INST_0_i_2 
       (.I0(m_axi_wdata[31]),
        .I1(p_0_in),
        .I2(m_axi_wdata[63]),
        .I3(counter_wrequests),
        .O(\s_axi_wdata[159]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wdata[159]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wdata[159]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[15]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[20]),
        .O(\^s_axi_wdata [15]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[16]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[21]),
        .O(\^s_axi_wdata [16]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[17]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[22]),
        .O(\^s_axi_wdata [17]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[18]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[23]),
        .O(\^s_axi_wdata [18]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[19]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[24]),
        .O(\^s_axi_wdata [19]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[1]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[6]),
        .O(\^s_axi_wdata [1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[20]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[25]),
        .O(\^s_axi_wdata [20]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[21]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[26]),
        .O(\^s_axi_wdata [21]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[22]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[27]),
        .O(\^s_axi_wdata [22]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[23]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[28]),
        .O(\^s_axi_wdata [23]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[24]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[29]),
        .O(\^s_axi_wdata [24]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[25]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[30]),
        .O(\^s_axi_wdata [25]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[26]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[31]),
        .O(\^s_axi_wdata [26]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[27]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[32]),
        .O(\^s_axi_wdata [27]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[28]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[33]),
        .O(\^s_axi_wdata [28]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[29]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[34]),
        .O(\^s_axi_wdata [29]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[2]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[7]),
        .O(\^s_axi_wdata [2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[30]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[35]),
        .O(\^s_axi_wdata [30]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[31]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[36]),
        .O(\^s_axi_wdata [31]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[32]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[5]),
        .O(\^s_axi_wdata [32]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[33]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[6]),
        .O(\^s_axi_wdata [33]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[34]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[7]),
        .O(\^s_axi_wdata [34]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[35]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[8]),
        .O(\^s_axi_wdata [35]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[36]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[9]),
        .O(\^s_axi_wdata [36]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[37]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[10]),
        .O(\^s_axi_wdata [37]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[38]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[11]),
        .O(\^s_axi_wdata [38]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[39]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[12]),
        .O(\^s_axi_wdata [39]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[3]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[8]),
        .O(\^s_axi_wdata [3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[40]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[13]),
        .O(\^s_axi_wdata [40]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[41]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[14]),
        .O(\^s_axi_wdata [41]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[42]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[15]),
        .O(\^s_axi_wdata [42]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[43]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[16]),
        .O(\^s_axi_wdata [43]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[4]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[9]),
        .O(\^s_axi_wdata [4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[5]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[10]),
        .O(\^s_axi_wdata [5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[6]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[11]),
        .O(\^s_axi_wdata [6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[7]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[12]),
        .O(\^s_axi_wdata [7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[8]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[13]),
        .O(\^s_axi_wdata [8]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[96]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[3]_INST_0_i_3_n_0 ),
        .I4(axi_wms[5]),
        .O(\^s_axi_wdata [96]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[97]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[3]_INST_0_i_3_n_0 ),
        .I4(axi_wms[6]),
        .O(\^s_axi_wdata [97]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wdata[98]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[3]_INST_0_i_3_n_0 ),
        .I4(axi_wms[7]),
        .O(\^s_axi_wdata [98]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wdata[9]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[14]),
        .O(\^s_axi_wdata [9]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wstrb[0]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[1]),
        .O(\^s_axi_wstrb [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wstrb[0]_INST_0_i_1 
       (.I0(\s_axi_wstrb[0]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wstrb[0]_INST_0_i_3_n_0 ),
        .O(axi_wms[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \s_axi_wstrb[0]_INST_0_i_2 
       (.I0(m_axi_wstrb[0]),
        .I1(p_0_in),
        .I2(counter_wrequests),
        .O(\s_axi_wstrb[0]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wstrb[0]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wstrb[0]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wstrb[1]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[2]),
        .O(\^s_axi_wstrb [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wstrb[1]_INST_0_i_1 
       (.I0(\s_axi_wstrb[1]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wstrb[1]_INST_0_i_3_n_0 ),
        .O(axi_wms[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \s_axi_wstrb[1]_INST_0_i_2 
       (.I0(m_axi_wstrb[1]),
        .I1(p_0_in),
        .I2(counter_wrequests),
        .O(\s_axi_wstrb[1]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wstrb[1]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wstrb[1]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wstrb[2]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[3]),
        .O(\^s_axi_wstrb [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wstrb[2]_INST_0_i_1 
       (.I0(\s_axi_wstrb[2]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wstrb[2]_INST_0_i_3_n_0 ),
        .O(axi_wms[3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \s_axi_wstrb[2]_INST_0_i_2 
       (.I0(m_axi_wstrb[2]),
        .I1(p_0_in),
        .I2(counter_wrequests),
        .O(\s_axi_wstrb[2]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wstrb[2]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wstrb[2]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wstrb[3]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[4]),
        .O(\^s_axi_wstrb [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wstrb[3]_INST_0_i_1 
       (.I0(\s_axi_wstrb[3]_INST_0_i_2_n_0 ),
        .I1(\s_axi_wstrb[3]_INST_0_i_3_n_0 ),
        .O(axi_wms[4]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \s_axi_wstrb[3]_INST_0_i_2 
       (.I0(m_axi_wstrb[3]),
        .I1(p_0_in),
        .I2(counter_wrequests),
        .O(\s_axi_wstrb[3]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wstrb[3]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wstrb[3]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \s_axi_wvalid[0]_INST_0 
       (.I0(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I1(wtrans_reg_n_0),
        .I2(awaddr[10]),
        .I3(axi_wms[37]),
        .O(\^s_axi_wvalid [0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wvalid[1]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I4(axi_wms[37]),
        .O(\^s_axi_wvalid [1]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wvalid[3]_INST_0 
       (.I0(awaddr[10]),
        .I1(\s_axi_awvalid[3]_INST_0_i_2_n_0 ),
        .I2(wtrans_reg_n_0),
        .I3(\s_axi_awvalid[3]_INST_0_i_3_n_0 ),
        .I4(axi_wms[37]),
        .O(\^s_axi_wvalid [3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_axi_wvalid[4]_INST_0 
       (.I0(\s_axi_wvalid[4]_INST_0_i_1_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_2_n_0 ),
        .I2(\s_axi_awvalid[1]_INST_0_i_1_n_0 ),
        .I3(axi_wms[37]),
        .O(\^s_axi_wvalid [4]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_axi_wvalid[4]_INST_0_i_1 
       (.I0(\s_axi_awvalid[3]_INST_0_i_11_n_0 ),
        .I1(\s_axi_awvalid[3]_INST_0_i_10_n_0 ),
        .I2(\s_axi_awvalid[3]_INST_0_i_9_n_0 ),
        .I3(\s_axi_awvalid[3]_INST_0_i_8_n_0 ),
        .I4(\s_axi_awvalid[3]_INST_0_i_7_n_0 ),
        .O(\s_axi_wvalid[4]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \s_axi_wvalid[4]_INST_0_i_2 
       (.I0(awaddr[10]),
        .I1(awaddr[0]),
        .I2(wtrans_reg_n_0),
        .I3(awaddr[26]),
        .O(\s_axi_wvalid[4]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wvalid[4]_INST_0_i_3 
       (.I0(\s_axi_wvalid[4]_INST_0_i_5_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_6_n_0 ),
        .O(axi_wms[37]));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_wvalid[4]_INST_0_i_4 
       (.I0(\s_axi_wvalid[4]_INST_0_i_7_n_0 ),
        .I1(\s_axi_wvalid[4]_INST_0_i_8_n_0 ),
        .O(awaddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wvalid[4]_INST_0_i_5 
       (.I0(m_axi_wvalid[0]),
        .I1(p_0_in),
        .I2(m_axi_wvalid[1]),
        .I3(counter_wrequests),
        .O(\s_axi_wvalid[4]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wvalid[4]_INST_0_i_6 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wvalid[4]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_wvalid[4]_INST_0_i_7 
       (.I0(\genblk1[0].m_axi_awaddr_g_reg_n_0_[0][0] ),
        .I1(p_0_in),
        .I2(\genblk1[1].m_axi_awaddr_g_reg_n_0_[1][0] ),
        .I3(counter_wrequests),
        .O(\s_axi_wvalid[4]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_wvalid[4]_INST_0_i_8 
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(\s_axi_wvalid[4]_INST_0_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFF2A)) 
    wtrans_i_1
       (.I0(wtrans_reg_n_0),
        .I1(master_bready),
        .I2(slave_bvalid),
        .I3(wtrans),
        .O(wtrans_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    wtrans_i_10
       (.I0(s_axi_bvalid[3]),
        .I1(slave_wdec1_3),
        .I2(s_axi_bvalid[4]),
        .I3(slave_wdec1_4),
        .O(wtrans_i_10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    wtrans_i_2
       (.I0(wtrans_i_5_n_0),
        .I1(wtrans_i_6_n_0),
        .O(master_bready));
  LUT2 #(
    .INIT(4'h8)) 
    wtrans_i_3
       (.I0(wtrans_i_7_n_0),
        .I1(wtrans_i_8_n_0),
        .O(slave_bvalid));
  LUT6 #(
    .INIT(64'h00000000FEFEFE32)) 
    wtrans_i_4
       (.I0(m_axi_awvalid[0]),
        .I1(counter_wrequests),
        .I2(m_axi_wvalid[0]),
        .I3(m_axi_awvalid[1]),
        .I4(m_axi_wvalid[1]),
        .I5(wtrans_reg_n_0),
        .O(wtrans));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    wtrans_i_5
       (.I0(m_axi_bready[0]),
        .I1(p_0_in),
        .I2(m_axi_bready[1]),
        .I3(counter_wrequests),
        .O(wtrans_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wtrans_i_6
       (.I0(p_0_in),
        .I1(counter_wrequests),
        .O(wtrans_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    wtrans_i_7
       (.I0(wtrans_i_9_n_0),
        .I1(wtrans_i_10_n_0),
        .O(wtrans_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    wtrans_i_8
       (.I0(\m_axi_awready[1]_INST_0_i_6_n_0 ),
        .I1(slave_wdec1_1),
        .I2(\m_axi_awready[1]_INST_0_i_8_n_0 ),
        .I3(slave_wdec1_3),
        .I4(slave_wdec1_4),
        .O(wtrans_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    wtrans_i_9
       (.I0(s_axi_bvalid[0]),
        .I1(\m_axi_awready[1]_INST_0_i_6_n_0 ),
        .I2(s_axi_bvalid[1]),
        .I3(slave_wdec1_1),
        .I4(s_axi_wready[2]),
        .I5(\m_axi_awready[1]_INST_0_i_8_n_0 ),
        .O(wtrans_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wtrans_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wtrans_i_1_n_0),
        .Q(wtrans_reg_n_0),
        .R(\genblk1[1].m_axi_awaddr_g_reg[1][31]_i_1_n_0 ));
endmodule

(* impl = "0" *) (* sword = "3" *) 
module bus_sync_sf
   (CLK1,
    CLK2,
    RST,
    data_in,
    data_out);
  input CLK1;
  input CLK2;
  input RST;
  input [2:0]data_in;
  output [2:0]data_out;

  wire CLK1;
  wire CLK2;
  wire ECLK2;
  wire EECLK2;
  wire EECLK2_i_1_n_0;
  wire NCLK1;
  wire RST;
  wire [2:0]data_in;
  wire [2:0]data_out;
  wire p_0_in;
  wire [2:0]reg_data1;
  wire [2:0]reg_data2;
  wire \reg_data2[0]_i_1_n_0 ;
  wire \reg_data2[1]_i_1_n_0 ;
  wire \reg_data2[2]_i_1_n_0 ;
  wire \reg_data3[0]_i_1_n_0 ;
  wire \reg_data3[1]_i_1_n_0 ;
  wire \reg_data3[2]_i_1_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    ECLK2_i_1
       (.I0(RST),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    ECLK2_reg
       (.C(NCLK1),
        .CE(1'b1),
        .D(CLK2),
        .Q(ECLK2),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    ECLK2_reg_i_2
       (.I0(CLK1),
        .O(NCLK1));
  LUT2 #(
    .INIT(4'h8)) 
    EECLK2_i_1
       (.I0(ECLK2),
        .I1(RST),
        .O(EECLK2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    EECLK2_reg
       (.C(NCLK1),
        .CE(1'b1),
        .D(EECLK2_i_1_n_0),
        .Q(EECLK2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[0] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[0]),
        .Q(reg_data1[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[1] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[1]),
        .Q(reg_data1[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[2] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[2]),
        .Q(reg_data1[2]),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_data2[0]_i_1 
       (.I0(reg_data1[0]),
        .I1(EECLK2),
        .I2(reg_data2[0]),
        .O(\reg_data2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_data2[1]_i_1 
       (.I0(reg_data1[1]),
        .I1(EECLK2),
        .I2(reg_data2[1]),
        .O(\reg_data2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_data2[2]_i_1 
       (.I0(reg_data1[2]),
        .I1(EECLK2),
        .I2(reg_data2[2]),
        .O(\reg_data2[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[0] 
       (.C(CLK1),
        .CE(1'b1),
        .D(\reg_data2[0]_i_1_n_0 ),
        .Q(reg_data2[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[1] 
       (.C(CLK1),
        .CE(1'b1),
        .D(\reg_data2[1]_i_1_n_0 ),
        .Q(reg_data2[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[2] 
       (.C(CLK1),
        .CE(1'b1),
        .D(\reg_data2[2]_i_1_n_0 ),
        .Q(reg_data2[2]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data3[0]_i_1 
       (.I0(reg_data2[0]),
        .I1(RST),
        .O(\reg_data3[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data3[1]_i_1 
       (.I0(reg_data2[1]),
        .I1(RST),
        .O(\reg_data3[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data3[2]_i_1 
       (.I0(reg_data2[2]),
        .I1(RST),
        .O(\reg_data3[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[0] 
       (.C(CLK2),
        .CE(1'b1),
        .D(\reg_data3[0]_i_1_n_0 ),
        .Q(data_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[1] 
       (.C(CLK2),
        .CE(1'b1),
        .D(\reg_data3[1]_i_1_n_0 ),
        .Q(data_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[2] 
       (.C(CLK2),
        .CE(1'b1),
        .D(\reg_data3[2]_i_1_n_0 ),
        .Q(data_out[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bus_sync_sf" *) (* impl = "0" *) (* sword = "32" *) 
module bus_sync_sf__parameterized0
   (CLK1,
    CLK2,
    RST,
    data_in,
    data_out);
  input CLK1;
  input CLK2;
  input RST;
  input [31:0]data_in;
  output [31:0]data_out;

  wire CLK1;
  wire CLK2;
  wire ECLK2;
  wire EECLK2;
  wire EECLK2_i_1_n_0;
  wire NCLK1;
  wire RST;
  wire [31:0]data_in;
  wire [31:0]data_out;
  wire p_0_in;
  wire [31:0]reg_data1;
  wire [31:0]reg_data2;

  FDRE #(
    .INIT(1'b0)) 
    ECLK2_reg
       (.C(NCLK1),
        .CE(1'b1),
        .D(CLK2),
        .Q(ECLK2),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    ECLK2_reg_i_1
       (.I0(CLK1),
        .O(NCLK1));
  LUT2 #(
    .INIT(4'h8)) 
    EECLK2_i_1
       (.I0(ECLK2),
        .I1(RST),
        .O(EECLK2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    EECLK2_reg
       (.C(NCLK1),
        .CE(1'b1),
        .D(EECLK2_i_1_n_0),
        .Q(EECLK2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[0] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[0]),
        .Q(reg_data1[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[10] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[10]),
        .Q(reg_data1[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[11] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[11]),
        .Q(reg_data1[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[12] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[12]),
        .Q(reg_data1[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[13] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[13]),
        .Q(reg_data1[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[14] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[14]),
        .Q(reg_data1[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[15] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[15]),
        .Q(reg_data1[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[16] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[16]),
        .Q(reg_data1[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[17] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[17]),
        .Q(reg_data1[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[18] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[18]),
        .Q(reg_data1[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[19] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[19]),
        .Q(reg_data1[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[1] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[1]),
        .Q(reg_data1[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[20] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[20]),
        .Q(reg_data1[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[21] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[21]),
        .Q(reg_data1[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[22] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[22]),
        .Q(reg_data1[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[23] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[23]),
        .Q(reg_data1[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[24] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[24]),
        .Q(reg_data1[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[25] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[25]),
        .Q(reg_data1[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[26] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[26]),
        .Q(reg_data1[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[27] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[27]),
        .Q(reg_data1[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[28] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[28]),
        .Q(reg_data1[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[29] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[29]),
        .Q(reg_data1[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[2] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[2]),
        .Q(reg_data1[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[30] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[30]),
        .Q(reg_data1[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[31] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[31]),
        .Q(reg_data1[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[3] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[3]),
        .Q(reg_data1[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[4] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[4]),
        .Q(reg_data1[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[5] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[5]),
        .Q(reg_data1[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[6] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[6]),
        .Q(reg_data1[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[7] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[7]),
        .Q(reg_data1[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[8] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[8]),
        .Q(reg_data1[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[9] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[9]),
        .Q(reg_data1[9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[0] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[0]),
        .Q(reg_data2[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[10] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[10]),
        .Q(reg_data2[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[11] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[11]),
        .Q(reg_data2[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[12] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[12]),
        .Q(reg_data2[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[13] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[13]),
        .Q(reg_data2[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[14] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[14]),
        .Q(reg_data2[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[15] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[15]),
        .Q(reg_data2[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[16] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[16]),
        .Q(reg_data2[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[17] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[17]),
        .Q(reg_data2[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[18] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[18]),
        .Q(reg_data2[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[19] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[19]),
        .Q(reg_data2[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[1] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[1]),
        .Q(reg_data2[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[20] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[20]),
        .Q(reg_data2[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[21] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[21]),
        .Q(reg_data2[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[22] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[22]),
        .Q(reg_data2[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[23] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[23]),
        .Q(reg_data2[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[24] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[24]),
        .Q(reg_data2[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[25] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[25]),
        .Q(reg_data2[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[26] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[26]),
        .Q(reg_data2[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[27] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[27]),
        .Q(reg_data2[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[28] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[28]),
        .Q(reg_data2[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[29] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[29]),
        .Q(reg_data2[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[2] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[2]),
        .Q(reg_data2[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[30] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[30]),
        .Q(reg_data2[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[31] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[31]),
        .Q(reg_data2[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[3] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[3]),
        .Q(reg_data2[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[4] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[4]),
        .Q(reg_data2[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[5] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[5]),
        .Q(reg_data2[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[6] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[6]),
        .Q(reg_data2[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[7] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[7]),
        .Q(reg_data2[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[8] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[8]),
        .Q(reg_data2[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[9] 
       (.C(CLK1),
        .CE(EECLK2),
        .D(reg_data1[9]),
        .Q(reg_data2[9]),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_data3[31]_i_1 
       (.I0(RST),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[0] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[0]),
        .Q(data_out[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[10] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[10]),
        .Q(data_out[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[11] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[11]),
        .Q(data_out[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[12] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[12]),
        .Q(data_out[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[13] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[13]),
        .Q(data_out[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[14] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[14]),
        .Q(data_out[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[15] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[15]),
        .Q(data_out[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[16] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[16]),
        .Q(data_out[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[17] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[17]),
        .Q(data_out[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[18] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[18]),
        .Q(data_out[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[19] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[19]),
        .Q(data_out[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[1] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[1]),
        .Q(data_out[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[20] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[20]),
        .Q(data_out[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[21] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[21]),
        .Q(data_out[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[22] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[22]),
        .Q(data_out[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[23] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[23]),
        .Q(data_out[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[24] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[24]),
        .Q(data_out[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[25] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[25]),
        .Q(data_out[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[26] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[26]),
        .Q(data_out[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[27] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[27]),
        .Q(data_out[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[28] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[28]),
        .Q(data_out[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[29] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[29]),
        .Q(data_out[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[2] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[2]),
        .Q(data_out[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[30] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[30]),
        .Q(data_out[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[31] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[31]),
        .Q(data_out[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[3] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[3]),
        .Q(data_out[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[4] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[4]),
        .Q(data_out[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[5] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[5]),
        .Q(data_out[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[6] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[6]),
        .Q(data_out[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[7] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[7]),
        .Q(data_out[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[8] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[8]),
        .Q(data_out[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[9] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[9]),
        .Q(data_out[9]),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "bus_sync_sf" *) (* impl = "1" *) (* sword = "64" *) 
module bus_sync_sf__parameterized1
   (CLK1,
    CLK2,
    RST,
    data_in,
    data_out);
  input CLK1;
  input CLK2;
  input RST;
  input [63:0]data_in;
  output [63:0]data_out;

  wire CLK1;
  wire CLK2;
  wire ECLK1;
  wire EECLK1;
  wire EECLK1_i_1_n_0;
  wire NCLK2;
  wire RST;
  wire [63:0]data_in;
  wire [63:0]data_out;
  wire p_0_in;
  wire [63:0]reg_data1;
  wire [63:0]reg_data2;

  FDRE #(
    .INIT(1'b0)) 
    ECLK1_reg
       (.C(NCLK2),
        .CE(1'b1),
        .D(CLK1),
        .Q(ECLK1),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    ECLK1_reg_i_1
       (.I0(CLK2),
        .O(NCLK2));
  LUT2 #(
    .INIT(4'h8)) 
    EECLK1_i_1
       (.I0(ECLK1),
        .I1(RST),
        .O(EECLK1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    EECLK1_reg
       (.C(NCLK2),
        .CE(1'b1),
        .D(EECLK1_i_1_n_0),
        .Q(EECLK1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[0] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[0]),
        .Q(reg_data1[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[10] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[10]),
        .Q(reg_data1[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[11] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[11]),
        .Q(reg_data1[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[12] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[12]),
        .Q(reg_data1[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[13] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[13]),
        .Q(reg_data1[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[14] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[14]),
        .Q(reg_data1[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[15] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[15]),
        .Q(reg_data1[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[16] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[16]),
        .Q(reg_data1[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[17] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[17]),
        .Q(reg_data1[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[18] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[18]),
        .Q(reg_data1[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[19] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[19]),
        .Q(reg_data1[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[1] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[1]),
        .Q(reg_data1[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[20] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[20]),
        .Q(reg_data1[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[21] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[21]),
        .Q(reg_data1[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[22] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[22]),
        .Q(reg_data1[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[23] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[23]),
        .Q(reg_data1[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[24] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[24]),
        .Q(reg_data1[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[25] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[25]),
        .Q(reg_data1[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[26] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[26]),
        .Q(reg_data1[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[27] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[27]),
        .Q(reg_data1[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[28] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[28]),
        .Q(reg_data1[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[29] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[29]),
        .Q(reg_data1[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[2] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[2]),
        .Q(reg_data1[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[30] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[30]),
        .Q(reg_data1[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[31] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[31]),
        .Q(reg_data1[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[32] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[32]),
        .Q(reg_data1[32]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[33] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[33]),
        .Q(reg_data1[33]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[34] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[34]),
        .Q(reg_data1[34]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[35] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[35]),
        .Q(reg_data1[35]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[36] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[36]),
        .Q(reg_data1[36]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[37] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[37]),
        .Q(reg_data1[37]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[38] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[38]),
        .Q(reg_data1[38]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[39] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[39]),
        .Q(reg_data1[39]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[3] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[3]),
        .Q(reg_data1[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[40] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[40]),
        .Q(reg_data1[40]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[41] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[41]),
        .Q(reg_data1[41]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[42] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[42]),
        .Q(reg_data1[42]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[43] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[43]),
        .Q(reg_data1[43]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[44] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[44]),
        .Q(reg_data1[44]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[45] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[45]),
        .Q(reg_data1[45]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[46] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[46]),
        .Q(reg_data1[46]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[47] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[47]),
        .Q(reg_data1[47]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[48] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[48]),
        .Q(reg_data1[48]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[49] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[49]),
        .Q(reg_data1[49]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[4] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[4]),
        .Q(reg_data1[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[50] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[50]),
        .Q(reg_data1[50]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[51] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[51]),
        .Q(reg_data1[51]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[52] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[52]),
        .Q(reg_data1[52]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[53] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[53]),
        .Q(reg_data1[53]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[54] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[54]),
        .Q(reg_data1[54]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[55] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[55]),
        .Q(reg_data1[55]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[56] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[56]),
        .Q(reg_data1[56]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[57] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[57]),
        .Q(reg_data1[57]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[58] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[58]),
        .Q(reg_data1[58]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[59] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[59]),
        .Q(reg_data1[59]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[5] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[5]),
        .Q(reg_data1[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[60] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[60]),
        .Q(reg_data1[60]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[61] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[61]),
        .Q(reg_data1[61]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[62] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[62]),
        .Q(reg_data1[62]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[63] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[63]),
        .Q(reg_data1[63]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[6] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[6]),
        .Q(reg_data1[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[7] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[7]),
        .Q(reg_data1[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[8] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[8]),
        .Q(reg_data1[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[9] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[9]),
        .Q(reg_data1[9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[0] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[0]),
        .Q(reg_data2[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[10] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[10]),
        .Q(reg_data2[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[11] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[11]),
        .Q(reg_data2[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[12] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[12]),
        .Q(reg_data2[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[13] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[13]),
        .Q(reg_data2[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[14] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[14]),
        .Q(reg_data2[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[15] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[15]),
        .Q(reg_data2[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[16] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[16]),
        .Q(reg_data2[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[17] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[17]),
        .Q(reg_data2[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[18] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[18]),
        .Q(reg_data2[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[19] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[19]),
        .Q(reg_data2[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[1] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[1]),
        .Q(reg_data2[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[20] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[20]),
        .Q(reg_data2[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[21] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[21]),
        .Q(reg_data2[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[22] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[22]),
        .Q(reg_data2[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[23] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[23]),
        .Q(reg_data2[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[24] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[24]),
        .Q(reg_data2[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[25] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[25]),
        .Q(reg_data2[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[26] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[26]),
        .Q(reg_data2[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[27] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[27]),
        .Q(reg_data2[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[28] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[28]),
        .Q(reg_data2[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[29] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[29]),
        .Q(reg_data2[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[2] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[2]),
        .Q(reg_data2[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[30] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[30]),
        .Q(reg_data2[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[31] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[31]),
        .Q(reg_data2[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[32] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[32]),
        .Q(reg_data2[32]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[33] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[33]),
        .Q(reg_data2[33]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[34] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[34]),
        .Q(reg_data2[34]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[35] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[35]),
        .Q(reg_data2[35]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[36] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[36]),
        .Q(reg_data2[36]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[37] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[37]),
        .Q(reg_data2[37]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[38] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[38]),
        .Q(reg_data2[38]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[39] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[39]),
        .Q(reg_data2[39]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[3] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[3]),
        .Q(reg_data2[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[40] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[40]),
        .Q(reg_data2[40]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[41] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[41]),
        .Q(reg_data2[41]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[42] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[42]),
        .Q(reg_data2[42]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[43] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[43]),
        .Q(reg_data2[43]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[44] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[44]),
        .Q(reg_data2[44]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[45] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[45]),
        .Q(reg_data2[45]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[46] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[46]),
        .Q(reg_data2[46]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[47] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[47]),
        .Q(reg_data2[47]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[48] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[48]),
        .Q(reg_data2[48]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[49] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[49]),
        .Q(reg_data2[49]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[4] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[4]),
        .Q(reg_data2[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[50] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[50]),
        .Q(reg_data2[50]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[51] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[51]),
        .Q(reg_data2[51]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[52] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[52]),
        .Q(reg_data2[52]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[53] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[53]),
        .Q(reg_data2[53]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[54] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[54]),
        .Q(reg_data2[54]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[55] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[55]),
        .Q(reg_data2[55]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[56] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[56]),
        .Q(reg_data2[56]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[57] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[57]),
        .Q(reg_data2[57]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[58] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[58]),
        .Q(reg_data2[58]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[59] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[59]),
        .Q(reg_data2[59]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[5] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[5]),
        .Q(reg_data2[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[60] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[60]),
        .Q(reg_data2[60]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[61] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[61]),
        .Q(reg_data2[61]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[62] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[62]),
        .Q(reg_data2[62]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[63] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[63]),
        .Q(reg_data2[63]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[6] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[6]),
        .Q(reg_data2[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[7] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[7]),
        .Q(reg_data2[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[8] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[8]),
        .Q(reg_data2[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[9] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[9]),
        .Q(reg_data2[9]),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_data3[63]_i_1 
       (.I0(RST),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[0] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[0]),
        .Q(data_out[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[10] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[10]),
        .Q(data_out[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[11] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[11]),
        .Q(data_out[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[12] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[12]),
        .Q(data_out[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[13] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[13]),
        .Q(data_out[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[14] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[14]),
        .Q(data_out[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[15] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[15]),
        .Q(data_out[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[16] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[16]),
        .Q(data_out[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[17] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[17]),
        .Q(data_out[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[18] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[18]),
        .Q(data_out[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[19] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[19]),
        .Q(data_out[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[1] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[1]),
        .Q(data_out[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[20] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[20]),
        .Q(data_out[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[21] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[21]),
        .Q(data_out[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[22] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[22]),
        .Q(data_out[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[23] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[23]),
        .Q(data_out[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[24] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[24]),
        .Q(data_out[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[25] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[25]),
        .Q(data_out[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[26] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[26]),
        .Q(data_out[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[27] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[27]),
        .Q(data_out[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[28] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[28]),
        .Q(data_out[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[29] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[29]),
        .Q(data_out[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[2] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[2]),
        .Q(data_out[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[30] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[30]),
        .Q(data_out[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[31] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[31]),
        .Q(data_out[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[32] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[32]),
        .Q(data_out[32]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[33] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[33]),
        .Q(data_out[33]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[34] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[34]),
        .Q(data_out[34]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[35] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[35]),
        .Q(data_out[35]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[36] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[36]),
        .Q(data_out[36]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[37] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[37]),
        .Q(data_out[37]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[38] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[38]),
        .Q(data_out[38]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[39] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[39]),
        .Q(data_out[39]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[3] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[3]),
        .Q(data_out[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[40] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[40]),
        .Q(data_out[40]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[41] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[41]),
        .Q(data_out[41]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[42] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[42]),
        .Q(data_out[42]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[43] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[43]),
        .Q(data_out[43]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[44] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[44]),
        .Q(data_out[44]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[45] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[45]),
        .Q(data_out[45]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[46] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[46]),
        .Q(data_out[46]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[47] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[47]),
        .Q(data_out[47]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[48] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[48]),
        .Q(data_out[48]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[49] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[49]),
        .Q(data_out[49]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[4] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[4]),
        .Q(data_out[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[50] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[50]),
        .Q(data_out[50]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[51] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[51]),
        .Q(data_out[51]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[52] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[52]),
        .Q(data_out[52]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[53] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[53]),
        .Q(data_out[53]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[54] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[54]),
        .Q(data_out[54]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[55] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[55]),
        .Q(data_out[55]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[56] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[56]),
        .Q(data_out[56]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[57] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[57]),
        .Q(data_out[57]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[58] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[58]),
        .Q(data_out[58]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[59] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[59]),
        .Q(data_out[59]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[5] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[5]),
        .Q(data_out[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[60] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[60]),
        .Q(data_out[60]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[61] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[61]),
        .Q(data_out[61]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[62] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[62]),
        .Q(data_out[62]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[63] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[63]),
        .Q(data_out[63]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[6] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[6]),
        .Q(data_out[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[7] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[7]),
        .Q(data_out[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[8] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[8]),
        .Q(data_out[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[9] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[9]),
        .Q(data_out[9]),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "bus_sync_sf" *) (* impl = "1" *) (* sword = "4" *) 
module bus_sync_sf__parameterized2
   (CLK1,
    CLK2,
    RST,
    data_in,
    data_out);
  input CLK1;
  input CLK2;
  input RST;
  input [3:0]data_in;
  output [3:0]data_out;

  wire CLK1;
  wire CLK2;
  wire ECLK1;
  wire EECLK1;
  wire EECLK1_i_1_n_0;
  wire NCLK2;
  wire RST;
  wire [3:0]data_in;
  wire [3:0]data_out;
  wire p_0_in;
  wire [3:0]reg_data1;
  wire [3:0]reg_data2;

  FDRE #(
    .INIT(1'b0)) 
    ECLK1_reg
       (.C(NCLK2),
        .CE(1'b1),
        .D(CLK1),
        .Q(ECLK1),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    ECLK1_reg_i_1
       (.I0(CLK2),
        .O(NCLK2));
  LUT2 #(
    .INIT(4'h8)) 
    EECLK1_i_1
       (.I0(ECLK1),
        .I1(RST),
        .O(EECLK1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    EECLK1_reg
       (.C(NCLK2),
        .CE(1'b1),
        .D(EECLK1_i_1_n_0),
        .Q(EECLK1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[0] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[0]),
        .Q(reg_data1[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[1] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[1]),
        .Q(reg_data1[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[2] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[2]),
        .Q(reg_data1[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data1_reg[3] 
       (.C(CLK1),
        .CE(1'b1),
        .D(data_in[3]),
        .Q(reg_data1[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[0] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[0]),
        .Q(reg_data2[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[1] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[1]),
        .Q(reg_data2[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[2] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[2]),
        .Q(reg_data2[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data2_reg[3] 
       (.C(CLK2),
        .CE(EECLK1),
        .D(reg_data1[3]),
        .Q(reg_data2[3]),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_data3[3]_i_1 
       (.I0(RST),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[0] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[0]),
        .Q(data_out[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[1] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[1]),
        .Q(data_out[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[2] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[2]),
        .Q(data_out[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data3_reg[3] 
       (.C(CLK2),
        .CE(1'b1),
        .D(reg_data2[3]),
        .Q(data_out[3]),
        .R(p_0_in));
endmodule

module completogpio
   (WAddress,
    Wdata,
    AWvalid,
    pindata,
    RAddress,
    Wvalid,
    clock,
    ARvalid,
    reset,
    Rready,
    Bready,
    ARready,
    Rvalid,
    AWready,
    Wready,
    Bvalid,
    Rx,
    datanw,
    Tx,
    DSE,
    Rdata);
  input [31:0]WAddress;
  input [31:0]Wdata;
  input AWvalid;
  input [7:0]pindata;
  input [31:0]RAddress;
  input Wvalid;
  input clock;
  input ARvalid;
  input reset;
  input Rready;
  input Bready;
  output ARready;
  output Rvalid;
  output AWready;
  output Wready;
  output Bvalid;
  output [7:0]Rx;
  output [7:0]datanw;
  output [7:0]Tx;
  output [7:0]DSE;
  output [31:0]Rdata;

  wire \<const0> ;
  wire ARready;
  wire ARvalid;
  wire AWready;
  wire AWvalid;
  wire Bready;
  wire Bvalid;
  wire [7:0]DSE;
  wire [2:0]LRAddress;
  wire [2:0]LWAddress;
  wire [7:0]R;
  wire [31:0]RAddress;
  wire [0:0]\^Rdata ;
  wire \Rdata[0]_i_1_n_0 ;
  wire \Rdata[0]_i_2_n_0 ;
  wire \Rdata[0]_i_3_n_0 ;
  wire Rready;
  wire Rvalid;
  wire [7:0]Rx;
  wire [7:0]Tx;
  wire [7:0]W;
  wire [31:0]WAddress;
  wire [31:0]Wdata;
  wire Wready;
  wire Wvalid;
  wire clock;
  wire [7:0]datanw;
  wire [7:0]pindata;
  wire reset;
  wire vel;
  wire vel_i_1_n_0;

  assign Rdata[31] = \<const0> ;
  assign Rdata[30] = \<const0> ;
  assign Rdata[29] = \<const0> ;
  assign Rdata[28] = \<const0> ;
  assign Rdata[27] = \<const0> ;
  assign Rdata[26] = \<const0> ;
  assign Rdata[25] = \<const0> ;
  assign Rdata[24] = \<const0> ;
  assign Rdata[23] = \<const0> ;
  assign Rdata[22] = \<const0> ;
  assign Rdata[21] = \<const0> ;
  assign Rdata[20] = \<const0> ;
  assign Rdata[19] = \<const0> ;
  assign Rdata[18] = \<const0> ;
  assign Rdata[17] = \<const0> ;
  assign Rdata[16] = \<const0> ;
  assign Rdata[15] = \<const0> ;
  assign Rdata[14] = \<const0> ;
  assign Rdata[13] = \<const0> ;
  assign Rdata[12] = \<const0> ;
  assign Rdata[11] = \<const0> ;
  assign Rdata[10] = \<const0> ;
  assign Rdata[9] = \<const0> ;
  assign Rdata[8] = \<const0> ;
  assign Rdata[7] = \<const0> ;
  assign Rdata[6] = \<const0> ;
  assign Rdata[5] = \<const0> ;
  assign Rdata[4] = \<const0> ;
  assign Rdata[3] = \<const0> ;
  assign Rdata[2] = \<const0> ;
  assign Rdata[1] = \<const0> ;
  assign Rdata[0] = \^Rdata [0];
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hE200)) 
    \Rdata[0]_i_1 
       (.I0(\Rdata[0]_i_2_n_0 ),
        .I1(LRAddress[2]),
        .I2(\Rdata[0]_i_3_n_0 ),
        .I3(reset),
        .O(\Rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Rdata[0]_i_2 
       (.I0(pindata[3]),
        .I1(pindata[2]),
        .I2(LRAddress[1]),
        .I3(pindata[1]),
        .I4(LRAddress[0]),
        .I5(pindata[0]),
        .O(\Rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Rdata[0]_i_3 
       (.I0(pindata[7]),
        .I1(pindata[6]),
        .I2(LRAddress[1]),
        .I3(pindata[5]),
        .I4(LRAddress[0]),
        .I5(pindata[4]),
        .O(\Rdata[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\Rdata[0]_i_1_n_0 ),
        .Q(\^Rdata ),
        .R(1'b0));
  decodificador decor
       (.AWready(ARready),
        .LWAddress(LRAddress),
        .W(R),
        .clock(1'b0));
  decodificador__1 decow
       (.AWready(AWready),
        .LWAddress(LWAddress),
        .W(W),
        .clock(1'b0));
  flipflopRS__1 flip1
       (.R1(R[0]),
        .Rx(Rx[0]),
        .Tx(Tx[0]),
        .W1(W[0]),
        .clock(clock),
        .reset(reset));
  flipflopRS__2 flip2
       (.R1(R[1]),
        .Rx(Rx[1]),
        .Tx(Tx[1]),
        .W1(W[1]),
        .clock(clock),
        .reset(reset));
  flipflopRS__3 flip3
       (.R1(R[2]),
        .Rx(Rx[2]),
        .Tx(Tx[2]),
        .W1(W[2]),
        .clock(clock),
        .reset(reset));
  flipflopRS__4 flip4
       (.R1(R[3]),
        .Rx(Rx[3]),
        .Tx(Tx[3]),
        .W1(W[3]),
        .clock(clock),
        .reset(reset));
  flipflopRS__5 flip5
       (.R1(R[4]),
        .Rx(Rx[4]),
        .Tx(Tx[4]),
        .W1(W[4]),
        .clock(clock),
        .reset(reset));
  flipflopRS__6 flip6
       (.R1(R[5]),
        .Rx(Rx[5]),
        .Tx(Tx[5]),
        .W1(W[5]),
        .clock(clock),
        .reset(reset));
  flipflopRS__7 flip7
       (.R1(R[6]),
        .Rx(Rx[6]),
        .Tx(Tx[6]),
        .W1(W[6]),
        .clock(clock),
        .reset(reset));
  flipflopRS flip8
       (.R1(R[7]),
        .Rx(Rx[7]),
        .Tx(Tx[7]),
        .W1(W[7]),
        .clock(clock),
        .reset(reset));
  flipsdataw__1 flipw1
       (.DS(DSE[0]),
        .clock(clock),
        .datain(Wdata[1:0]),
        .en(W[0]),
        .outdata(datanw[0]),
        .reset(reset));
  flipsdataw__2 flipw2
       (.DS(DSE[1]),
        .clock(clock),
        .datain(Wdata[1:0]),
        .en(W[1]),
        .outdata(datanw[1]),
        .reset(reset));
  flipsdataw__3 flipw3
       (.DS(DSE[2]),
        .clock(clock),
        .datain(Wdata[1:0]),
        .en(W[2]),
        .outdata(datanw[2]),
        .reset(reset));
  flipsdataw__4 flipw4
       (.DS(DSE[3]),
        .clock(clock),
        .datain(Wdata[1:0]),
        .en(W[3]),
        .outdata(datanw[3]),
        .reset(reset));
  flipsdataw__5 flipw5
       (.DS(DSE[4]),
        .clock(clock),
        .datain(Wdata[1:0]),
        .en(W[4]),
        .outdata(datanw[4]),
        .reset(reset));
  flipsdataw__6 flipw6
       (.DS(DSE[5]),
        .clock(clock),
        .datain(Wdata[1:0]),
        .en(W[5]),
        .outdata(datanw[5]),
        .reset(reset));
  flipsdataw__7 flipw7
       (.DS(DSE[6]),
        .clock(clock),
        .datain(Wdata[1:0]),
        .en(W[6]),
        .outdata(datanw[6]),
        .reset(reset));
  flipsdataw flipw8
       (.DS(DSE[7]),
        .clock(clock),
        .datain(Wdata[1:0]),
        .en(W[7]),
        .outdata(datanw[7]),
        .reset(reset));
  latchW latchR
       (.AWvalid(ARvalid),
        .LWAddres(LRAddress),
        .WAddres({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RAddress[2:0]}),
        .clock(clock),
        .reset(reset));
  latchW__1 latchW
       (.AWvalid(AWvalid),
        .LWAddres(LWAddress),
        .WAddres({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,WAddress[2:0]}),
        .clock(clock),
        .reset(reset));
  (* delay1 = "4'b0101" *) 
  (* delay2 = "4'b0110" *) 
  (* delay3 = "4'b0111" *) 
  (* delay4 = "4'b1000" *) 
  (* delay5 = "4'b1001" *) 
  (* delay6 = "4'b1010" *) 
  (* delay7 = "4'b1011" *) 
  (* escritura = "4'b0011" *) 
  (* lectura = "4'b0001" *) 
  (* reposo = "4'b0000" *) 
  (* waitR = "4'b0010" *) 
  (* waitW = "4'b0100" *) 
  macstate2 maquina
       (.ARvalid(ARvalid),
        .AWvalid(AWvalid),
        .Bready(Bready),
        .Rready(Rready),
        .Wvalid(Wvalid),
        .clock(clock),
        .reset(reset),
        .salida({ARready,Rvalid,AWready,Wready,Bvalid}),
        .vel(vel));
  LUT4 #(
    .INIT(16'hE2FF)) 
    vel_i_1
       (.I0(vel),
        .I1(Wvalid),
        .I2(Wdata[2]),
        .I3(reset),
        .O(vel_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    vel_reg
       (.C(clock),
        .CE(1'b1),
        .D(vel_i_1_n_0),
        .Q(vel),
        .R(1'b0));
endmodule

module decodificador
   (AWready,
    clock,
    LWAddress,
    W);
  input AWready;
  input clock;
  input [2:0]LWAddress;
  output [7:0]W;

  wire AWready;
  wire [2:0]LWAddress;
  wire [7:0]W;

  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \W[0]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[1]),
        .I2(LWAddress[0]),
        .I3(LWAddress[2]),
        .O(W[0]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \W[1]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[1]),
        .I2(LWAddress[0]),
        .I3(LWAddress[2]),
        .O(W[1]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \W[2]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[0]),
        .I2(LWAddress[1]),
        .I3(LWAddress[2]),
        .O(W[2]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \W[3]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[1]),
        .I2(LWAddress[0]),
        .I3(LWAddress[2]),
        .O(W[3]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \W[4]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[1]),
        .I2(LWAddress[0]),
        .I3(LWAddress[2]),
        .O(W[4]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \W[5]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[1]),
        .I2(LWAddress[0]),
        .I3(LWAddress[2]),
        .O(W[5]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \W[6]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[0]),
        .I2(LWAddress[1]),
        .I3(LWAddress[2]),
        .O(W[6]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \W[7]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[1]),
        .I2(LWAddress[0]),
        .I3(LWAddress[2]),
        .O(W[7]));
endmodule

(* ORIG_REF_NAME = "decodificador" *) 
module decodificador__1
   (AWready,
    clock,
    LWAddress,
    W);
  input AWready;
  input clock;
  input [2:0]LWAddress;
  output [7:0]W;

  wire AWready;
  wire [2:0]LWAddress;
  wire [7:0]W;

  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \W[0]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[1]),
        .I2(LWAddress[0]),
        .I3(LWAddress[2]),
        .O(W[0]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \W[1]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[1]),
        .I2(LWAddress[0]),
        .I3(LWAddress[2]),
        .O(W[1]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \W[2]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[0]),
        .I2(LWAddress[1]),
        .I3(LWAddress[2]),
        .O(W[2]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \W[3]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[1]),
        .I2(LWAddress[0]),
        .I3(LWAddress[2]),
        .O(W[3]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \W[4]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[1]),
        .I2(LWAddress[0]),
        .I3(LWAddress[2]),
        .O(W[4]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \W[5]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[1]),
        .I2(LWAddress[0]),
        .I3(LWAddress[2]),
        .O(W[5]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \W[6]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[0]),
        .I2(LWAddress[1]),
        .I3(LWAddress[2]),
        .O(W[6]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \W[7]_INST_0 
       (.I0(AWready),
        .I1(LWAddress[1]),
        .I2(LWAddress[0]),
        .I3(LWAddress[2]),
        .O(W[7]));
endmodule

module flipflopRS
   (Rx,
    Tx,
    W1,
    reset,
    R1,
    clock);
  output Rx;
  output Tx;
  input W1;
  input reset;
  input R1;
  input clock;

  wire R1;
  wire Rx;
  wire Rx_i_1_n_0;
  wire Tx;
  wire Tx_i_1_n_0;
  wire W1;
  wire clock;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h8A08)) 
    Rx_i_1
       (.I0(reset),
        .I1(Rx),
        .I2(W1),
        .I3(R1),
        .O(Rx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Rx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Rx_i_1_n_0),
        .Q(Rx),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'hB3FB)) 
    Tx_i_1
       (.I0(Tx),
        .I1(reset),
        .I2(R1),
        .I3(W1),
        .O(Tx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Tx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Tx_i_1_n_0),
        .Q(Tx),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "flipflopRS" *) 
module flipflopRS__1
   (Rx,
    Tx,
    W1,
    reset,
    R1,
    clock);
  output Rx;
  output Tx;
  input W1;
  input reset;
  input R1;
  input clock;

  wire R1;
  wire Rx;
  wire Rx_i_1_n_0;
  wire Tx;
  wire Tx_i_1_n_0;
  wire W1;
  wire clock;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h8A08)) 
    Rx_i_1
       (.I0(reset),
        .I1(Rx),
        .I2(W1),
        .I3(R1),
        .O(Rx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Rx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Rx_i_1_n_0),
        .Q(Rx),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'hB3FB)) 
    Tx_i_1
       (.I0(Tx),
        .I1(reset),
        .I2(R1),
        .I3(W1),
        .O(Tx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Tx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Tx_i_1_n_0),
        .Q(Tx),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "flipflopRS" *) 
module flipflopRS__2
   (Rx,
    Tx,
    W1,
    reset,
    R1,
    clock);
  output Rx;
  output Tx;
  input W1;
  input reset;
  input R1;
  input clock;

  wire R1;
  wire Rx;
  wire Rx_i_1_n_0;
  wire Tx;
  wire Tx_i_1_n_0;
  wire W1;
  wire clock;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h8A08)) 
    Rx_i_1
       (.I0(reset),
        .I1(Rx),
        .I2(W1),
        .I3(R1),
        .O(Rx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Rx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Rx_i_1_n_0),
        .Q(Rx),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'hB3FB)) 
    Tx_i_1
       (.I0(Tx),
        .I1(reset),
        .I2(R1),
        .I3(W1),
        .O(Tx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Tx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Tx_i_1_n_0),
        .Q(Tx),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "flipflopRS" *) 
module flipflopRS__3
   (Rx,
    Tx,
    W1,
    reset,
    R1,
    clock);
  output Rx;
  output Tx;
  input W1;
  input reset;
  input R1;
  input clock;

  wire R1;
  wire Rx;
  wire Rx_i_1_n_0;
  wire Tx;
  wire Tx_i_1_n_0;
  wire W1;
  wire clock;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h8A08)) 
    Rx_i_1
       (.I0(reset),
        .I1(Rx),
        .I2(W1),
        .I3(R1),
        .O(Rx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Rx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Rx_i_1_n_0),
        .Q(Rx),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'hB3FB)) 
    Tx_i_1
       (.I0(Tx),
        .I1(reset),
        .I2(R1),
        .I3(W1),
        .O(Tx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Tx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Tx_i_1_n_0),
        .Q(Tx),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "flipflopRS" *) 
module flipflopRS__4
   (Rx,
    Tx,
    W1,
    reset,
    R1,
    clock);
  output Rx;
  output Tx;
  input W1;
  input reset;
  input R1;
  input clock;

  wire R1;
  wire Rx;
  wire Rx_i_1_n_0;
  wire Tx;
  wire Tx_i_1_n_0;
  wire W1;
  wire clock;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h8A08)) 
    Rx_i_1
       (.I0(reset),
        .I1(Rx),
        .I2(W1),
        .I3(R1),
        .O(Rx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Rx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Rx_i_1_n_0),
        .Q(Rx),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'hB3FB)) 
    Tx_i_1
       (.I0(Tx),
        .I1(reset),
        .I2(R1),
        .I3(W1),
        .O(Tx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Tx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Tx_i_1_n_0),
        .Q(Tx),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "flipflopRS" *) 
module flipflopRS__5
   (Rx,
    Tx,
    W1,
    reset,
    R1,
    clock);
  output Rx;
  output Tx;
  input W1;
  input reset;
  input R1;
  input clock;

  wire R1;
  wire Rx;
  wire Rx_i_1_n_0;
  wire Tx;
  wire Tx_i_1_n_0;
  wire W1;
  wire clock;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h8A08)) 
    Rx_i_1
       (.I0(reset),
        .I1(Rx),
        .I2(W1),
        .I3(R1),
        .O(Rx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Rx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Rx_i_1_n_0),
        .Q(Rx),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'hB3FB)) 
    Tx_i_1
       (.I0(Tx),
        .I1(reset),
        .I2(R1),
        .I3(W1),
        .O(Tx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Tx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Tx_i_1_n_0),
        .Q(Tx),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "flipflopRS" *) 
module flipflopRS__6
   (Rx,
    Tx,
    W1,
    reset,
    R1,
    clock);
  output Rx;
  output Tx;
  input W1;
  input reset;
  input R1;
  input clock;

  wire R1;
  wire Rx;
  wire Rx_i_1_n_0;
  wire Tx;
  wire Tx_i_1_n_0;
  wire W1;
  wire clock;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h8A08)) 
    Rx_i_1
       (.I0(reset),
        .I1(Rx),
        .I2(W1),
        .I3(R1),
        .O(Rx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Rx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Rx_i_1_n_0),
        .Q(Rx),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'hB3FB)) 
    Tx_i_1
       (.I0(Tx),
        .I1(reset),
        .I2(R1),
        .I3(W1),
        .O(Tx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Tx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Tx_i_1_n_0),
        .Q(Tx),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "flipflopRS" *) 
module flipflopRS__7
   (Rx,
    Tx,
    W1,
    reset,
    R1,
    clock);
  output Rx;
  output Tx;
  input W1;
  input reset;
  input R1;
  input clock;

  wire R1;
  wire Rx;
  wire Rx_i_1_n_0;
  wire Tx;
  wire Tx_i_1_n_0;
  wire W1;
  wire clock;
  wire reset;

  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h8A08)) 
    Rx_i_1
       (.I0(reset),
        .I1(Rx),
        .I2(W1),
        .I3(R1),
        .O(Rx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Rx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Rx_i_1_n_0),
        .Q(Rx),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'hB3FB)) 
    Tx_i_1
       (.I0(Tx),
        .I1(reset),
        .I2(R1),
        .I3(W1),
        .O(Tx_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Tx_reg
       (.C(clock),
        .CE(1'b1),
        .D(Tx_i_1_n_0),
        .Q(Tx),
        .R(1'b0));
endmodule

module flipsdataw
   (en,
    clock,
    reset,
    datain,
    outdata,
    DS);
  input en;
  input clock;
  input reset;
  input [1:0]datain;
  output outdata;
  output DS;

  wire DS;
  wire clock;
  wire [1:0]datain;
  wire en;
  wire outdata;
  wire p_0_in;
  wire reset;

  FDRE #(
    .INIT(1'b0)) 
    DS_reg
       (.C(clock),
        .CE(en),
        .D(datain[1]),
        .Q(DS),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    outdata_i_1
       (.I0(reset),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    outdata_reg
       (.C(clock),
        .CE(en),
        .D(datain[0]),
        .Q(outdata),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "flipsdataw" *) 
module flipsdataw__1
   (en,
    clock,
    reset,
    datain,
    outdata,
    DS);
  input en;
  input clock;
  input reset;
  input [1:0]datain;
  output outdata;
  output DS;

  wire DS;
  wire clock;
  wire [1:0]datain;
  wire en;
  wire outdata;
  wire p_0_in;
  wire reset;

  FDRE #(
    .INIT(1'b0)) 
    DS_reg
       (.C(clock),
        .CE(en),
        .D(datain[1]),
        .Q(DS),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    outdata_i_1
       (.I0(reset),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    outdata_reg
       (.C(clock),
        .CE(en),
        .D(datain[0]),
        .Q(outdata),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "flipsdataw" *) 
module flipsdataw__2
   (en,
    clock,
    reset,
    datain,
    outdata,
    DS);
  input en;
  input clock;
  input reset;
  input [1:0]datain;
  output outdata;
  output DS;

  wire DS;
  wire clock;
  wire [1:0]datain;
  wire en;
  wire outdata;
  wire p_0_in;
  wire reset;

  FDRE #(
    .INIT(1'b0)) 
    DS_reg
       (.C(clock),
        .CE(en),
        .D(datain[1]),
        .Q(DS),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    outdata_i_1
       (.I0(reset),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    outdata_reg
       (.C(clock),
        .CE(en),
        .D(datain[0]),
        .Q(outdata),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "flipsdataw" *) 
module flipsdataw__3
   (en,
    clock,
    reset,
    datain,
    outdata,
    DS);
  input en;
  input clock;
  input reset;
  input [1:0]datain;
  output outdata;
  output DS;

  wire DS;
  wire clock;
  wire [1:0]datain;
  wire en;
  wire outdata;
  wire p_0_in;
  wire reset;

  FDRE #(
    .INIT(1'b0)) 
    DS_reg
       (.C(clock),
        .CE(en),
        .D(datain[1]),
        .Q(DS),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    outdata_i_1
       (.I0(reset),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    outdata_reg
       (.C(clock),
        .CE(en),
        .D(datain[0]),
        .Q(outdata),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "flipsdataw" *) 
module flipsdataw__4
   (en,
    clock,
    reset,
    datain,
    outdata,
    DS);
  input en;
  input clock;
  input reset;
  input [1:0]datain;
  output outdata;
  output DS;

  wire DS;
  wire clock;
  wire [1:0]datain;
  wire en;
  wire outdata;
  wire p_0_in;
  wire reset;

  FDRE #(
    .INIT(1'b0)) 
    DS_reg
       (.C(clock),
        .CE(en),
        .D(datain[1]),
        .Q(DS),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    outdata_i_1
       (.I0(reset),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    outdata_reg
       (.C(clock),
        .CE(en),
        .D(datain[0]),
        .Q(outdata),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "flipsdataw" *) 
module flipsdataw__5
   (en,
    clock,
    reset,
    datain,
    outdata,
    DS);
  input en;
  input clock;
  input reset;
  input [1:0]datain;
  output outdata;
  output DS;

  wire DS;
  wire clock;
  wire [1:0]datain;
  wire en;
  wire outdata;
  wire p_0_in;
  wire reset;

  FDRE #(
    .INIT(1'b0)) 
    DS_reg
       (.C(clock),
        .CE(en),
        .D(datain[1]),
        .Q(DS),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    outdata_i_1
       (.I0(reset),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    outdata_reg
       (.C(clock),
        .CE(en),
        .D(datain[0]),
        .Q(outdata),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "flipsdataw" *) 
module flipsdataw__6
   (en,
    clock,
    reset,
    datain,
    outdata,
    DS);
  input en;
  input clock;
  input reset;
  input [1:0]datain;
  output outdata;
  output DS;

  wire DS;
  wire clock;
  wire [1:0]datain;
  wire en;
  wire outdata;
  wire p_0_in;
  wire reset;

  FDRE #(
    .INIT(1'b0)) 
    DS_reg
       (.C(clock),
        .CE(en),
        .D(datain[1]),
        .Q(DS),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    outdata_i_1
       (.I0(reset),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    outdata_reg
       (.C(clock),
        .CE(en),
        .D(datain[0]),
        .Q(outdata),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "flipsdataw" *) 
module flipsdataw__7
   (en,
    clock,
    reset,
    datain,
    outdata,
    DS);
  input en;
  input clock;
  input reset;
  input [1:0]datain;
  output outdata;
  output DS;

  wire DS;
  wire clock;
  wire [1:0]datain;
  wire en;
  wire outdata;
  wire p_0_in;
  wire reset;

  FDRE #(
    .INIT(1'b0)) 
    DS_reg
       (.C(clock),
        .CE(en),
        .D(datain[1]),
        .Q(DS),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    outdata_i_1
       (.I0(reset),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    outdata_reg
       (.C(clock),
        .CE(en),
        .D(datain[0]),
        .Q(outdata),
        .R(p_0_in));
endmodule

(* addr_mask = "160'b0000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000010000000000000000000000000000000100000000000000000000001111111111" *) (* addr_use = "160'b0000010000000000000000000000000000000000000000000000010000010000000000000000000000000100000010000000000000000000000001000000000000000000000000000000000000000000" *) (* masters = "2" *) 
(* slaves = "5" *) (* sword = "32" *) 
(* NotValidForBitStream *)
module impl_axi
   (CLK,
    RST,
    trap,
    spi_axi_master_CEB,
    spi_axi_master_SCLK,
    spi_axi_master_DATA,
    spi_axi_master_DOUT,
    DAC_interface_AXI_DATA,
    ADC_interface_AXI_BUSY,
    ADC_interface_AXI_DATA,
    completogpio_pindata,
    completogpio_Rx,
    completogpio_Tx,
    completogpio_datanw,
    completogpio_DSE,
    spi_axi_slave_CEB,
    spi_axi_slave_SCLK,
    spi_axi_slave_DATA);
  input CLK;
  input RST;
  output trap;
  input spi_axi_master_CEB;
  input spi_axi_master_SCLK;
  input spi_axi_master_DATA;
  output spi_axi_master_DOUT;
  output [11:0]DAC_interface_AXI_DATA;
  input ADC_interface_AXI_BUSY;
  input [9:0]ADC_interface_AXI_DATA;
  input [7:0]completogpio_pindata;
  output [7:0]completogpio_Rx;
  output [7:0]completogpio_Tx;
  output [7:0]completogpio_datanw;
  output [7:0]completogpio_DSE;
  output spi_axi_slave_CEB;
  output spi_axi_slave_SCLK;
  output spi_axi_slave_DATA;

  wire ADC_interface_AXI_BUSY;
  wire ADC_interface_AXI_BUSY_IBUF;
  wire [9:0]ADC_interface_AXI_DATA;
  wire [9:0]ADC_interface_AXI_DATA_IBUF;
  wire [9:0]AXI_SP32B1024_A;
  wire AXI_SP32B1024_CEN;
  wire [31:0]AXI_SP32B1024_D;
  wire [31:0]AXI_SP32B1024_Q;
  wire AXI_SP32B1024_WEN;
  wire CLK;
  wire CLK_IBUF;
  wire CLK_IBUF_BUFG;
  wire [11:0]DAC_interface_AXI_DATA;
  wire [11:0]DAC_interface_AXI_DATA_OBUF;
  wire PICORV_RST;
  wire RST;
  wire RST_IBUF;
  wire [7:0]completogpio_DSE;
  wire [7:0]completogpio_DSE_OBUF;
  wire [7:0]completogpio_Rx;
  wire [7:0]completogpio_Rx_OBUF;
  wire [7:0]completogpio_Tx;
  wire [7:0]completogpio_Tx_OBUF;
  wire [7:0]completogpio_datanw;
  wire [7:0]completogpio_datanw_OBUF;
  wire [7:0]completogpio_pindata;
  wire [7:0]completogpio_pindata_IBUF;
  wire inst_axi4_interconnect_n_229;
  wire inst_axi4_interconnect_n_230;
  wire inst_axi4_interconnect_n_231;
  wire inst_axi4_interconnect_n_232;
  wire inst_axi4_interconnect_n_233;
  wire inst_axi4_interconnect_n_234;
  wire inst_axi4_interconnect_n_235;
  wire inst_axi4_interconnect_n_236;
  wire inst_axi4_interconnect_n_237;
  wire inst_axi4_interconnect_n_238;
  wire inst_axi4_interconnect_n_387;
  wire inst_axi4_interconnect_n_388;
  wire inst_axi4_interconnect_n_389;
  wire inst_axi4_interconnect_n_390;
  wire inst_axi4_interconnect_n_391;
  wire inst_axi4_interconnect_n_392;
  wire inst_axi4_interconnect_n_393;
  wire inst_axi4_interconnect_n_394;
  wire inst_axi4_interconnect_n_395;
  wire inst_axi4_interconnect_n_396;
  wire inst_axi4_interconnect_n_397;
  wire inst_axi4_interconnect_n_398;
  wire inst_axi4_interconnect_n_399;
  wire inst_axi4_interconnect_n_400;
  wire inst_axi4_interconnect_n_401;
  wire inst_axi4_interconnect_n_402;
  wire inst_axi4_interconnect_n_403;
  wire inst_axi4_interconnect_n_404;
  wire inst_axi4_interconnect_n_405;
  wire inst_axi4_interconnect_n_406;
  wire inst_axi4_interconnect_n_407;
  wire inst_axi4_interconnect_n_408;
  wire inst_axi4_interconnect_n_409;
  wire inst_axi4_interconnect_n_410;
  wire inst_axi4_interconnect_n_411;
  wire inst_axi4_interconnect_n_412;
  wire inst_axi4_interconnect_n_413;
  wire inst_axi4_interconnect_n_414;
  wire inst_axi4_interconnect_n_415;
  wire inst_axi4_interconnect_n_416;
  wire inst_axi4_interconnect_n_417;
  wire inst_axi4_interconnect_n_418;
  wire inst_axi4_interconnect_n_42;
  wire inst_axi4_interconnect_n_43;
  wire inst_axi4_interconnect_n_435;
  wire inst_axi4_interconnect_n_436;
  wire inst_axi4_interconnect_n_437;
  wire inst_axi4_interconnect_n_438;
  wire inst_axi4_interconnect_n_44;
  wire inst_axi4_interconnect_n_45;
  wire inst_axi4_interconnect_n_46;
  wire inst_axi4_interconnect_n_47;
  wire inst_axi4_interconnect_n_48;
  wire inst_axi4_interconnect_n_49;
  wire inst_axi4_interconnect_n_50;
  wire inst_axi4_interconnect_n_51;
  wire inst_axi4_interconnect_n_52;
  wire inst_axi4_interconnect_n_53;
  wire inst_axi4_interconnect_n_54;
  wire inst_axi4_interconnect_n_55;
  wire inst_axi4_interconnect_n_56;
  wire inst_axi4_interconnect_n_57;
  wire inst_axi4_interconnect_n_58;
  wire inst_axi4_interconnect_n_59;
  wire inst_axi4_interconnect_n_599;
  wire inst_axi4_interconnect_n_60;
  wire inst_axi4_interconnect_n_600;
  wire inst_axi4_interconnect_n_601;
  wire inst_axi4_interconnect_n_602;
  wire inst_axi4_interconnect_n_603;
  wire inst_axi4_interconnect_n_604;
  wire inst_axi4_interconnect_n_605;
  wire inst_axi4_interconnect_n_606;
  wire inst_axi4_interconnect_n_607;
  wire inst_axi4_interconnect_n_608;
  wire inst_axi4_interconnect_n_61;
  wire inst_axi4_interconnect_n_62;
  wire inst_axi4_interconnect_n_63;
  wire inst_axi4_interconnect_n_64;
  wire inst_axi4_interconnect_n_65;
  wire inst_axi4_interconnect_n_66;
  wire inst_axi4_interconnect_n_67;
  wire inst_axi4_interconnect_n_68;
  wire inst_axi4_interconnect_n_69;
  wire inst_axi4_interconnect_n_70;
  wire inst_axi4_interconnect_n_71;
  wire inst_axi4_interconnect_n_72;
  wire inst_axi4_interconnect_n_73;
  wire inst_spi_axi_master_n_113;
  wire inst_spi_axi_slave_n_40;
  wire [1:0]m_axi_arready;
  wire [1:0]m_axi_arvalid;
  wire [63:0]m_axi_awaddr;
  wire [1:0]m_axi_awready;
  wire [1:0]m_axi_awvalid;
  wire [1:0]m_axi_bready;
  wire [1:0]m_axi_bvalid;
  wire [31:0]\m_axi_rdata_o[1] ;
  wire [1:0]m_axi_rready;
  wire [1:0]m_axi_rvalid;
  wire [63:0]m_axi_wdata;
  wire [1:0]m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire [1:0]m_axi_wvalid;
  wire [2:0]\s_axi_araddr_o[3] ;
  wire [3:3]s_axi_arready;
  wire [4:0]s_axi_arvalid;
  wire [2:0]\s_axi_awaddr_o[3] ;
  wire [3:1]s_axi_awready;
  wire [3:0]s_axi_awvalid;
  wire [4:0]s_axi_bready;
  wire [4:0]s_axi_bvalid;
  wire [96:32]s_axi_rdata;
  wire [4:0]s_axi_rready;
  wire [4:0]s_axi_rvalid;
  wire [11:0]\s_axi_wdata_o[1] ;
  wire [2:0]\s_axi_wdata_o[3] ;
  wire [31:0]\s_axi_wdata_o[4] ;
  wire [4:1]s_axi_wready;
  wire [4:0]s_axi_wvalid;
  wire spi_axi_master_CEB;
  wire spi_axi_master_CEB_IBUF;
  wire spi_axi_master_DATA;
  wire spi_axi_master_DATA_IBUF;
  wire spi_axi_master_DOUT;
  wire spi_axi_master_DOUT_OBUF;
  wire spi_axi_master_DOUT_TRI;
  wire spi_axi_master_SCLK;
  wire spi_axi_master_SCLK_IBUF;
  wire spi_axi_master_SCLK_IBUF_BUFG;
  wire spi_axi_slave_CEB;
  wire spi_axi_slave_CEB_OBUF;
  wire spi_axi_slave_DATA;
  wire spi_axi_slave_DATA_OBUF;
  wire spi_axi_slave_DATA_TRI;
  wire spi_axi_slave_SCLK;
  wire spi_axi_slave_SCLK_OBUF;
  wire trap;
  wire trap_OBUF;
  wire NLW_inst_ADC_interface_AXI_ARREADY_UNCONNECTED;
  wire NLW_inst_ADC_interface_AXI_BVALID_UNCONNECTED;
  wire [31:10]NLW_inst_ADC_interface_AXI_RDATA_UNCONNECTED;
  wire NLW_inst_AXI_SP32B1024_axi_arready_UNCONNECTED;
  wire NLW_inst_AXI_SP32B1024_axi_awready_UNCONNECTED;
  wire NLW_inst_AXI_SP32B1024_axi_wready_UNCONNECTED;
  wire [31:0]NLW_inst_AXI_SP32B1024_axi_rdata_UNCONNECTED;
  wire NLW_inst_DAC_interface_AXI_ARREADY_UNCONNECTED;
  wire [31:1]NLW_inst_DAC_interface_AXI_RDATA_UNCONNECTED;
  wire [159:10]NLW_inst_axi4_interconnect_s_axi_araddr_UNCONNECTED;
  wire [14:0]NLW_inst_axi4_interconnect_s_axi_arprot_UNCONNECTED;
  wire [159:10]NLW_inst_axi4_interconnect_s_axi_awaddr_UNCONNECTED;
  wire [14:0]NLW_inst_axi4_interconnect_s_axi_awprot_UNCONNECTED;
  wire [4:4]NLW_inst_axi4_interconnect_s_axi_awvalid_UNCONNECTED;
  wire [127:44]NLW_inst_axi4_interconnect_s_axi_wdata_UNCONNECTED;
  wire [19:4]NLW_inst_axi4_interconnect_s_axi_wstrb_UNCONNECTED;
  wire [2:2]NLW_inst_axi4_interconnect_s_axi_wvalid_UNCONNECTED;
  wire [31:1]NLW_inst_completogpio_Rdata_UNCONNECTED;
  wire [31:0]NLW_inst_spi_axi_master_axi_araddr_UNCONNECTED;
  wire [2:0]NLW_inst_spi_axi_master_axi_arprot_UNCONNECTED;
  wire [2:0]NLW_inst_spi_axi_master_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_spi_axi_master_axi_wstrb_UNCONNECTED;
  wire NLW_inst_spi_axi_slave_axi_arready_UNCONNECTED;
  wire NLW_inst_spi_axi_slave_axi_awready_UNCONNECTED;
  wire [31:0]NLW_inst_spi_axi_slave_axi_rdata_UNCONNECTED;
  wire [31:0]NLW_mriscvcore_inst_ARdata_UNCONNECTED;
  wire [2:0]NLW_mriscvcore_inst_ARprot_UNCONNECTED;
  wire [1:0]NLW_mriscvcore_inst_AWdata_UNCONNECTED;
  wire [2:0]NLW_mriscvcore_inst_AWprot_UNCONNECTED;
  wire [31:0]NLW_mriscvcore_inst_outirr_UNCONNECTED;
PULLUP pullup_spi_axi_master_CEB
       (.O(spi_axi_master_CEB));
PULLUP pullup_spi_axi_master_DATA
       (.O(spi_axi_master_DATA));
PULLUP pullup_spi_axi_master_DOUT
       (.O(spi_axi_master_DOUT));
PULLUP pullup_spi_axi_master_SCLK
       (.O(spi_axi_master_SCLK));

  IBUF ADC_interface_AXI_BUSY_IBUF_inst
       (.I(ADC_interface_AXI_BUSY),
        .O(ADC_interface_AXI_BUSY_IBUF));
  IBUF \ADC_interface_AXI_DATA_IBUF[0]_inst 
       (.I(ADC_interface_AXI_DATA[0]),
        .O(ADC_interface_AXI_DATA_IBUF[0]));
  IBUF \ADC_interface_AXI_DATA_IBUF[1]_inst 
       (.I(ADC_interface_AXI_DATA[1]),
        .O(ADC_interface_AXI_DATA_IBUF[1]));
  IBUF \ADC_interface_AXI_DATA_IBUF[2]_inst 
       (.I(ADC_interface_AXI_DATA[2]),
        .O(ADC_interface_AXI_DATA_IBUF[2]));
  IBUF \ADC_interface_AXI_DATA_IBUF[3]_inst 
       (.I(ADC_interface_AXI_DATA[3]),
        .O(ADC_interface_AXI_DATA_IBUF[3]));
  IBUF \ADC_interface_AXI_DATA_IBUF[4]_inst 
       (.I(ADC_interface_AXI_DATA[4]),
        .O(ADC_interface_AXI_DATA_IBUF[4]));
  IBUF \ADC_interface_AXI_DATA_IBUF[5]_inst 
       (.I(ADC_interface_AXI_DATA[5]),
        .O(ADC_interface_AXI_DATA_IBUF[5]));
  IBUF \ADC_interface_AXI_DATA_IBUF[6]_inst 
       (.I(ADC_interface_AXI_DATA[6]),
        .O(ADC_interface_AXI_DATA_IBUF[6]));
  IBUF \ADC_interface_AXI_DATA_IBUF[7]_inst 
       (.I(ADC_interface_AXI_DATA[7]),
        .O(ADC_interface_AXI_DATA_IBUF[7]));
  IBUF \ADC_interface_AXI_DATA_IBUF[8]_inst 
       (.I(ADC_interface_AXI_DATA[8]),
        .O(ADC_interface_AXI_DATA_IBUF[8]));
  IBUF \ADC_interface_AXI_DATA_IBUF[9]_inst 
       (.I(ADC_interface_AXI_DATA[9]),
        .O(ADC_interface_AXI_DATA_IBUF[9]));
  BUFG CLK_IBUF_BUFG_inst
       (.I(CLK_IBUF),
        .O(CLK_IBUF_BUFG));
  IBUF CLK_IBUF_inst
       (.I(CLK),
        .O(CLK_IBUF));
  OBUF \DAC_interface_AXI_DATA_OBUF[0]_inst 
       (.I(DAC_interface_AXI_DATA_OBUF[0]),
        .O(DAC_interface_AXI_DATA[0]));
  OBUF \DAC_interface_AXI_DATA_OBUF[10]_inst 
       (.I(DAC_interface_AXI_DATA_OBUF[10]),
        .O(DAC_interface_AXI_DATA[10]));
  OBUF \DAC_interface_AXI_DATA_OBUF[11]_inst 
       (.I(DAC_interface_AXI_DATA_OBUF[11]),
        .O(DAC_interface_AXI_DATA[11]));
  OBUF \DAC_interface_AXI_DATA_OBUF[1]_inst 
       (.I(DAC_interface_AXI_DATA_OBUF[1]),
        .O(DAC_interface_AXI_DATA[1]));
  OBUF \DAC_interface_AXI_DATA_OBUF[2]_inst 
       (.I(DAC_interface_AXI_DATA_OBUF[2]),
        .O(DAC_interface_AXI_DATA[2]));
  OBUF \DAC_interface_AXI_DATA_OBUF[3]_inst 
       (.I(DAC_interface_AXI_DATA_OBUF[3]),
        .O(DAC_interface_AXI_DATA[3]));
  OBUF \DAC_interface_AXI_DATA_OBUF[4]_inst 
       (.I(DAC_interface_AXI_DATA_OBUF[4]),
        .O(DAC_interface_AXI_DATA[4]));
  OBUF \DAC_interface_AXI_DATA_OBUF[5]_inst 
       (.I(DAC_interface_AXI_DATA_OBUF[5]),
        .O(DAC_interface_AXI_DATA[5]));
  OBUF \DAC_interface_AXI_DATA_OBUF[6]_inst 
       (.I(DAC_interface_AXI_DATA_OBUF[6]),
        .O(DAC_interface_AXI_DATA[6]));
  OBUF \DAC_interface_AXI_DATA_OBUF[7]_inst 
       (.I(DAC_interface_AXI_DATA_OBUF[7]),
        .O(DAC_interface_AXI_DATA[7]));
  OBUF \DAC_interface_AXI_DATA_OBUF[8]_inst 
       (.I(DAC_interface_AXI_DATA_OBUF[8]),
        .O(DAC_interface_AXI_DATA[8]));
  OBUF \DAC_interface_AXI_DATA_OBUF[9]_inst 
       (.I(DAC_interface_AXI_DATA_OBUF[9]),
        .O(DAC_interface_AXI_DATA[9]));
  IBUF RST_IBUF_inst
       (.I(RST),
        .O(RST_IBUF));
  SP32B1024 SP32B1024_INT
       (.A(AXI_SP32B1024_A),
        .CEN(AXI_SP32B1024_CEN),
        .CLK(CLK_IBUF_BUFG),
        .D(AXI_SP32B1024_D),
        .Q(AXI_SP32B1024_Q),
        .WEN(AXI_SP32B1024_WEN));
  OBUF \completogpio_DSE_OBUF[0]_inst 
       (.I(completogpio_DSE_OBUF[0]),
        .O(completogpio_DSE[0]));
  OBUF \completogpio_DSE_OBUF[1]_inst 
       (.I(completogpio_DSE_OBUF[1]),
        .O(completogpio_DSE[1]));
  OBUF \completogpio_DSE_OBUF[2]_inst 
       (.I(completogpio_DSE_OBUF[2]),
        .O(completogpio_DSE[2]));
  OBUF \completogpio_DSE_OBUF[3]_inst 
       (.I(completogpio_DSE_OBUF[3]),
        .O(completogpio_DSE[3]));
  OBUF \completogpio_DSE_OBUF[4]_inst 
       (.I(completogpio_DSE_OBUF[4]),
        .O(completogpio_DSE[4]));
  OBUF \completogpio_DSE_OBUF[5]_inst 
       (.I(completogpio_DSE_OBUF[5]),
        .O(completogpio_DSE[5]));
  OBUF \completogpio_DSE_OBUF[6]_inst 
       (.I(completogpio_DSE_OBUF[6]),
        .O(completogpio_DSE[6]));
  OBUF \completogpio_DSE_OBUF[7]_inst 
       (.I(completogpio_DSE_OBUF[7]),
        .O(completogpio_DSE[7]));
  OBUF \completogpio_Rx_OBUF[0]_inst 
       (.I(completogpio_Rx_OBUF[0]),
        .O(completogpio_Rx[0]));
  OBUF \completogpio_Rx_OBUF[1]_inst 
       (.I(completogpio_Rx_OBUF[1]),
        .O(completogpio_Rx[1]));
  OBUF \completogpio_Rx_OBUF[2]_inst 
       (.I(completogpio_Rx_OBUF[2]),
        .O(completogpio_Rx[2]));
  OBUF \completogpio_Rx_OBUF[3]_inst 
       (.I(completogpio_Rx_OBUF[3]),
        .O(completogpio_Rx[3]));
  OBUF \completogpio_Rx_OBUF[4]_inst 
       (.I(completogpio_Rx_OBUF[4]),
        .O(completogpio_Rx[4]));
  OBUF \completogpio_Rx_OBUF[5]_inst 
       (.I(completogpio_Rx_OBUF[5]),
        .O(completogpio_Rx[5]));
  OBUF \completogpio_Rx_OBUF[6]_inst 
       (.I(completogpio_Rx_OBUF[6]),
        .O(completogpio_Rx[6]));
  OBUF \completogpio_Rx_OBUF[7]_inst 
       (.I(completogpio_Rx_OBUF[7]),
        .O(completogpio_Rx[7]));
  OBUF \completogpio_Tx_OBUF[0]_inst 
       (.I(completogpio_Tx_OBUF[0]),
        .O(completogpio_Tx[0]));
  OBUF \completogpio_Tx_OBUF[1]_inst 
       (.I(completogpio_Tx_OBUF[1]),
        .O(completogpio_Tx[1]));
  OBUF \completogpio_Tx_OBUF[2]_inst 
       (.I(completogpio_Tx_OBUF[2]),
        .O(completogpio_Tx[2]));
  OBUF \completogpio_Tx_OBUF[3]_inst 
       (.I(completogpio_Tx_OBUF[3]),
        .O(completogpio_Tx[3]));
  OBUF \completogpio_Tx_OBUF[4]_inst 
       (.I(completogpio_Tx_OBUF[4]),
        .O(completogpio_Tx[4]));
  OBUF \completogpio_Tx_OBUF[5]_inst 
       (.I(completogpio_Tx_OBUF[5]),
        .O(completogpio_Tx[5]));
  OBUF \completogpio_Tx_OBUF[6]_inst 
       (.I(completogpio_Tx_OBUF[6]),
        .O(completogpio_Tx[6]));
  OBUF \completogpio_Tx_OBUF[7]_inst 
       (.I(completogpio_Tx_OBUF[7]),
        .O(completogpio_Tx[7]));
  OBUF \completogpio_datanw_OBUF[0]_inst 
       (.I(completogpio_datanw_OBUF[0]),
        .O(completogpio_datanw[0]));
  OBUF \completogpio_datanw_OBUF[1]_inst 
       (.I(completogpio_datanw_OBUF[1]),
        .O(completogpio_datanw[1]));
  OBUF \completogpio_datanw_OBUF[2]_inst 
       (.I(completogpio_datanw_OBUF[2]),
        .O(completogpio_datanw[2]));
  OBUF \completogpio_datanw_OBUF[3]_inst 
       (.I(completogpio_datanw_OBUF[3]),
        .O(completogpio_datanw[3]));
  OBUF \completogpio_datanw_OBUF[4]_inst 
       (.I(completogpio_datanw_OBUF[4]),
        .O(completogpio_datanw[4]));
  OBUF \completogpio_datanw_OBUF[5]_inst 
       (.I(completogpio_datanw_OBUF[5]),
        .O(completogpio_datanw[5]));
  OBUF \completogpio_datanw_OBUF[6]_inst 
       (.I(completogpio_datanw_OBUF[6]),
        .O(completogpio_datanw[6]));
  OBUF \completogpio_datanw_OBUF[7]_inst 
       (.I(completogpio_datanw_OBUF[7]),
        .O(completogpio_datanw[7]));
  IBUF \completogpio_pindata_IBUF[0]_inst 
       (.I(completogpio_pindata[0]),
        .O(completogpio_pindata_IBUF[0]));
  IBUF \completogpio_pindata_IBUF[1]_inst 
       (.I(completogpio_pindata[1]),
        .O(completogpio_pindata_IBUF[1]));
  IBUF \completogpio_pindata_IBUF[2]_inst 
       (.I(completogpio_pindata[2]),
        .O(completogpio_pindata_IBUF[2]));
  IBUF \completogpio_pindata_IBUF[3]_inst 
       (.I(completogpio_pindata[3]),
        .O(completogpio_pindata_IBUF[3]));
  IBUF \completogpio_pindata_IBUF[4]_inst 
       (.I(completogpio_pindata[4]),
        .O(completogpio_pindata_IBUF[4]));
  IBUF \completogpio_pindata_IBUF[5]_inst 
       (.I(completogpio_pindata[5]),
        .O(completogpio_pindata_IBUF[5]));
  IBUF \completogpio_pindata_IBUF[6]_inst 
       (.I(completogpio_pindata[6]),
        .O(completogpio_pindata_IBUF[6]));
  IBUF \completogpio_pindata_IBUF[7]_inst 
       (.I(completogpio_pindata[7]),
        .O(completogpio_pindata_IBUF[7]));
  (* PROCESS = "3'b011" *) 
  (* START_R = "3'b010" *) 
  (* START_W = "3'b000" *) 
  (* WAIT_BREADY = "3'b001" *) 
  ADC_interface_AXI inst_ADC_interface_AXI
       (.ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ARREADY(NLW_inst_ADC_interface_AXI_ARREADY_UNCONNECTED),
        .ARVALID(s_axi_arvalid[2]),
        .AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AWREADY(s_axi_awready[2]),
        .AWVALID(s_axi_awvalid[2]),
        .BREADY(s_axi_bready[2]),
        .BUSY(ADC_interface_AXI_BUSY_IBUF),
        .BVALID(NLW_inst_ADC_interface_AXI_BVALID_UNCONNECTED),
        .CLK(CLK_IBUF_BUFG),
        .DATA(ADC_interface_AXI_DATA_IBUF),
        .RDATA({NLW_inst_ADC_interface_AXI_RDATA_UNCONNECTED[31:10],s_axi_rdata[73:64]}),
        .RREADY(s_axi_rready[2]),
        .RST(RST_IBUF),
        .RVALID(s_axi_rvalid[2]),
        .WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .WREADY(s_axi_wready[2]),
        .WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .WVALID(1'b0));
  AXI_SP32B1024 inst_AXI_SP32B1024
       (.A(AXI_SP32B1024_A),
        .CEN(AXI_SP32B1024_CEN),
        .CLK(CLK_IBUF_BUFG),
        .D(AXI_SP32B1024_D),
        .Q(AXI_SP32B1024_Q),
        .RST(RST_IBUF),
        .WEN(AXI_SP32B1024_WEN),
        .axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,inst_axi4_interconnect_n_599,inst_axi4_interconnect_n_600,inst_axi4_interconnect_n_601,inst_axi4_interconnect_n_602,inst_axi4_interconnect_n_603,inst_axi4_interconnect_n_604,inst_axi4_interconnect_n_605,inst_axi4_interconnect_n_606,inst_axi4_interconnect_n_607,inst_axi4_interconnect_n_608}),
        .axi_arprot({1'b0,1'b0,1'b0}),
        .axi_arready(NLW_inst_AXI_SP32B1024_axi_arready_UNCONNECTED),
        .axi_arvalid(s_axi_arvalid[0]),
        .axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,inst_axi4_interconnect_n_229,inst_axi4_interconnect_n_230,inst_axi4_interconnect_n_231,inst_axi4_interconnect_n_232,inst_axi4_interconnect_n_233,inst_axi4_interconnect_n_234,inst_axi4_interconnect_n_235,inst_axi4_interconnect_n_236,inst_axi4_interconnect_n_237,inst_axi4_interconnect_n_238}),
        .axi_awprot({1'b0,1'b0,1'b0}),
        .axi_awready(NLW_inst_AXI_SP32B1024_axi_awready_UNCONNECTED),
        .axi_awvalid(s_axi_awvalid[0]),
        .axi_bready(s_axi_bready[0]),
        .axi_bvalid(s_axi_bvalid[0]),
        .axi_rdata(NLW_inst_AXI_SP32B1024_axi_rdata_UNCONNECTED[31:0]),
        .axi_rready(s_axi_rready[0]),
        .axi_rvalid(s_axi_rvalid[0]),
        .axi_wdata({inst_axi4_interconnect_n_387,inst_axi4_interconnect_n_388,inst_axi4_interconnect_n_389,inst_axi4_interconnect_n_390,inst_axi4_interconnect_n_391,inst_axi4_interconnect_n_392,inst_axi4_interconnect_n_393,inst_axi4_interconnect_n_394,inst_axi4_interconnect_n_395,inst_axi4_interconnect_n_396,inst_axi4_interconnect_n_397,inst_axi4_interconnect_n_398,inst_axi4_interconnect_n_399,inst_axi4_interconnect_n_400,inst_axi4_interconnect_n_401,inst_axi4_interconnect_n_402,inst_axi4_interconnect_n_403,inst_axi4_interconnect_n_404,inst_axi4_interconnect_n_405,inst_axi4_interconnect_n_406,inst_axi4_interconnect_n_407,inst_axi4_interconnect_n_408,inst_axi4_interconnect_n_409,inst_axi4_interconnect_n_410,inst_axi4_interconnect_n_411,inst_axi4_interconnect_n_412,inst_axi4_interconnect_n_413,inst_axi4_interconnect_n_414,inst_axi4_interconnect_n_415,inst_axi4_interconnect_n_416,inst_axi4_interconnect_n_417,inst_axi4_interconnect_n_418}),
        .axi_wready(NLW_inst_AXI_SP32B1024_axi_wready_UNCONNECTED),
        .axi_wstrb({inst_axi4_interconnect_n_435,inst_axi4_interconnect_n_436,inst_axi4_interconnect_n_437,inst_axi4_interconnect_n_438}),
        .axi_wvalid(s_axi_wvalid[0]));
  (* RESET = "3'b100" *) 
  (* SAVE_WDATA = "3'b010" *) 
  (* START_R = "1'b0" *) 
  (* START_W = "3'b000" *) 
  (* WAIT_RREADY = "1'b1" *) 
  (* WAIT_WVALID = "3'b001" *) 
  (* WORKING = "3'b011" *) 
  DAC_interface_AXI inst_DAC_interface_AXI
       (.ARREADY(NLW_inst_DAC_interface_AXI_ARREADY_UNCONNECTED),
        .ARVALID(s_axi_arvalid[1]),
        .AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AWREADY(s_axi_awready[1]),
        .AWVALID(s_axi_awvalid[1]),
        .BREADY(s_axi_bready[1]),
        .BVALID(s_axi_bvalid[1]),
        .CLK(CLK_IBUF_BUFG),
        .DATA(DAC_interface_AXI_DATA_OBUF),
        .RDATA({NLW_inst_DAC_interface_AXI_RDATA_UNCONNECTED[31:1],s_axi_rdata[32]}),
        .RREADY(s_axi_rready[1]),
        .RST(RST_IBUF),
        .RVALID(s_axi_rvalid[1]),
        .WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s_axi_wdata_o[1] }),
        .WREADY(s_axi_wready[1]),
        .WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .WVALID(s_axi_wvalid[1]));
  (* addr_mask = "160'b0000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000010000000000000000000000000000000100000000000000000000001111111111" *) 
  (* addr_use = "160'b0000010000000000000000000000000000000000000000000000010000010000000000000000000000000100000010000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* addressing = "0" *) 
  (* impl = "0" *) 
  (* masters = "2" *) 
  (* numbit_bus_rms = "37" *) 
  (* numbit_bus_rsm = "34" *) 
  (* numbit_bus_wms = "74" *) 
  (* numbit_bus_wsm = "3" *) 
  (* numbit_masters = "1" *) 
  (* numbit_slaves = "3" *) 
  (* slaves = "5" *) 
  (* sword = "32" *) 
  axi4_interconnect inst_axi4_interconnect
       (.CLK(CLK_IBUF_BUFG),
        .RST(1'b0),
        .m_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_arprot({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr({m_axi_awaddr[63:32],1'b0,1'b0,m_axi_awaddr[29:0]}),
        .m_axi_awprot({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata({\m_axi_rdata_o[1] ,inst_axi4_interconnect_n_42,inst_axi4_interconnect_n_43,inst_axi4_interconnect_n_44,inst_axi4_interconnect_n_45,inst_axi4_interconnect_n_46,inst_axi4_interconnect_n_47,inst_axi4_interconnect_n_48,inst_axi4_interconnect_n_49,inst_axi4_interconnect_n_50,inst_axi4_interconnect_n_51,inst_axi4_interconnect_n_52,inst_axi4_interconnect_n_53,inst_axi4_interconnect_n_54,inst_axi4_interconnect_n_55,inst_axi4_interconnect_n_56,inst_axi4_interconnect_n_57,inst_axi4_interconnect_n_58,inst_axi4_interconnect_n_59,inst_axi4_interconnect_n_60,inst_axi4_interconnect_n_61,inst_axi4_interconnect_n_62,inst_axi4_interconnect_n_63,inst_axi4_interconnect_n_64,inst_axi4_interconnect_n_65,inst_axi4_interconnect_n_66,inst_axi4_interconnect_n_67,inst_axi4_interconnect_n_68,inst_axi4_interconnect_n_69,inst_axi4_interconnect_n_70,inst_axi4_interconnect_n_71,inst_axi4_interconnect_n_72,inst_axi4_interconnect_n_73}),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb({1'b0,1'b0,1'b0,1'b0,m_axi_wstrb}),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr({NLW_inst_axi4_interconnect_s_axi_araddr_UNCONNECTED[159:99],\s_axi_araddr_o[3] ,NLW_inst_axi4_interconnect_s_axi_araddr_UNCONNECTED[95:10],inst_axi4_interconnect_n_599,inst_axi4_interconnect_n_600,inst_axi4_interconnect_n_601,inst_axi4_interconnect_n_602,inst_axi4_interconnect_n_603,inst_axi4_interconnect_n_604,inst_axi4_interconnect_n_605,inst_axi4_interconnect_n_606,inst_axi4_interconnect_n_607,inst_axi4_interconnect_n_608}),
        .s_axi_arprot(NLW_inst_axi4_interconnect_s_axi_arprot_UNCONNECTED[14:0]),
        .s_axi_arready({1'b0,s_axi_arready,1'b0,RST_IBUF,1'b0}),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({NLW_inst_axi4_interconnect_s_axi_awaddr_UNCONNECTED[159:99],\s_axi_awaddr_o[3] ,NLW_inst_axi4_interconnect_s_axi_awaddr_UNCONNECTED[95:10],inst_axi4_interconnect_n_229,inst_axi4_interconnect_n_230,inst_axi4_interconnect_n_231,inst_axi4_interconnect_n_232,inst_axi4_interconnect_n_233,inst_axi4_interconnect_n_234,inst_axi4_interconnect_n_235,inst_axi4_interconnect_n_236,inst_axi4_interconnect_n_237,inst_axi4_interconnect_n_238}),
        .s_axi_awprot(NLW_inst_axi4_interconnect_s_axi_awprot_UNCONNECTED[14:0]),
        .s_axi_awready({1'b0,s_axi_awready,1'b0}),
        .s_axi_awvalid({NLW_inst_axi4_interconnect_s_axi_awvalid_UNCONNECTED[4],s_axi_awvalid}),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid({s_axi_bvalid[4:3],1'b0,s_axi_bvalid[1:0]}),
        .s_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_rdata[96],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_rdata[73:64],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_rdata[32],AXI_SP32B1024_Q}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({\s_axi_wdata_o[4] ,NLW_inst_axi4_interconnect_s_axi_wdata_UNCONNECTED[127:99],\s_axi_wdata_o[3] ,NLW_inst_axi4_interconnect_s_axi_wdata_UNCONNECTED[95:44],\s_axi_wdata_o[1] ,inst_axi4_interconnect_n_387,inst_axi4_interconnect_n_388,inst_axi4_interconnect_n_389,inst_axi4_interconnect_n_390,inst_axi4_interconnect_n_391,inst_axi4_interconnect_n_392,inst_axi4_interconnect_n_393,inst_axi4_interconnect_n_394,inst_axi4_interconnect_n_395,inst_axi4_interconnect_n_396,inst_axi4_interconnect_n_397,inst_axi4_interconnect_n_398,inst_axi4_interconnect_n_399,inst_axi4_interconnect_n_400,inst_axi4_interconnect_n_401,inst_axi4_interconnect_n_402,inst_axi4_interconnect_n_403,inst_axi4_interconnect_n_404,inst_axi4_interconnect_n_405,inst_axi4_interconnect_n_406,inst_axi4_interconnect_n_407,inst_axi4_interconnect_n_408,inst_axi4_interconnect_n_409,inst_axi4_interconnect_n_410,inst_axi4_interconnect_n_411,inst_axi4_interconnect_n_412,inst_axi4_interconnect_n_413,inst_axi4_interconnect_n_414,inst_axi4_interconnect_n_415,inst_axi4_interconnect_n_416,inst_axi4_interconnect_n_417,inst_axi4_interconnect_n_418}),
        .s_axi_wready({s_axi_wready,1'b0}),
        .s_axi_wstrb({NLW_inst_axi4_interconnect_s_axi_wstrb_UNCONNECTED[19:4],inst_axi4_interconnect_n_435,inst_axi4_interconnect_n_436,inst_axi4_interconnect_n_437,inst_axi4_interconnect_n_438}),
        .s_axi_wvalid(s_axi_wvalid));
  completogpio inst_completogpio
       (.ARready(s_axi_arready),
        .ARvalid(s_axi_arvalid[3]),
        .AWready(s_axi_awready[3]),
        .AWvalid(s_axi_awvalid[3]),
        .Bready(s_axi_bready[3]),
        .Bvalid(s_axi_bvalid[3]),
        .DSE(completogpio_DSE_OBUF),
        .RAddress({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s_axi_araddr_o[3] }),
        .Rdata({NLW_inst_completogpio_Rdata_UNCONNECTED[31:1],s_axi_rdata[96]}),
        .Rready(s_axi_rready[3]),
        .Rvalid(s_axi_rvalid[3]),
        .Rx(completogpio_Rx_OBUF),
        .Tx(completogpio_Tx_OBUF),
        .WAddress({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s_axi_awaddr_o[3] }),
        .Wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s_axi_wdata_o[3] }),
        .Wready(s_axi_wready[3]),
        .Wvalid(s_axi_wvalid[3]),
        .clock(CLK_IBUF_BUFG),
        .datanw(completogpio_datanw_OBUF),
        .pindata(completogpio_pindata_IBUF),
        .reset(RST_IBUF));
  (* impl = "0" *) 
  (* numbit_address = "32" *) 
  (* numbit_handshake = "66" *) 
  (* numbit_instr = "2" *) 
  (* numbit_posthandshake = "66" *) 
  (* st0_nothing = "0" *) 
  (* st1_awvalid = "1" *) 
  (* st2_wvalid = "2" *) 
  (* st3_wwait = "3" *) 
  (* st4_bready = "4" *) 
  (* st5_arvalid = "5" *) 
  (* st6_rwait = "6" *) 
  (* st7_rready = "7" *) 
  (* st8_wait_spi = "8" *) 
  (* sword = "32" *) 
  (* syncing = "0" *) 
  spi_axi_master inst_spi_axi_master
       (.CEB(spi_axi_master_CEB_IBUF),
        .CLK(CLK_IBUF_BUFG),
        .DATA(spi_axi_master_DATA_IBUF),
        .DOUT(spi_axi_master_DOUT_OBUF),
        .PICORV_RST(PICORV_RST),
        .RST(RST_IBUF),
        .SCLK(spi_axi_master_SCLK_IBUF_BUFG),
        .axi_araddr(NLW_inst_spi_axi_master_axi_araddr_UNCONNECTED[31:0]),
        .axi_arprot(NLW_inst_spi_axi_master_axi_arprot_UNCONNECTED[2:0]),
        .axi_arready(m_axi_arready[1]),
        .axi_arvalid(m_axi_arvalid[1]),
        .axi_awaddr(m_axi_awaddr[63:32]),
        .axi_awprot(NLW_inst_spi_axi_master_axi_awprot_UNCONNECTED[2:0]),
        .axi_awready(m_axi_awready[1]),
        .axi_awvalid(m_axi_awvalid[1]),
        .axi_bready(m_axi_bready[1]),
        .axi_bvalid(m_axi_bvalid[1]),
        .axi_rdata(\m_axi_rdata_o[1] ),
        .axi_rready(m_axi_rready[1]),
        .axi_rvalid(m_axi_rvalid[1]),
        .axi_wdata(m_axi_wdata[63:32]),
        .axi_wready(m_axi_wready[1]),
        .axi_wstrb(NLW_inst_spi_axi_master_axi_wstrb_UNCONNECTED[3:0]),
        .axi_wvalid(m_axi_wvalid[1]),
        .enz_0(inst_spi_axi_master_n_113));
  (* div_comp = "1'b0" *) 
  (* impl = "0" *) 
  (* numbit_divisor = "1" *) 
  (* numbit_sync = "5" *) 
  (* sword = "32" *) 
  (* sync_stop = "5'b11111" *) 
  (* syncing = "0" *) 
  spi_axi_slave inst_spi_axi_slave
       (.CEB(spi_axi_slave_CEB_OBUF),
        .CLK(CLK_IBUF_BUFG),
        .DATA(spi_axi_slave_DATA_OBUF),
        .RST(RST_IBUF),
        .SCLK(spi_axi_slave_SCLK_OBUF),
        .axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_arprot({1'b0,1'b0,1'b0}),
        .axi_arready(NLW_inst_spi_axi_slave_axi_arready_UNCONNECTED),
        .axi_arvalid(s_axi_arvalid[4]),
        .axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_awprot({1'b0,1'b0,1'b0}),
        .axi_awready(NLW_inst_spi_axi_slave_axi_awready_UNCONNECTED),
        .axi_awvalid(1'b0),
        .axi_bready(s_axi_bready[4]),
        .axi_bvalid(s_axi_bvalid[4]),
        .axi_rdata(NLW_inst_spi_axi_slave_axi_rdata_UNCONNECTED[31:0]),
        .axi_rready(s_axi_rready[4]),
        .axi_rvalid(s_axi_rvalid[4]),
        .axi_wdata(\s_axi_wdata_o[4] ),
        .axi_wready(s_axi_wready[4]),
        .axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .axi_wvalid(s_axi_wvalid[4]),
        .enz_0(inst_spi_axi_slave_n_40));
  mriscvcore mriscvcore_inst
       (.ARdata(NLW_mriscvcore_inst_ARdata_UNCONNECTED[31:0]),
        .ARprot(NLW_mriscvcore_inst_ARprot_UNCONNECTED[2:0]),
        .ARready(m_axi_arready[0]),
        .ARvalid(m_axi_arvalid[0]),
        .AWdata({m_axi_awaddr[29:0],NLW_mriscvcore_inst_AWdata_UNCONNECTED[1:0]}),
        .AWprot(NLW_mriscvcore_inst_AWprot_UNCONNECTED[2:0]),
        .AWready(m_axi_awready[0]),
        .AWvalid(m_axi_awvalid[0]),
        .Bready(m_axi_bready[0]),
        .Bvalid(m_axi_bvalid[0]),
        .RReady(m_axi_rready[0]),
        .Rdata({inst_axi4_interconnect_n_42,inst_axi4_interconnect_n_43,inst_axi4_interconnect_n_44,inst_axi4_interconnect_n_45,inst_axi4_interconnect_n_46,inst_axi4_interconnect_n_47,inst_axi4_interconnect_n_48,inst_axi4_interconnect_n_49,inst_axi4_interconnect_n_50,inst_axi4_interconnect_n_51,inst_axi4_interconnect_n_52,inst_axi4_interconnect_n_53,inst_axi4_interconnect_n_54,inst_axi4_interconnect_n_55,inst_axi4_interconnect_n_56,inst_axi4_interconnect_n_57,inst_axi4_interconnect_n_58,inst_axi4_interconnect_n_59,inst_axi4_interconnect_n_60,inst_axi4_interconnect_n_61,inst_axi4_interconnect_n_62,inst_axi4_interconnect_n_63,inst_axi4_interconnect_n_64,inst_axi4_interconnect_n_65,inst_axi4_interconnect_n_66,inst_axi4_interconnect_n_67,inst_axi4_interconnect_n_68,inst_axi4_interconnect_n_69,inst_axi4_interconnect_n_70,inst_axi4_interconnect_n_71,inst_axi4_interconnect_n_72,inst_axi4_interconnect_n_73}),
        .Rvalid(m_axi_rvalid[0]),
        .Wdata(m_axi_wdata[31:0]),
        .Wready(m_axi_wready[0]),
        .Wstrb(m_axi_wstrb),
        .Wvalid(m_axi_wvalid[0]),
        .clk(CLK_IBUF_BUFG),
        .inirr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .outirr(NLW_mriscvcore_inst_outirr_UNCONNECTED[31:0]),
        .rstn(PICORV_RST),
        .trap(trap_OBUF));
  IBUF spi_axi_master_CEB_IBUF_inst
       (.I(spi_axi_master_CEB),
        .O(spi_axi_master_CEB_IBUF));
  IBUF spi_axi_master_DATA_IBUF_inst
       (.I(spi_axi_master_DATA),
        .O(spi_axi_master_DATA_IBUF));
  OBUFT spi_axi_master_DOUT_OBUFT_inst
       (.I(spi_axi_master_DOUT_OBUF),
        .O(spi_axi_master_DOUT),
        .T(spi_axi_master_DOUT_TRI));
  LUT1 #(
    .INIT(2'h1)) 
    spi_axi_master_DOUT_OBUFT_inst_i_1
       (.I0(inst_spi_axi_master_n_113),
        .O(spi_axi_master_DOUT_TRI));
  BUFG spi_axi_master_SCLK_IBUF_BUFG_inst
       (.I(spi_axi_master_SCLK_IBUF),
        .O(spi_axi_master_SCLK_IBUF_BUFG));
  IBUF spi_axi_master_SCLK_IBUF_inst
       (.I(spi_axi_master_SCLK),
        .O(spi_axi_master_SCLK_IBUF));
  OBUF spi_axi_slave_CEB_OBUF_inst
       (.I(spi_axi_slave_CEB_OBUF),
        .O(spi_axi_slave_CEB));
  OBUFT spi_axi_slave_DATA_OBUFT_inst
       (.I(spi_axi_slave_DATA_OBUF),
        .O(spi_axi_slave_DATA),
        .T(spi_axi_slave_DATA_TRI));
  LUT1 #(
    .INIT(2'h1)) 
    spi_axi_slave_DATA_OBUFT_inst_i_1
       (.I0(inst_spi_axi_slave_n_40),
        .O(spi_axi_slave_DATA_TRI));
  OBUF spi_axi_slave_SCLK_OBUF_inst
       (.I(spi_axi_slave_SCLK_OBUF),
        .O(spi_axi_slave_SCLK));
  OBUF trap_OBUF_inst
       (.I(trap_OBUF),
        .O(trap));
endmodule

module latchW
   (clock,
    reset,
    AWvalid,
    WAddres,
    LWAddres);
  input clock;
  input reset;
  input AWvalid;
  input [31:0]WAddres;
  output [2:0]LWAddres;

  wire AWvalid;
  wire [2:0]LWAddres;
  wire \LWAddres[0]_i_1_n_0 ;
  wire \LWAddres[1]_i_1_n_0 ;
  wire \LWAddres[2]_i_1_n_0 ;
  wire [31:0]WAddres;
  wire clock;
  wire reset;

  LUT4 #(
    .INIT(16'hE200)) 
    \LWAddres[0]_i_1 
       (.I0(LWAddres[0]),
        .I1(AWvalid),
        .I2(WAddres[0]),
        .I3(reset),
        .O(\LWAddres[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \LWAddres[1]_i_1 
       (.I0(LWAddres[1]),
        .I1(AWvalid),
        .I2(WAddres[1]),
        .I3(reset),
        .O(\LWAddres[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \LWAddres[2]_i_1 
       (.I0(LWAddres[2]),
        .I1(AWvalid),
        .I2(WAddres[2]),
        .I3(reset),
        .O(\LWAddres[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \LWAddres_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\LWAddres[0]_i_1_n_0 ),
        .Q(LWAddres[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LWAddres_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\LWAddres[1]_i_1_n_0 ),
        .Q(LWAddres[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LWAddres_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(\LWAddres[2]_i_1_n_0 ),
        .Q(LWAddres[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "latchW" *) 
module latchW__1
   (clock,
    reset,
    AWvalid,
    WAddres,
    LWAddres);
  input clock;
  input reset;
  input AWvalid;
  input [31:0]WAddres;
  output [2:0]LWAddres;

  wire AWvalid;
  wire [2:0]LWAddres;
  wire \LWAddres[0]_i_1_n_0 ;
  wire \LWAddres[1]_i_1_n_0 ;
  wire \LWAddres[2]_i_1_n_0 ;
  wire [31:0]WAddres;
  wire clock;
  wire reset;

  LUT4 #(
    .INIT(16'hE200)) 
    \LWAddres[0]_i_1 
       (.I0(LWAddres[0]),
        .I1(AWvalid),
        .I2(WAddres[0]),
        .I3(reset),
        .O(\LWAddres[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \LWAddres[1]_i_1 
       (.I0(LWAddres[1]),
        .I1(AWvalid),
        .I2(WAddres[1]),
        .I3(reset),
        .O(\LWAddres[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \LWAddres[2]_i_1 
       (.I0(LWAddres[2]),
        .I1(AWvalid),
        .I2(WAddres[2]),
        .I3(reset),
        .O(\LWAddres[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \LWAddres_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\LWAddres[0]_i_1_n_0 ),
        .Q(LWAddres[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LWAddres_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\LWAddres[1]_i_1_n_0 ),
        .Q(LWAddres[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LWAddres_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(\LWAddres[2]_i_1_n_0 ),
        .Q(LWAddres[2]),
        .R(1'b0));
endmodule

(* delay1 = "4'b0101" *) (* delay2 = "4'b0110" *) (* delay3 = "4'b0111" *) 
(* delay4 = "4'b1000" *) (* delay5 = "4'b1001" *) (* delay6 = "4'b1010" *) 
(* delay7 = "4'b1011" *) (* escritura = "4'b0011" *) (* lectura = "4'b0001" *) 
(* reposo = "4'b0000" *) (* waitR = "4'b0010" *) (* waitW = "4'b0100" *) 
module macstate2
   (clock,
    reset,
    salida,
    AWvalid,
    Wvalid,
    Bready,
    ARvalid,
    Rready,
    vel);
  input clock;
  input reset;
  output [4:0]salida;
  input AWvalid;
  input Wvalid;
  input Bready;
  input ARvalid;
  input Rready;
  input vel;

  wire ARvalid;
  wire AWvalid;
  wire Bready;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[3]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_2_n_0 ;
  wire Rready;
  wire Wvalid;
  wire clock;
  wire reset;
  wire [4:0]salida;
  (* RTL_KEEP = "yes" *) wire [3:0]state;
  wire vel;

  LUT6 #(
    .INIT(64'h5455557700000022)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state[3]),
        .I1(state[0]),
        .I2(Wvalid),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\FSM_sequential_state[0]_i_2_n_0 ),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0300FEFE3330FEFE)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(ARvalid),
        .I1(state[1]),
        .I2(state[2]),
        .I3(vel),
        .I4(state[0]),
        .I5(Rready),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF2F0F3F00200030)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(vel),
        .I5(\FSM_sequential_state[1]_i_2_n_0 ),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3737373700000300)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(Bready),
        .I1(state[3]),
        .I2(state[2]),
        .I3(AWvalid),
        .I4(ARvalid),
        .I5(state[1]),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h44555444)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state[3]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(vel),
        .I3(state[0]),
        .I4(state[2]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1A1A1A1A50551010)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(state[1]),
        .I1(Rready),
        .I2(state[2]),
        .I3(ARvalid),
        .I4(AWvalid),
        .I5(state[0]),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(reset),
        .O(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0C301030)) 
    \FSM_sequential_state[3]_i_2 
       (.I0(Bready),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state[3]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[3] 
       (.C(clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[3]_i_2_n_0 ),
        .Q(state[3]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \salida[0]_INST_0 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[3]),
        .O(salida[0]));
  LUT4 #(
    .INIT(16'h0870)) 
    \salida[1]_INST_0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(salida[1]));
  LUT4 #(
    .INIT(16'h2464)) 
    \salida[2]_INST_0 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[0]),
        .O(salida[2]));
  LUT4 #(
    .INIT(16'h1000)) 
    \salida[3]_INST_0 
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(salida[3]));
  LUT4 #(
    .INIT(16'h1154)) 
    \salida[4]_INST_0 
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(salida[4]));
endmodule

module mriscvcore
   (clk,
    rstn,
    Rdata,
    ARready,
    Rvalid,
    AWready,
    Wready,
    Bvalid,
    AWdata,
    ARdata,
    Wdata,
    ARvalid,
    RReady,
    AWvalid,
    Wvalid,
    ARprot,
    AWprot,
    Bready,
    Wstrb,
    inirr,
    outirr,
    trap);
  input clk;
  input rstn;
  input [31:0]Rdata;
  input ARready;
  input Rvalid;
  input AWready;
  input Wready;
  input Bvalid;
  output [31:0]AWdata;
  output [31:0]ARdata;
  output [31:0]Wdata;
  output ARvalid;
  output RReady;
  output AWvalid;
  output Wvalid;
  output [2:0]ARprot;
  output [2:0]AWprot;
  output Bready;
  output [3:0]Wstrb;
  input [31:0]inirr;
  output [31:0]outirr;
  output trap;

  wire \<const0> ;
  wire ALU_inst_n_0;
  wire ALU_inst_n_1;
  wire ALU_inst_n_10;
  wire ALU_inst_n_11;
  wire ALU_inst_n_12;
  wire ALU_inst_n_13;
  wire ALU_inst_n_14;
  wire ALU_inst_n_15;
  wire ALU_inst_n_16;
  wire ALU_inst_n_17;
  wire ALU_inst_n_18;
  wire ALU_inst_n_19;
  wire ALU_inst_n_2;
  wire ALU_inst_n_20;
  wire ALU_inst_n_21;
  wire ALU_inst_n_22;
  wire ALU_inst_n_23;
  wire ALU_inst_n_24;
  wire ALU_inst_n_25;
  wire ALU_inst_n_26;
  wire ALU_inst_n_27;
  wire ALU_inst_n_28;
  wire ALU_inst_n_29;
  wire ALU_inst_n_3;
  wire ALU_inst_n_30;
  wire ALU_inst_n_31;
  wire ALU_inst_n_36;
  wire ALU_inst_n_37;
  wire ALU_inst_n_38;
  wire ALU_inst_n_39;
  wire ALU_inst_n_4;
  wire ALU_inst_n_40;
  wire ALU_inst_n_41;
  wire ALU_inst_n_42;
  wire ALU_inst_n_43;
  wire ALU_inst_n_44;
  wire ALU_inst_n_45;
  wire ALU_inst_n_46;
  wire ALU_inst_n_47;
  wire ALU_inst_n_48;
  wire ALU_inst_n_49;
  wire ALU_inst_n_5;
  wire ALU_inst_n_50;
  wire ALU_inst_n_51;
  wire ALU_inst_n_52;
  wire ALU_inst_n_53;
  wire ALU_inst_n_54;
  wire ALU_inst_n_55;
  wire ALU_inst_n_56;
  wire ALU_inst_n_57;
  wire ALU_inst_n_58;
  wire ALU_inst_n_59;
  wire ALU_inst_n_6;
  wire ALU_inst_n_60;
  wire ALU_inst_n_61;
  wire ALU_inst_n_62;
  wire ALU_inst_n_63;
  wire ALU_inst_n_64;
  wire ALU_inst_n_65;
  wire ALU_inst_n_66;
  wire ALU_inst_n_67;
  wire ALU_inst_n_7;
  wire ALU_inst_n_8;
  wire ALU_inst_n_9;
  wire ARready;
  wire ARvalid;
  wire [31:2]\^AWdata ;
  wire AWready;
  wire AWvalid;
  wire Bready;
  wire Bvalid;
  wire FSM_inst_n_0;
  wire IRQ_inst_n_0;
  wire IRQ_inst_n_1;
  wire IRQ_inst_n_10;
  wire IRQ_inst_n_11;
  wire IRQ_inst_n_12;
  wire IRQ_inst_n_13;
  wire IRQ_inst_n_14;
  wire IRQ_inst_n_15;
  wire IRQ_inst_n_16;
  wire IRQ_inst_n_161;
  wire IRQ_inst_n_162;
  wire IRQ_inst_n_163;
  wire IRQ_inst_n_164;
  wire IRQ_inst_n_165;
  wire IRQ_inst_n_166;
  wire IRQ_inst_n_167;
  wire IRQ_inst_n_168;
  wire IRQ_inst_n_169;
  wire IRQ_inst_n_17;
  wire IRQ_inst_n_170;
  wire IRQ_inst_n_171;
  wire IRQ_inst_n_172;
  wire IRQ_inst_n_173;
  wire IRQ_inst_n_174;
  wire IRQ_inst_n_175;
  wire IRQ_inst_n_176;
  wire IRQ_inst_n_177;
  wire IRQ_inst_n_178;
  wire IRQ_inst_n_179;
  wire IRQ_inst_n_18;
  wire IRQ_inst_n_180;
  wire IRQ_inst_n_181;
  wire IRQ_inst_n_182;
  wire IRQ_inst_n_183;
  wire IRQ_inst_n_184;
  wire IRQ_inst_n_185;
  wire IRQ_inst_n_186;
  wire IRQ_inst_n_187;
  wire IRQ_inst_n_188;
  wire IRQ_inst_n_189;
  wire IRQ_inst_n_19;
  wire IRQ_inst_n_190;
  wire IRQ_inst_n_191;
  wire IRQ_inst_n_192;
  wire IRQ_inst_n_2;
  wire IRQ_inst_n_20;
  wire IRQ_inst_n_21;
  wire IRQ_inst_n_22;
  wire IRQ_inst_n_23;
  wire IRQ_inst_n_24;
  wire IRQ_inst_n_25;
  wire IRQ_inst_n_26;
  wire IRQ_inst_n_27;
  wire IRQ_inst_n_28;
  wire IRQ_inst_n_29;
  wire IRQ_inst_n_3;
  wire IRQ_inst_n_30;
  wire IRQ_inst_n_31;
  wire IRQ_inst_n_4;
  wire IRQ_inst_n_5;
  wire IRQ_inst_n_6;
  wire IRQ_inst_n_7;
  wire IRQ_inst_n_8;
  wire IRQ_inst_n_9;
  wire MEMORY_INTERFACE_inst_n_100;
  wire MEMORY_INTERFACE_inst_n_101;
  wire MEMORY_INTERFACE_inst_n_102;
  wire MEMORY_INTERFACE_inst_n_103;
  wire MEMORY_INTERFACE_inst_n_104;
  wire MEMORY_INTERFACE_inst_n_105;
  wire MEMORY_INTERFACE_inst_n_106;
  wire MEMORY_INTERFACE_inst_n_107;
  wire MEMORY_INTERFACE_inst_n_108;
  wire MEMORY_INTERFACE_inst_n_109;
  wire MEMORY_INTERFACE_inst_n_110;
  wire MEMORY_INTERFACE_inst_n_111;
  wire MEMORY_INTERFACE_inst_n_112;
  wire MEMORY_INTERFACE_inst_n_113;
  wire MEMORY_INTERFACE_inst_n_114;
  wire MEMORY_INTERFACE_inst_n_115;
  wire MEMORY_INTERFACE_inst_n_116;
  wire MEMORY_INTERFACE_inst_n_117;
  wire MEMORY_INTERFACE_inst_n_118;
  wire MEMORY_INTERFACE_inst_n_119;
  wire MEMORY_INTERFACE_inst_n_120;
  wire MEMORY_INTERFACE_inst_n_121;
  wire MEMORY_INTERFACE_inst_n_122;
  wire MEMORY_INTERFACE_inst_n_123;
  wire MEMORY_INTERFACE_inst_n_124;
  wire MEMORY_INTERFACE_inst_n_125;
  wire MEMORY_INTERFACE_inst_n_126;
  wire MEMORY_INTERFACE_inst_n_127;
  wire MEMORY_INTERFACE_inst_n_128;
  wire MEMORY_INTERFACE_inst_n_129;
  wire MEMORY_INTERFACE_inst_n_130;
  wire MEMORY_INTERFACE_inst_n_179;
  wire MEMORY_INTERFACE_inst_n_180;
  wire MEMORY_INTERFACE_inst_n_181;
  wire MEMORY_INTERFACE_inst_n_182;
  wire MEMORY_INTERFACE_inst_n_183;
  wire MEMORY_INTERFACE_inst_n_184;
  wire MEMORY_INTERFACE_inst_n_185;
  wire MEMORY_INTERFACE_inst_n_186;
  wire MEMORY_INTERFACE_inst_n_187;
  wire MEMORY_INTERFACE_inst_n_188;
  wire MEMORY_INTERFACE_inst_n_189;
  wire MEMORY_INTERFACE_inst_n_190;
  wire MEMORY_INTERFACE_inst_n_191;
  wire MEMORY_INTERFACE_inst_n_192;
  wire MEMORY_INTERFACE_inst_n_193;
  wire MEMORY_INTERFACE_inst_n_194;
  wire MEMORY_INTERFACE_inst_n_195;
  wire MEMORY_INTERFACE_inst_n_196;
  wire MEMORY_INTERFACE_inst_n_197;
  wire MEMORY_INTERFACE_inst_n_198;
  wire MEMORY_INTERFACE_inst_n_199;
  wire MEMORY_INTERFACE_inst_n_200;
  wire MEMORY_INTERFACE_inst_n_201;
  wire MEMORY_INTERFACE_inst_n_202;
  wire MEMORY_INTERFACE_inst_n_203;
  wire MEMORY_INTERFACE_inst_n_204;
  wire MEMORY_INTERFACE_inst_n_205;
  wire MEMORY_INTERFACE_inst_n_206;
  wire MEMORY_INTERFACE_inst_n_207;
  wire MEMORY_INTERFACE_inst_n_208;
  wire MEMORY_INTERFACE_inst_n_209;
  wire MEMORY_INTERFACE_inst_n_210;
  wire MEMORY_INTERFACE_inst_n_99;
  wire MULT_inst_n_0;
  wire MULT_inst_n_1;
  wire MULT_inst_n_10;
  wire MULT_inst_n_11;
  wire MULT_inst_n_12;
  wire MULT_inst_n_13;
  wire MULT_inst_n_14;
  wire MULT_inst_n_15;
  wire MULT_inst_n_16;
  wire MULT_inst_n_17;
  wire MULT_inst_n_18;
  wire MULT_inst_n_19;
  wire MULT_inst_n_2;
  wire MULT_inst_n_20;
  wire MULT_inst_n_21;
  wire MULT_inst_n_22;
  wire MULT_inst_n_23;
  wire MULT_inst_n_24;
  wire MULT_inst_n_25;
  wire MULT_inst_n_26;
  wire MULT_inst_n_27;
  wire MULT_inst_n_28;
  wire MULT_inst_n_29;
  wire MULT_inst_n_3;
  wire MULT_inst_n_30;
  wire MULT_inst_n_31;
  wire MULT_inst_n_34;
  wire MULT_inst_n_35;
  wire MULT_inst_n_36;
  wire MULT_inst_n_37;
  wire MULT_inst_n_38;
  wire MULT_inst_n_39;
  wire MULT_inst_n_4;
  wire MULT_inst_n_40;
  wire MULT_inst_n_41;
  wire MULT_inst_n_42;
  wire MULT_inst_n_43;
  wire MULT_inst_n_44;
  wire MULT_inst_n_45;
  wire MULT_inst_n_46;
  wire MULT_inst_n_47;
  wire MULT_inst_n_48;
  wire MULT_inst_n_49;
  wire MULT_inst_n_5;
  wire MULT_inst_n_50;
  wire MULT_inst_n_51;
  wire MULT_inst_n_52;
  wire MULT_inst_n_53;
  wire MULT_inst_n_54;
  wire MULT_inst_n_55;
  wire MULT_inst_n_56;
  wire MULT_inst_n_57;
  wire MULT_inst_n_58;
  wire MULT_inst_n_59;
  wire MULT_inst_n_6;
  wire MULT_inst_n_60;
  wire MULT_inst_n_61;
  wire MULT_inst_n_62;
  wire MULT_inst_n_63;
  wire MULT_inst_n_64;
  wire MULT_inst_n_65;
  wire MULT_inst_n_7;
  wire MULT_inst_n_8;
  wire MULT_inst_n_9;
  wire REG_FILE_inst_i_100_n_0;
  wire REG_FILE_inst_i_101_n_0;
  wire REG_FILE_inst_i_102_n_0;
  wire REG_FILE_inst_i_103_n_0;
  wire REG_FILE_inst_i_104_n_0;
  wire REG_FILE_inst_i_105_n_0;
  wire REG_FILE_inst_i_106_n_0;
  wire REG_FILE_inst_i_107_n_0;
  wire REG_FILE_inst_i_108_n_0;
  wire REG_FILE_inst_i_109_n_0;
  wire REG_FILE_inst_i_110_n_0;
  wire REG_FILE_inst_i_111_n_0;
  wire REG_FILE_inst_i_112_n_0;
  wire REG_FILE_inst_i_113_n_0;
  wire REG_FILE_inst_i_114_n_0;
  wire REG_FILE_inst_i_115_n_0;
  wire REG_FILE_inst_i_116_n_0;
  wire REG_FILE_inst_i_117_n_0;
  wire REG_FILE_inst_i_118_n_0;
  wire REG_FILE_inst_i_119_n_0;
  wire REG_FILE_inst_i_120_n_0;
  wire REG_FILE_inst_i_121_n_0;
  wire REG_FILE_inst_i_122_n_0;
  wire REG_FILE_inst_i_123_n_0;
  wire REG_FILE_inst_i_124_n_0;
  wire REG_FILE_inst_i_125_n_0;
  wire REG_FILE_inst_i_126_n_0;
  wire REG_FILE_inst_i_127_n_0;
  wire REG_FILE_inst_i_128_n_0;
  wire REG_FILE_inst_i_129_n_0;
  wire REG_FILE_inst_i_130_n_0;
  wire REG_FILE_inst_i_131_n_0;
  wire REG_FILE_inst_i_132_n_0;
  wire REG_FILE_inst_i_133_n_0;
  wire REG_FILE_inst_i_134_n_0;
  wire REG_FILE_inst_i_135_n_0;
  wire REG_FILE_inst_i_136_n_0;
  wire REG_FILE_inst_i_137_n_0;
  wire REG_FILE_inst_i_138_n_0;
  wire REG_FILE_inst_i_139_n_0;
  wire REG_FILE_inst_i_140_n_0;
  wire REG_FILE_inst_i_141_n_0;
  wire REG_FILE_inst_i_142_n_0;
  wire REG_FILE_inst_i_143_n_0;
  wire REG_FILE_inst_i_144_n_0;
  wire REG_FILE_inst_i_145_n_0;
  wire REG_FILE_inst_i_146_n_0;
  wire REG_FILE_inst_i_147_n_0;
  wire REG_FILE_inst_i_148_n_0;
  wire REG_FILE_inst_i_149_n_0;
  wire REG_FILE_inst_i_150_n_0;
  wire REG_FILE_inst_i_151_n_0;
  wire REG_FILE_inst_i_152_n_0;
  wire REG_FILE_inst_i_153_n_0;
  wire REG_FILE_inst_i_154_n_0;
  wire REG_FILE_inst_i_155_n_0;
  wire REG_FILE_inst_i_156_n_0;
  wire REG_FILE_inst_i_157_n_0;
  wire REG_FILE_inst_i_158_n_0;
  wire REG_FILE_inst_i_159_n_0;
  wire REG_FILE_inst_i_160_n_0;
  wire REG_FILE_inst_i_161_n_0;
  wire REG_FILE_inst_i_162_n_0;
  wire REG_FILE_inst_i_34_n_0;
  wire REG_FILE_inst_i_35_n_0;
  wire REG_FILE_inst_i_36_n_0;
  wire REG_FILE_inst_i_37_n_0;
  wire REG_FILE_inst_i_38_n_0;
  wire REG_FILE_inst_i_39_n_0;
  wire REG_FILE_inst_i_40_n_0;
  wire REG_FILE_inst_i_41_n_0;
  wire REG_FILE_inst_i_42_n_0;
  wire REG_FILE_inst_i_43_n_0;
  wire REG_FILE_inst_i_44_n_0;
  wire REG_FILE_inst_i_45_n_0;
  wire REG_FILE_inst_i_46_n_0;
  wire REG_FILE_inst_i_47_n_0;
  wire REG_FILE_inst_i_48_n_0;
  wire REG_FILE_inst_i_49_n_0;
  wire REG_FILE_inst_i_50_n_0;
  wire REG_FILE_inst_i_51_n_0;
  wire REG_FILE_inst_i_52_n_0;
  wire REG_FILE_inst_i_53_n_0;
  wire REG_FILE_inst_i_54_n_0;
  wire REG_FILE_inst_i_55_n_0;
  wire REG_FILE_inst_i_56_n_0;
  wire REG_FILE_inst_i_57_n_0;
  wire REG_FILE_inst_i_58_n_0;
  wire REG_FILE_inst_i_59_n_0;
  wire REG_FILE_inst_i_60_n_0;
  wire REG_FILE_inst_i_61_n_0;
  wire REG_FILE_inst_i_62_n_0;
  wire REG_FILE_inst_i_63_n_0;
  wire REG_FILE_inst_i_64_n_0;
  wire REG_FILE_inst_i_65_n_0;
  wire REG_FILE_inst_i_66_n_0;
  wire REG_FILE_inst_i_67_n_0;
  wire REG_FILE_inst_i_68_n_0;
  wire REG_FILE_inst_i_69_n_0;
  wire REG_FILE_inst_i_70_n_0;
  wire REG_FILE_inst_i_71_n_0;
  wire REG_FILE_inst_i_72_n_0;
  wire REG_FILE_inst_i_73_n_0;
  wire REG_FILE_inst_i_74_n_0;
  wire REG_FILE_inst_i_75_n_0;
  wire REG_FILE_inst_i_76_n_0;
  wire REG_FILE_inst_i_77_n_0;
  wire REG_FILE_inst_i_78_n_0;
  wire REG_FILE_inst_i_79_n_0;
  wire REG_FILE_inst_i_80_n_0;
  wire REG_FILE_inst_i_81_n_0;
  wire REG_FILE_inst_i_82_n_0;
  wire REG_FILE_inst_i_83_n_0;
  wire REG_FILE_inst_i_84_n_0;
  wire REG_FILE_inst_i_85_n_0;
  wire REG_FILE_inst_i_86_n_0;
  wire REG_FILE_inst_i_87_n_0;
  wire REG_FILE_inst_i_88_n_0;
  wire REG_FILE_inst_i_89_n_0;
  wire REG_FILE_inst_i_90_n_0;
  wire REG_FILE_inst_i_91_n_0;
  wire REG_FILE_inst_i_92_n_0;
  wire REG_FILE_inst_i_93_n_0;
  wire REG_FILE_inst_i_94_n_0;
  wire REG_FILE_inst_i_95_n_0;
  wire REG_FILE_inst_i_96_n_0;
  wire REG_FILE_inst_i_97_n_0;
  wire REG_FILE_inst_i_98_n_0;
  wire REG_FILE_inst_i_99_n_0;
  wire RReady;
  wire [31:0]Rdata;
  wire Rvalid;
  wire UTILITY_inst_n_0;
  wire UTILITY_inst_n_1;
  wire UTILITY_inst_n_10;
  wire UTILITY_inst_n_11;
  wire UTILITY_inst_n_12;
  wire UTILITY_inst_n_13;
  wire UTILITY_inst_n_14;
  wire UTILITY_inst_n_15;
  wire UTILITY_inst_n_16;
  wire UTILITY_inst_n_17;
  wire UTILITY_inst_n_18;
  wire UTILITY_inst_n_19;
  wire UTILITY_inst_n_2;
  wire UTILITY_inst_n_20;
  wire UTILITY_inst_n_21;
  wire UTILITY_inst_n_22;
  wire UTILITY_inst_n_23;
  wire UTILITY_inst_n_24;
  wire UTILITY_inst_n_25;
  wire UTILITY_inst_n_26;
  wire UTILITY_inst_n_27;
  wire UTILITY_inst_n_28;
  wire UTILITY_inst_n_29;
  wire UTILITY_inst_n_3;
  wire UTILITY_inst_n_30;
  wire UTILITY_inst_n_31;
  wire UTILITY_inst_n_4;
  wire UTILITY_inst_n_5;
  wire UTILITY_inst_n_6;
  wire UTILITY_inst_n_66;
  wire UTILITY_inst_n_67;
  wire UTILITY_inst_n_68;
  wire UTILITY_inst_n_69;
  wire UTILITY_inst_n_7;
  wire UTILITY_inst_n_70;
  wire UTILITY_inst_n_71;
  wire UTILITY_inst_n_72;
  wire UTILITY_inst_n_73;
  wire UTILITY_inst_n_74;
  wire UTILITY_inst_n_75;
  wire UTILITY_inst_n_76;
  wire UTILITY_inst_n_77;
  wire UTILITY_inst_n_78;
  wire UTILITY_inst_n_79;
  wire UTILITY_inst_n_8;
  wire UTILITY_inst_n_80;
  wire UTILITY_inst_n_81;
  wire UTILITY_inst_n_82;
  wire UTILITY_inst_n_83;
  wire UTILITY_inst_n_84;
  wire UTILITY_inst_n_85;
  wire UTILITY_inst_n_86;
  wire UTILITY_inst_n_87;
  wire UTILITY_inst_n_88;
  wire UTILITY_inst_n_89;
  wire UTILITY_inst_n_9;
  wire UTILITY_inst_n_90;
  wire UTILITY_inst_n_91;
  wire UTILITY_inst_n_92;
  wire UTILITY_inst_n_93;
  wire UTILITY_inst_n_94;
  wire UTILITY_inst_n_95;
  wire UTILITY_inst_n_96;
  wire UTILITY_inst_n_97;
  wire [0:0]W_R_mem;
  wire [31:0]Wdata;
  wire Wready;
  wire [3:0]Wstrb;
  wire Wvalid;
  wire align_mem;
  wire clk;
  wire cmp;
  wire [11:0]code;
  wire [11:1]codif;
  wire done_exec;
  wire done_mem;
  wire done_mul;
  wire en_mem;
  wire enable_exec_mem;
  wire enable_mul;
  wire enable_pc;
  wire [31:0]imm;
  wire [31:0]inst;
  wire is_inst_alu;
  wire is_inst_mul;
  wire is_rd_alu;
  wire is_rd_mem;
  wire is_rd_util;
  wire [31:2]pc;
  wire [31:0]rd;
  wire [4:0]rdi;
  wire rdw_rsrn;
  wire [31:0]rs1;
  wire [4:0]rs1i;
  wire [31:0]rs2;
  wire [4:0]rs2i;
  wire rstn;
  wire sign_mem;
  wire trap;
  wire NLW_ALU_inst_carry_UNCONNECTED;
  wire [1:1]NLW_DECO_INSTR_inst_code_UNCONNECTED;
  wire [0:0]NLW_DECO_INSTR_inst_codif_UNCONNECTED;
  wire [1:0]NLW_FSM_inst_wordsize_mem_UNCONNECTED;
  wire NLW_IRQ_inst_flag_UNCONNECTED;
  wire [31:0]NLW_IRQ_inst_addrm_UNCONNECTED;
  wire [31:0]NLW_IRQ_inst_outirr_UNCONNECTED;
  wire [31:0]NLW_IRQ_inst_pc_c_UNCONNECTED;
  wire [31:0]NLW_IRQ_inst_pc_irq_UNCONNECTED;
  wire NLW_MEMORY_INTERFACE_inst_busy_UNCONNECTED;
  wire [31:0]NLW_MEMORY_INTERFACE_inst_ARdata_UNCONNECTED;
  wire [1:0]NLW_MEMORY_INTERFACE_inst_AWdata_UNCONNECTED;
  wire [2:0]NLW_MEMORY_INTERFACE_inst_arprot_UNCONNECTED;
  wire [2:0]NLW_MEMORY_INTERFACE_inst_awprot_UNCONNECTED;
  wire NLW_UTILITY_inst_is_inst_UNCONNECTED;
  wire [1:0]NLW_UTILITY_inst_pc_UNCONNECTED;

  assign ARdata[31] = \<const0> ;
  assign ARdata[30] = \<const0> ;
  assign ARdata[29] = \<const0> ;
  assign ARdata[28] = \<const0> ;
  assign ARdata[27] = \<const0> ;
  assign ARdata[26] = \<const0> ;
  assign ARdata[25] = \<const0> ;
  assign ARdata[24] = \<const0> ;
  assign ARdata[23] = \<const0> ;
  assign ARdata[22] = \<const0> ;
  assign ARdata[21] = \<const0> ;
  assign ARdata[20] = \<const0> ;
  assign ARdata[19] = \<const0> ;
  assign ARdata[18] = \<const0> ;
  assign ARdata[17] = \<const0> ;
  assign ARdata[16] = \<const0> ;
  assign ARdata[15] = \<const0> ;
  assign ARdata[14] = \<const0> ;
  assign ARdata[13] = \<const0> ;
  assign ARdata[12] = \<const0> ;
  assign ARdata[11] = \<const0> ;
  assign ARdata[10] = \<const0> ;
  assign ARdata[9] = \<const0> ;
  assign ARdata[8] = \<const0> ;
  assign ARdata[7] = \<const0> ;
  assign ARdata[6] = \<const0> ;
  assign ARdata[5] = \<const0> ;
  assign ARdata[4] = \<const0> ;
  assign ARdata[3] = \<const0> ;
  assign ARdata[2] = \<const0> ;
  assign ARdata[1] = \<const0> ;
  assign ARdata[0] = \<const0> ;
  assign ARprot[2] = \<const0> ;
  assign ARprot[1] = \<const0> ;
  assign ARprot[0] = \<const0> ;
  assign AWdata[31:2] = \^AWdata [31:2];
  assign AWdata[1] = \<const0> ;
  assign AWdata[0] = \<const0> ;
  assign AWprot[2] = \<const0> ;
  assign AWprot[1] = \<const0> ;
  assign AWprot[0] = \<const0> ;
  assign outirr[31] = \<const0> ;
  assign outirr[30] = \<const0> ;
  assign outirr[29] = \<const0> ;
  assign outirr[28] = \<const0> ;
  assign outirr[27] = \<const0> ;
  assign outirr[26] = \<const0> ;
  assign outirr[25] = \<const0> ;
  assign outirr[24] = \<const0> ;
  assign outirr[23] = \<const0> ;
  assign outirr[22] = \<const0> ;
  assign outirr[21] = \<const0> ;
  assign outirr[20] = \<const0> ;
  assign outirr[19] = \<const0> ;
  assign outirr[18] = \<const0> ;
  assign outirr[17] = \<const0> ;
  assign outirr[16] = \<const0> ;
  assign outirr[15] = \<const0> ;
  assign outirr[14] = \<const0> ;
  assign outirr[13] = \<const0> ;
  assign outirr[12] = \<const0> ;
  assign outirr[11] = \<const0> ;
  assign outirr[10] = \<const0> ;
  assign outirr[9] = \<const0> ;
  assign outirr[8] = \<const0> ;
  assign outirr[7] = \<const0> ;
  assign outirr[6] = \<const0> ;
  assign outirr[5] = \<const0> ;
  assign outirr[4] = \<const0> ;
  assign outirr[3] = \<const0> ;
  assign outirr[2] = \<const0> ;
  assign outirr[1] = \<const0> ;
  assign outirr[0] = \<const0> ;
  (* REG_ALU = "1'b1" *) 
  (* REG_OUT = "1'b1" *) 
  ALU ALU_inst
       (.carry(NLW_ALU_inst_carry_UNCONNECTED),
        .clk(clk),
        .cmp(cmp),
        .decinst({code[11:2],1'b0,code[0]}),
        .en(enable_mul),
        .enz_0(ALU_inst_n_36),
        .enz_1(ALU_inst_n_37),
        .enz_10(ALU_inst_n_46),
        .enz_11(ALU_inst_n_47),
        .enz_12(ALU_inst_n_48),
        .enz_13(ALU_inst_n_49),
        .enz_14(ALU_inst_n_50),
        .enz_15(ALU_inst_n_51),
        .enz_16(ALU_inst_n_52),
        .enz_17(ALU_inst_n_53),
        .enz_18(ALU_inst_n_54),
        .enz_19(ALU_inst_n_55),
        .enz_2(ALU_inst_n_38),
        .enz_20(ALU_inst_n_56),
        .enz_21(ALU_inst_n_57),
        .enz_22(ALU_inst_n_58),
        .enz_23(ALU_inst_n_59),
        .enz_24(ALU_inst_n_60),
        .enz_25(ALU_inst_n_61),
        .enz_26(ALU_inst_n_62),
        .enz_27(ALU_inst_n_63),
        .enz_28(ALU_inst_n_64),
        .enz_29(ALU_inst_n_65),
        .enz_3(ALU_inst_n_39),
        .enz_30(ALU_inst_n_66),
        .enz_31(ALU_inst_n_67),
        .enz_4(ALU_inst_n_40),
        .enz_5(ALU_inst_n_41),
        .enz_6(ALU_inst_n_42),
        .enz_7(ALU_inst_n_43),
        .enz_8(ALU_inst_n_44),
        .enz_9(ALU_inst_n_45),
        .imm(imm),
        .is_inst(is_inst_alu),
        .is_rd(is_rd_alu),
        .rd({ALU_inst_n_0,ALU_inst_n_1,ALU_inst_n_2,ALU_inst_n_3,ALU_inst_n_4,ALU_inst_n_5,ALU_inst_n_6,ALU_inst_n_7,ALU_inst_n_8,ALU_inst_n_9,ALU_inst_n_10,ALU_inst_n_11,ALU_inst_n_12,ALU_inst_n_13,ALU_inst_n_14,ALU_inst_n_15,ALU_inst_n_16,ALU_inst_n_17,ALU_inst_n_18,ALU_inst_n_19,ALU_inst_n_20,ALU_inst_n_21,ALU_inst_n_22,ALU_inst_n_23,ALU_inst_n_24,ALU_inst_n_25,ALU_inst_n_26,ALU_inst_n_27,ALU_inst_n_28,ALU_inst_n_29,ALU_inst_n_30,ALU_inst_n_31}),
        .reset(rstn),
        .rs1(rs1),
        .rs2(rs2));
  DECO_INSTR DECO_INSTR_inst
       (.clk(clk),
        .code(code),
        .codif({codif,NLW_DECO_INSTR_inst_codif_UNCONNECTED[0]}),
        .imm(imm),
        .inst(inst),
        .rdi(rdi),
        .rs1i(rs1i),
        .rs2i(rs2i));
  (* S0_fetch = "0" *) 
  (* S1_decode = "1" *) 
  (* S2_exec = "2" *) 
  (* S3_memory = "3" *) 
  (* S4_trap = "4" *) 
  (* SW0_fetch_wait = "5" *) 
  (* SW3_mem_wait = "6" *) 
  FSM FSM_inst
       (.W_R_mem({FSM_inst_n_0,W_R_mem}),
        .aligned_mem(align_mem),
        .busy_mem(1'b0),
        .clk(clk),
        .codif({codif,1'b0}),
        .done_exec(done_exec),
        .done_mem(done_mem),
        .en_mem(en_mem),
        .enable_exec(enable_mul),
        .enable_exec_mem(enable_exec_mem),
        .enable_pc(enable_pc),
        .is_exec(1'b0),
        .reset(rstn),
        .sign_mem(sign_mem),
        .trap(trap),
        .wordsize_mem(NLW_FSM_inst_wordsize_mem_UNCONNECTED[1:0]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    FSM_inst_i_1
       (.I0(is_rd_util),
        .I1(done_mul),
        .I2(is_inst_mul),
        .I3(is_inst_alu),
        .O(done_exec));
  GND GND
       (.G(\<const0> ));
  IRQ IRQ_inst
       (.addrm(NLW_IRQ_inst_addrm_UNCONNECTED[31:0]),
        .clk(1'b0),
        .en(1'b0),
        .enz_0(IRQ_inst_n_161),
        .enz_1(IRQ_inst_n_162),
        .enz_10(IRQ_inst_n_171),
        .enz_11(IRQ_inst_n_172),
        .enz_12(IRQ_inst_n_173),
        .enz_13(IRQ_inst_n_174),
        .enz_14(IRQ_inst_n_175),
        .enz_15(IRQ_inst_n_176),
        .enz_16(IRQ_inst_n_177),
        .enz_17(IRQ_inst_n_178),
        .enz_18(IRQ_inst_n_179),
        .enz_19(IRQ_inst_n_180),
        .enz_2(IRQ_inst_n_163),
        .enz_20(IRQ_inst_n_181),
        .enz_21(IRQ_inst_n_182),
        .enz_22(IRQ_inst_n_183),
        .enz_23(IRQ_inst_n_184),
        .enz_24(IRQ_inst_n_185),
        .enz_25(IRQ_inst_n_186),
        .enz_26(IRQ_inst_n_187),
        .enz_27(IRQ_inst_n_188),
        .enz_28(IRQ_inst_n_189),
        .enz_29(IRQ_inst_n_190),
        .enz_3(IRQ_inst_n_164),
        .enz_30(IRQ_inst_n_191),
        .enz_31(IRQ_inst_n_192),
        .enz_4(IRQ_inst_n_165),
        .enz_5(IRQ_inst_n_166),
        .enz_6(IRQ_inst_n_167),
        .enz_7(IRQ_inst_n_168),
        .enz_8(IRQ_inst_n_169),
        .enz_9(IRQ_inst_n_170),
        .flag(NLW_IRQ_inst_flag_UNCONNECTED),
        .imm({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .inirr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .instr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .outirr(NLW_IRQ_inst_outirr_UNCONNECTED[31:0]),
        .pc({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pc_c(NLW_IRQ_inst_pc_c_UNCONNECTED[31:0]),
        .pc_irq(NLW_IRQ_inst_pc_irq_UNCONNECTED[31:0]),
        .rd({IRQ_inst_n_0,IRQ_inst_n_1,IRQ_inst_n_2,IRQ_inst_n_3,IRQ_inst_n_4,IRQ_inst_n_5,IRQ_inst_n_6,IRQ_inst_n_7,IRQ_inst_n_8,IRQ_inst_n_9,IRQ_inst_n_10,IRQ_inst_n_11,IRQ_inst_n_12,IRQ_inst_n_13,IRQ_inst_n_14,IRQ_inst_n_15,IRQ_inst_n_16,IRQ_inst_n_17,IRQ_inst_n_18,IRQ_inst_n_19,IRQ_inst_n_20,IRQ_inst_n_21,IRQ_inst_n_22,IRQ_inst_n_23,IRQ_inst_n_24,IRQ_inst_n_25,IRQ_inst_n_26,IRQ_inst_n_27,IRQ_inst_n_28,IRQ_inst_n_29,IRQ_inst_n_30,IRQ_inst_n_31}),
        .rs1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rs2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rst(1'b0),
        .savepc(1'b0));
  (* SR1 = "4'b0010" *) 
  (* SR2 = "4'b0011" *) 
  (* SW0 = "4'b0101" *) 
  (* SW1 = "4'b0110" *) 
  (* SW2 = "4'b0111" *) 
  (* SWB = "4'b1000" *) 
  (* inicioR = "4'b0001" *) 
  (* inicioW = "4'b0100" *) 
  (* reposo = "4'b0000" *) 
  MEMORY_INTERFACE MEMORY_INTERFACE_inst
       (.ARdata(NLW_MEMORY_INTERFACE_inst_ARdata_UNCONNECTED[31:0]),
        .ARready(ARready),
        .ARvalid(ARvalid),
        .AWdata({\^AWdata ,NLW_MEMORY_INTERFACE_inst_AWdata_UNCONNECTED[1:0]}),
        .AWready(AWready),
        .AWvalid(AWvalid),
        .Bready(Bready),
        .Bvalid(Bvalid),
        .RReady(RReady),
        .Rdata_mem(Rdata),
        .Rvalid(Rvalid),
        .W_R({FSM_inst_n_0,W_R_mem}),
        .Wdata(Wdata),
        .Wready(Wready),
        .Wstrb(Wstrb),
        .Wvalid(Wvalid),
        .align(align_mem),
        .arprot(NLW_MEMORY_INTERFACE_inst_arprot_UNCONNECTED[2:0]),
        .awprot(NLW_MEMORY_INTERFACE_inst_awprot_UNCONNECTED[2:0]),
        .busy(NLW_MEMORY_INTERFACE_inst_busy_UNCONNECTED),
        .clock(clk),
        .done(done_mem),
        .enable(en_mem),
        .enz_0(MEMORY_INTERFACE_inst_n_179),
        .enz_1(MEMORY_INTERFACE_inst_n_180),
        .enz_10(MEMORY_INTERFACE_inst_n_189),
        .enz_11(MEMORY_INTERFACE_inst_n_190),
        .enz_12(MEMORY_INTERFACE_inst_n_191),
        .enz_13(MEMORY_INTERFACE_inst_n_192),
        .enz_14(MEMORY_INTERFACE_inst_n_193),
        .enz_15(MEMORY_INTERFACE_inst_n_194),
        .enz_16(MEMORY_INTERFACE_inst_n_195),
        .enz_17(MEMORY_INTERFACE_inst_n_196),
        .enz_18(MEMORY_INTERFACE_inst_n_197),
        .enz_19(MEMORY_INTERFACE_inst_n_198),
        .enz_2(MEMORY_INTERFACE_inst_n_181),
        .enz_20(MEMORY_INTERFACE_inst_n_199),
        .enz_21(MEMORY_INTERFACE_inst_n_200),
        .enz_22(MEMORY_INTERFACE_inst_n_201),
        .enz_23(MEMORY_INTERFACE_inst_n_202),
        .enz_24(MEMORY_INTERFACE_inst_n_203),
        .enz_25(MEMORY_INTERFACE_inst_n_204),
        .enz_26(MEMORY_INTERFACE_inst_n_205),
        .enz_27(MEMORY_INTERFACE_inst_n_206),
        .enz_28(MEMORY_INTERFACE_inst_n_207),
        .enz_29(MEMORY_INTERFACE_inst_n_208),
        .enz_3(MEMORY_INTERFACE_inst_n_182),
        .enz_30(MEMORY_INTERFACE_inst_n_209),
        .enz_31(MEMORY_INTERFACE_inst_n_210),
        .enz_4(MEMORY_INTERFACE_inst_n_183),
        .enz_5(MEMORY_INTERFACE_inst_n_184),
        .enz_6(MEMORY_INTERFACE_inst_n_185),
        .enz_7(MEMORY_INTERFACE_inst_n_186),
        .enz_8(MEMORY_INTERFACE_inst_n_187),
        .enz_9(MEMORY_INTERFACE_inst_n_188),
        .imm(imm),
        .inst(inst),
        .pc({pc,1'b0,1'b0}),
        .rd({MEMORY_INTERFACE_inst_n_99,MEMORY_INTERFACE_inst_n_100,MEMORY_INTERFACE_inst_n_101,MEMORY_INTERFACE_inst_n_102,MEMORY_INTERFACE_inst_n_103,MEMORY_INTERFACE_inst_n_104,MEMORY_INTERFACE_inst_n_105,MEMORY_INTERFACE_inst_n_106,MEMORY_INTERFACE_inst_n_107,MEMORY_INTERFACE_inst_n_108,MEMORY_INTERFACE_inst_n_109,MEMORY_INTERFACE_inst_n_110,MEMORY_INTERFACE_inst_n_111,MEMORY_INTERFACE_inst_n_112,MEMORY_INTERFACE_inst_n_113,MEMORY_INTERFACE_inst_n_114,MEMORY_INTERFACE_inst_n_115,MEMORY_INTERFACE_inst_n_116,MEMORY_INTERFACE_inst_n_117,MEMORY_INTERFACE_inst_n_118,MEMORY_INTERFACE_inst_n_119,MEMORY_INTERFACE_inst_n_120,MEMORY_INTERFACE_inst_n_121,MEMORY_INTERFACE_inst_n_122,MEMORY_INTERFACE_inst_n_123,MEMORY_INTERFACE_inst_n_124,MEMORY_INTERFACE_inst_n_125,MEMORY_INTERFACE_inst_n_126,MEMORY_INTERFACE_inst_n_127,MEMORY_INTERFACE_inst_n_128,MEMORY_INTERFACE_inst_n_129,MEMORY_INTERFACE_inst_n_130}),
        .rd_en(is_rd_mem),
        .resetn(rstn),
        .rs1(rs1),
        .rs2(rs2),
        .signo(sign_mem),
        .wordsize(codif[8:7]));
  (* BITS_BOOTH = "16" *) 
  (* COUNT_BIT = "5" *) 
  MULT MULT_inst
       (.Done(done_mul),
        .Enable(enable_mul),
        .clk(clk),
        .codif({code[11:2],code[0],1'b0}),
        .enz_0(MULT_inst_n_34),
        .enz_1(MULT_inst_n_35),
        .enz_10(MULT_inst_n_44),
        .enz_11(MULT_inst_n_45),
        .enz_12(MULT_inst_n_46),
        .enz_13(MULT_inst_n_47),
        .enz_14(MULT_inst_n_48),
        .enz_15(MULT_inst_n_49),
        .enz_16(MULT_inst_n_50),
        .enz_17(MULT_inst_n_51),
        .enz_18(MULT_inst_n_52),
        .enz_19(MULT_inst_n_53),
        .enz_2(MULT_inst_n_36),
        .enz_20(MULT_inst_n_54),
        .enz_21(MULT_inst_n_55),
        .enz_22(MULT_inst_n_56),
        .enz_23(MULT_inst_n_57),
        .enz_24(MULT_inst_n_58),
        .enz_25(MULT_inst_n_59),
        .enz_26(MULT_inst_n_60),
        .enz_27(MULT_inst_n_61),
        .enz_28(MULT_inst_n_62),
        .enz_29(MULT_inst_n_63),
        .enz_3(MULT_inst_n_37),
        .enz_30(MULT_inst_n_64),
        .enz_31(MULT_inst_n_65),
        .enz_4(MULT_inst_n_38),
        .enz_5(MULT_inst_n_39),
        .enz_6(MULT_inst_n_40),
        .enz_7(MULT_inst_n_41),
        .enz_8(MULT_inst_n_42),
        .enz_9(MULT_inst_n_43),
        .is_oper(is_inst_mul),
        .rd({MULT_inst_n_0,MULT_inst_n_1,MULT_inst_n_2,MULT_inst_n_3,MULT_inst_n_4,MULT_inst_n_5,MULT_inst_n_6,MULT_inst_n_7,MULT_inst_n_8,MULT_inst_n_9,MULT_inst_n_10,MULT_inst_n_11,MULT_inst_n_12,MULT_inst_n_13,MULT_inst_n_14,MULT_inst_n_15,MULT_inst_n_16,MULT_inst_n_17,MULT_inst_n_18,MULT_inst_n_19,MULT_inst_n_20,MULT_inst_n_21,MULT_inst_n_22,MULT_inst_n_23,MULT_inst_n_24,MULT_inst_n_25,MULT_inst_n_26,MULT_inst_n_27,MULT_inst_n_28,MULT_inst_n_29,MULT_inst_n_30,MULT_inst_n_31}),
        .reset(rstn),
        .rs1(rs1),
        .rs2(rs2));
  REG_FILE REG_FILE_inst
       (.clk(clk),
        .rd(rd),
        .rdi(rdi),
        .rdw_rsrn(rdw_rsrn),
        .rs1(rs1),
        .rs1i(rs1i),
        .rs2(rs2),
        .rs2i(rs2i),
        .rst(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_1
       (.I0(REG_FILE_inst_i_34_n_0),
        .I1(REG_FILE_inst_i_35_n_0),
        .O(rd[31]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_10
       (.I0(REG_FILE_inst_i_52_n_0),
        .I1(REG_FILE_inst_i_53_n_0),
        .O(rd[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_100
       (.I0(ALU_inst_n_0),
        .I1(ALU_inst_n_36),
        .I2(MEMORY_INTERFACE_inst_n_99),
        .I3(MEMORY_INTERFACE_inst_n_179),
        .O(REG_FILE_inst_i_100_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_101
       (.I0(UTILITY_inst_n_1),
        .I1(UTILITY_inst_n_67),
        .I2(MULT_inst_n_1),
        .I3(MULT_inst_n_35),
        .I4(IRQ_inst_n_1),
        .I5(IRQ_inst_n_162),
        .O(REG_FILE_inst_i_101_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_102
       (.I0(ALU_inst_n_1),
        .I1(ALU_inst_n_37),
        .I2(MEMORY_INTERFACE_inst_n_100),
        .I3(MEMORY_INTERFACE_inst_n_180),
        .O(REG_FILE_inst_i_102_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_103
       (.I0(UTILITY_inst_n_2),
        .I1(UTILITY_inst_n_68),
        .I2(MULT_inst_n_2),
        .I3(MULT_inst_n_36),
        .I4(IRQ_inst_n_2),
        .I5(IRQ_inst_n_163),
        .O(REG_FILE_inst_i_103_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_104
       (.I0(ALU_inst_n_2),
        .I1(ALU_inst_n_38),
        .I2(MEMORY_INTERFACE_inst_n_101),
        .I3(MEMORY_INTERFACE_inst_n_181),
        .O(REG_FILE_inst_i_104_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_105
       (.I0(UTILITY_inst_n_3),
        .I1(UTILITY_inst_n_69),
        .I2(MULT_inst_n_3),
        .I3(MULT_inst_n_37),
        .I4(IRQ_inst_n_3),
        .I5(IRQ_inst_n_164),
        .O(REG_FILE_inst_i_105_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_106
       (.I0(ALU_inst_n_3),
        .I1(ALU_inst_n_39),
        .I2(MEMORY_INTERFACE_inst_n_102),
        .I3(MEMORY_INTERFACE_inst_n_182),
        .O(REG_FILE_inst_i_106_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_107
       (.I0(UTILITY_inst_n_4),
        .I1(UTILITY_inst_n_70),
        .I2(MULT_inst_n_4),
        .I3(MULT_inst_n_38),
        .I4(IRQ_inst_n_4),
        .I5(IRQ_inst_n_165),
        .O(REG_FILE_inst_i_107_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_108
       (.I0(ALU_inst_n_4),
        .I1(ALU_inst_n_40),
        .I2(MEMORY_INTERFACE_inst_n_103),
        .I3(MEMORY_INTERFACE_inst_n_183),
        .O(REG_FILE_inst_i_108_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_109
       (.I0(UTILITY_inst_n_5),
        .I1(UTILITY_inst_n_71),
        .I2(MULT_inst_n_5),
        .I3(MULT_inst_n_39),
        .I4(IRQ_inst_n_5),
        .I5(IRQ_inst_n_166),
        .O(REG_FILE_inst_i_109_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_11
       (.I0(REG_FILE_inst_i_54_n_0),
        .I1(REG_FILE_inst_i_55_n_0),
        .O(rd[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_110
       (.I0(ALU_inst_n_5),
        .I1(ALU_inst_n_41),
        .I2(MEMORY_INTERFACE_inst_n_104),
        .I3(MEMORY_INTERFACE_inst_n_184),
        .O(REG_FILE_inst_i_110_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_111
       (.I0(UTILITY_inst_n_6),
        .I1(UTILITY_inst_n_72),
        .I2(MULT_inst_n_6),
        .I3(MULT_inst_n_40),
        .I4(IRQ_inst_n_6),
        .I5(IRQ_inst_n_167),
        .O(REG_FILE_inst_i_111_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_112
       (.I0(ALU_inst_n_6),
        .I1(ALU_inst_n_42),
        .I2(MEMORY_INTERFACE_inst_n_105),
        .I3(MEMORY_INTERFACE_inst_n_185),
        .O(REG_FILE_inst_i_112_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_113
       (.I0(UTILITY_inst_n_7),
        .I1(UTILITY_inst_n_73),
        .I2(MULT_inst_n_7),
        .I3(MULT_inst_n_41),
        .I4(IRQ_inst_n_7),
        .I5(IRQ_inst_n_168),
        .O(REG_FILE_inst_i_113_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_114
       (.I0(ALU_inst_n_7),
        .I1(ALU_inst_n_43),
        .I2(MEMORY_INTERFACE_inst_n_106),
        .I3(MEMORY_INTERFACE_inst_n_186),
        .O(REG_FILE_inst_i_114_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_115
       (.I0(UTILITY_inst_n_8),
        .I1(UTILITY_inst_n_74),
        .I2(MULT_inst_n_8),
        .I3(MULT_inst_n_42),
        .I4(IRQ_inst_n_8),
        .I5(IRQ_inst_n_169),
        .O(REG_FILE_inst_i_115_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_116
       (.I0(ALU_inst_n_8),
        .I1(ALU_inst_n_44),
        .I2(MEMORY_INTERFACE_inst_n_107),
        .I3(MEMORY_INTERFACE_inst_n_187),
        .O(REG_FILE_inst_i_116_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_117
       (.I0(UTILITY_inst_n_9),
        .I1(UTILITY_inst_n_75),
        .I2(MULT_inst_n_9),
        .I3(MULT_inst_n_43),
        .I4(IRQ_inst_n_9),
        .I5(IRQ_inst_n_170),
        .O(REG_FILE_inst_i_117_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_118
       (.I0(ALU_inst_n_9),
        .I1(ALU_inst_n_45),
        .I2(MEMORY_INTERFACE_inst_n_108),
        .I3(MEMORY_INTERFACE_inst_n_188),
        .O(REG_FILE_inst_i_118_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_119
       (.I0(UTILITY_inst_n_10),
        .I1(UTILITY_inst_n_76),
        .I2(MULT_inst_n_10),
        .I3(MULT_inst_n_44),
        .I4(IRQ_inst_n_10),
        .I5(IRQ_inst_n_171),
        .O(REG_FILE_inst_i_119_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_12
       (.I0(REG_FILE_inst_i_56_n_0),
        .I1(REG_FILE_inst_i_57_n_0),
        .O(rd[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_120
       (.I0(ALU_inst_n_10),
        .I1(ALU_inst_n_46),
        .I2(MEMORY_INTERFACE_inst_n_109),
        .I3(MEMORY_INTERFACE_inst_n_189),
        .O(REG_FILE_inst_i_120_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_121
       (.I0(UTILITY_inst_n_11),
        .I1(UTILITY_inst_n_77),
        .I2(MULT_inst_n_11),
        .I3(MULT_inst_n_45),
        .I4(IRQ_inst_n_11),
        .I5(IRQ_inst_n_172),
        .O(REG_FILE_inst_i_121_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_122
       (.I0(ALU_inst_n_11),
        .I1(ALU_inst_n_47),
        .I2(MEMORY_INTERFACE_inst_n_110),
        .I3(MEMORY_INTERFACE_inst_n_190),
        .O(REG_FILE_inst_i_122_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_123
       (.I0(UTILITY_inst_n_12),
        .I1(UTILITY_inst_n_78),
        .I2(MULT_inst_n_12),
        .I3(MULT_inst_n_46),
        .I4(IRQ_inst_n_12),
        .I5(IRQ_inst_n_173),
        .O(REG_FILE_inst_i_123_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_124
       (.I0(ALU_inst_n_12),
        .I1(ALU_inst_n_48),
        .I2(MEMORY_INTERFACE_inst_n_111),
        .I3(MEMORY_INTERFACE_inst_n_191),
        .O(REG_FILE_inst_i_124_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_125
       (.I0(UTILITY_inst_n_13),
        .I1(UTILITY_inst_n_79),
        .I2(MULT_inst_n_13),
        .I3(MULT_inst_n_47),
        .I4(IRQ_inst_n_13),
        .I5(IRQ_inst_n_174),
        .O(REG_FILE_inst_i_125_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_126
       (.I0(ALU_inst_n_13),
        .I1(ALU_inst_n_49),
        .I2(MEMORY_INTERFACE_inst_n_112),
        .I3(MEMORY_INTERFACE_inst_n_192),
        .O(REG_FILE_inst_i_126_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_127
       (.I0(UTILITY_inst_n_14),
        .I1(UTILITY_inst_n_80),
        .I2(MULT_inst_n_14),
        .I3(MULT_inst_n_48),
        .I4(IRQ_inst_n_14),
        .I5(IRQ_inst_n_175),
        .O(REG_FILE_inst_i_127_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_128
       (.I0(ALU_inst_n_14),
        .I1(ALU_inst_n_50),
        .I2(MEMORY_INTERFACE_inst_n_113),
        .I3(MEMORY_INTERFACE_inst_n_193),
        .O(REG_FILE_inst_i_128_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_129
       (.I0(UTILITY_inst_n_15),
        .I1(UTILITY_inst_n_81),
        .I2(MULT_inst_n_15),
        .I3(MULT_inst_n_49),
        .I4(IRQ_inst_n_15),
        .I5(IRQ_inst_n_176),
        .O(REG_FILE_inst_i_129_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_13
       (.I0(REG_FILE_inst_i_58_n_0),
        .I1(REG_FILE_inst_i_59_n_0),
        .O(rd[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_130
       (.I0(ALU_inst_n_15),
        .I1(ALU_inst_n_51),
        .I2(MEMORY_INTERFACE_inst_n_114),
        .I3(MEMORY_INTERFACE_inst_n_194),
        .O(REG_FILE_inst_i_130_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_131
       (.I0(UTILITY_inst_n_16),
        .I1(UTILITY_inst_n_82),
        .I2(MULT_inst_n_16),
        .I3(MULT_inst_n_50),
        .I4(IRQ_inst_n_16),
        .I5(IRQ_inst_n_177),
        .O(REG_FILE_inst_i_131_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_132
       (.I0(ALU_inst_n_16),
        .I1(ALU_inst_n_52),
        .I2(MEMORY_INTERFACE_inst_n_115),
        .I3(MEMORY_INTERFACE_inst_n_195),
        .O(REG_FILE_inst_i_132_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_133
       (.I0(UTILITY_inst_n_17),
        .I1(UTILITY_inst_n_83),
        .I2(MULT_inst_n_17),
        .I3(MULT_inst_n_51),
        .I4(IRQ_inst_n_17),
        .I5(IRQ_inst_n_178),
        .O(REG_FILE_inst_i_133_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_134
       (.I0(ALU_inst_n_17),
        .I1(ALU_inst_n_53),
        .I2(MEMORY_INTERFACE_inst_n_116),
        .I3(MEMORY_INTERFACE_inst_n_196),
        .O(REG_FILE_inst_i_134_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_135
       (.I0(UTILITY_inst_n_18),
        .I1(UTILITY_inst_n_84),
        .I2(MULT_inst_n_18),
        .I3(MULT_inst_n_52),
        .I4(IRQ_inst_n_18),
        .I5(IRQ_inst_n_179),
        .O(REG_FILE_inst_i_135_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_136
       (.I0(ALU_inst_n_18),
        .I1(ALU_inst_n_54),
        .I2(MEMORY_INTERFACE_inst_n_117),
        .I3(MEMORY_INTERFACE_inst_n_197),
        .O(REG_FILE_inst_i_136_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_137
       (.I0(UTILITY_inst_n_19),
        .I1(UTILITY_inst_n_85),
        .I2(MULT_inst_n_19),
        .I3(MULT_inst_n_53),
        .I4(IRQ_inst_n_19),
        .I5(IRQ_inst_n_180),
        .O(REG_FILE_inst_i_137_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_138
       (.I0(ALU_inst_n_19),
        .I1(ALU_inst_n_55),
        .I2(MEMORY_INTERFACE_inst_n_118),
        .I3(MEMORY_INTERFACE_inst_n_198),
        .O(REG_FILE_inst_i_138_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_139
       (.I0(UTILITY_inst_n_20),
        .I1(UTILITY_inst_n_86),
        .I2(MULT_inst_n_20),
        .I3(MULT_inst_n_54),
        .I4(IRQ_inst_n_20),
        .I5(IRQ_inst_n_181),
        .O(REG_FILE_inst_i_139_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_14
       (.I0(REG_FILE_inst_i_60_n_0),
        .I1(REG_FILE_inst_i_61_n_0),
        .O(rd[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_140
       (.I0(ALU_inst_n_20),
        .I1(ALU_inst_n_56),
        .I2(MEMORY_INTERFACE_inst_n_119),
        .I3(MEMORY_INTERFACE_inst_n_199),
        .O(REG_FILE_inst_i_140_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_141
       (.I0(UTILITY_inst_n_21),
        .I1(UTILITY_inst_n_87),
        .I2(MULT_inst_n_21),
        .I3(MULT_inst_n_55),
        .I4(IRQ_inst_n_21),
        .I5(IRQ_inst_n_182),
        .O(REG_FILE_inst_i_141_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_142
       (.I0(ALU_inst_n_21),
        .I1(ALU_inst_n_57),
        .I2(MEMORY_INTERFACE_inst_n_120),
        .I3(MEMORY_INTERFACE_inst_n_200),
        .O(REG_FILE_inst_i_142_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_143
       (.I0(UTILITY_inst_n_22),
        .I1(UTILITY_inst_n_88),
        .I2(MULT_inst_n_22),
        .I3(MULT_inst_n_56),
        .I4(IRQ_inst_n_22),
        .I5(IRQ_inst_n_183),
        .O(REG_FILE_inst_i_143_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_144
       (.I0(ALU_inst_n_22),
        .I1(ALU_inst_n_58),
        .I2(MEMORY_INTERFACE_inst_n_121),
        .I3(MEMORY_INTERFACE_inst_n_201),
        .O(REG_FILE_inst_i_144_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_145
       (.I0(UTILITY_inst_n_23),
        .I1(UTILITY_inst_n_89),
        .I2(MULT_inst_n_23),
        .I3(MULT_inst_n_57),
        .I4(IRQ_inst_n_23),
        .I5(IRQ_inst_n_184),
        .O(REG_FILE_inst_i_145_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_146
       (.I0(ALU_inst_n_23),
        .I1(ALU_inst_n_59),
        .I2(MEMORY_INTERFACE_inst_n_122),
        .I3(MEMORY_INTERFACE_inst_n_202),
        .O(REG_FILE_inst_i_146_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_147
       (.I0(UTILITY_inst_n_24),
        .I1(UTILITY_inst_n_90),
        .I2(MULT_inst_n_24),
        .I3(MULT_inst_n_58),
        .I4(IRQ_inst_n_24),
        .I5(IRQ_inst_n_185),
        .O(REG_FILE_inst_i_147_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_148
       (.I0(ALU_inst_n_24),
        .I1(ALU_inst_n_60),
        .I2(MEMORY_INTERFACE_inst_n_123),
        .I3(MEMORY_INTERFACE_inst_n_203),
        .O(REG_FILE_inst_i_148_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_149
       (.I0(UTILITY_inst_n_25),
        .I1(UTILITY_inst_n_91),
        .I2(MULT_inst_n_25),
        .I3(MULT_inst_n_59),
        .I4(IRQ_inst_n_25),
        .I5(IRQ_inst_n_186),
        .O(REG_FILE_inst_i_149_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_15
       (.I0(REG_FILE_inst_i_62_n_0),
        .I1(REG_FILE_inst_i_63_n_0),
        .O(rd[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_150
       (.I0(ALU_inst_n_25),
        .I1(ALU_inst_n_61),
        .I2(MEMORY_INTERFACE_inst_n_124),
        .I3(MEMORY_INTERFACE_inst_n_204),
        .O(REG_FILE_inst_i_150_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_151
       (.I0(UTILITY_inst_n_26),
        .I1(UTILITY_inst_n_92),
        .I2(MULT_inst_n_26),
        .I3(MULT_inst_n_60),
        .I4(IRQ_inst_n_26),
        .I5(IRQ_inst_n_187),
        .O(REG_FILE_inst_i_151_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_152
       (.I0(ALU_inst_n_26),
        .I1(ALU_inst_n_62),
        .I2(MEMORY_INTERFACE_inst_n_125),
        .I3(MEMORY_INTERFACE_inst_n_205),
        .O(REG_FILE_inst_i_152_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_153
       (.I0(UTILITY_inst_n_27),
        .I1(UTILITY_inst_n_93),
        .I2(MULT_inst_n_27),
        .I3(MULT_inst_n_61),
        .I4(IRQ_inst_n_27),
        .I5(IRQ_inst_n_188),
        .O(REG_FILE_inst_i_153_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_154
       (.I0(ALU_inst_n_27),
        .I1(ALU_inst_n_63),
        .I2(MEMORY_INTERFACE_inst_n_126),
        .I3(MEMORY_INTERFACE_inst_n_206),
        .O(REG_FILE_inst_i_154_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_155
       (.I0(UTILITY_inst_n_28),
        .I1(UTILITY_inst_n_94),
        .I2(MULT_inst_n_28),
        .I3(MULT_inst_n_62),
        .I4(IRQ_inst_n_28),
        .I5(IRQ_inst_n_189),
        .O(REG_FILE_inst_i_155_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_156
       (.I0(ALU_inst_n_28),
        .I1(ALU_inst_n_64),
        .I2(MEMORY_INTERFACE_inst_n_127),
        .I3(MEMORY_INTERFACE_inst_n_207),
        .O(REG_FILE_inst_i_156_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_157
       (.I0(UTILITY_inst_n_29),
        .I1(UTILITY_inst_n_95),
        .I2(MULT_inst_n_29),
        .I3(MULT_inst_n_63),
        .I4(IRQ_inst_n_29),
        .I5(IRQ_inst_n_190),
        .O(REG_FILE_inst_i_157_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_158
       (.I0(ALU_inst_n_29),
        .I1(ALU_inst_n_65),
        .I2(MEMORY_INTERFACE_inst_n_128),
        .I3(MEMORY_INTERFACE_inst_n_208),
        .O(REG_FILE_inst_i_158_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_159
       (.I0(UTILITY_inst_n_30),
        .I1(UTILITY_inst_n_96),
        .I2(MULT_inst_n_30),
        .I3(MULT_inst_n_64),
        .I4(IRQ_inst_n_30),
        .I5(IRQ_inst_n_191),
        .O(REG_FILE_inst_i_159_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_16
       (.I0(REG_FILE_inst_i_64_n_0),
        .I1(REG_FILE_inst_i_65_n_0),
        .O(rd[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_160
       (.I0(ALU_inst_n_30),
        .I1(ALU_inst_n_66),
        .I2(MEMORY_INTERFACE_inst_n_129),
        .I3(MEMORY_INTERFACE_inst_n_209),
        .O(REG_FILE_inst_i_160_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_161
       (.I0(UTILITY_inst_n_31),
        .I1(UTILITY_inst_n_97),
        .I2(MULT_inst_n_31),
        .I3(MULT_inst_n_65),
        .I4(IRQ_inst_n_31),
        .I5(IRQ_inst_n_192),
        .O(REG_FILE_inst_i_161_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    REG_FILE_inst_i_162
       (.I0(ALU_inst_n_31),
        .I1(ALU_inst_n_67),
        .I2(MEMORY_INTERFACE_inst_n_130),
        .I3(MEMORY_INTERFACE_inst_n_210),
        .O(REG_FILE_inst_i_162_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_17
       (.I0(REG_FILE_inst_i_66_n_0),
        .I1(REG_FILE_inst_i_67_n_0),
        .O(rd[15]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_18
       (.I0(REG_FILE_inst_i_68_n_0),
        .I1(REG_FILE_inst_i_69_n_0),
        .O(rd[14]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_19
       (.I0(REG_FILE_inst_i_70_n_0),
        .I1(REG_FILE_inst_i_71_n_0),
        .O(rd[13]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_2
       (.I0(REG_FILE_inst_i_36_n_0),
        .I1(REG_FILE_inst_i_37_n_0),
        .O(rd[30]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_20
       (.I0(REG_FILE_inst_i_72_n_0),
        .I1(REG_FILE_inst_i_73_n_0),
        .O(rd[12]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_21
       (.I0(REG_FILE_inst_i_74_n_0),
        .I1(REG_FILE_inst_i_75_n_0),
        .O(rd[11]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_22
       (.I0(REG_FILE_inst_i_76_n_0),
        .I1(REG_FILE_inst_i_77_n_0),
        .O(rd[10]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_23
       (.I0(REG_FILE_inst_i_78_n_0),
        .I1(REG_FILE_inst_i_79_n_0),
        .O(rd[9]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_24
       (.I0(REG_FILE_inst_i_80_n_0),
        .I1(REG_FILE_inst_i_81_n_0),
        .O(rd[8]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_25
       (.I0(REG_FILE_inst_i_82_n_0),
        .I1(REG_FILE_inst_i_83_n_0),
        .O(rd[7]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_26
       (.I0(REG_FILE_inst_i_84_n_0),
        .I1(REG_FILE_inst_i_85_n_0),
        .O(rd[6]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_27
       (.I0(REG_FILE_inst_i_86_n_0),
        .I1(REG_FILE_inst_i_87_n_0),
        .O(rd[5]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_28
       (.I0(REG_FILE_inst_i_88_n_0),
        .I1(REG_FILE_inst_i_89_n_0),
        .O(rd[4]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_29
       (.I0(REG_FILE_inst_i_90_n_0),
        .I1(REG_FILE_inst_i_91_n_0),
        .O(rd[3]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_3
       (.I0(REG_FILE_inst_i_38_n_0),
        .I1(REG_FILE_inst_i_39_n_0),
        .O(rd[29]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_30
       (.I0(REG_FILE_inst_i_92_n_0),
        .I1(REG_FILE_inst_i_93_n_0),
        .O(rd[2]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_31
       (.I0(REG_FILE_inst_i_94_n_0),
        .I1(REG_FILE_inst_i_95_n_0),
        .O(rd[1]));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_32
       (.I0(REG_FILE_inst_i_96_n_0),
        .I1(REG_FILE_inst_i_97_n_0),
        .O(rd[0]));
  LUT3 #(
    .INIT(8'hE0)) 
    REG_FILE_inst_i_33
       (.I0(enable_exec_mem),
        .I1(enable_mul),
        .I2(REG_FILE_inst_i_98_n_0),
        .O(rdw_rsrn));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_34
       (.I0(REG_FILE_inst_i_99_n_0),
        .I1(REG_FILE_inst_i_100_n_0),
        .O(REG_FILE_inst_i_34_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_35
       (.I0(UTILITY_inst_n_66),
        .I1(MULT_inst_n_34),
        .I2(IRQ_inst_n_161),
        .I3(ALU_inst_n_36),
        .I4(MEMORY_INTERFACE_inst_n_179),
        .O(REG_FILE_inst_i_35_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_36
       (.I0(REG_FILE_inst_i_101_n_0),
        .I1(REG_FILE_inst_i_102_n_0),
        .O(REG_FILE_inst_i_36_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_37
       (.I0(UTILITY_inst_n_67),
        .I1(MULT_inst_n_35),
        .I2(IRQ_inst_n_162),
        .I3(ALU_inst_n_37),
        .I4(MEMORY_INTERFACE_inst_n_180),
        .O(REG_FILE_inst_i_37_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_38
       (.I0(REG_FILE_inst_i_103_n_0),
        .I1(REG_FILE_inst_i_104_n_0),
        .O(REG_FILE_inst_i_38_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_39
       (.I0(UTILITY_inst_n_68),
        .I1(MULT_inst_n_36),
        .I2(IRQ_inst_n_163),
        .I3(ALU_inst_n_38),
        .I4(MEMORY_INTERFACE_inst_n_181),
        .O(REG_FILE_inst_i_39_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_4
       (.I0(REG_FILE_inst_i_40_n_0),
        .I1(REG_FILE_inst_i_41_n_0),
        .O(rd[28]));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_40
       (.I0(REG_FILE_inst_i_105_n_0),
        .I1(REG_FILE_inst_i_106_n_0),
        .O(REG_FILE_inst_i_40_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_41
       (.I0(UTILITY_inst_n_69),
        .I1(MULT_inst_n_37),
        .I2(IRQ_inst_n_164),
        .I3(ALU_inst_n_39),
        .I4(MEMORY_INTERFACE_inst_n_182),
        .O(REG_FILE_inst_i_41_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_42
       (.I0(REG_FILE_inst_i_107_n_0),
        .I1(REG_FILE_inst_i_108_n_0),
        .O(REG_FILE_inst_i_42_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_43
       (.I0(UTILITY_inst_n_70),
        .I1(MULT_inst_n_38),
        .I2(IRQ_inst_n_165),
        .I3(ALU_inst_n_40),
        .I4(MEMORY_INTERFACE_inst_n_183),
        .O(REG_FILE_inst_i_43_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_44
       (.I0(REG_FILE_inst_i_109_n_0),
        .I1(REG_FILE_inst_i_110_n_0),
        .O(REG_FILE_inst_i_44_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_45
       (.I0(UTILITY_inst_n_71),
        .I1(MULT_inst_n_39),
        .I2(IRQ_inst_n_166),
        .I3(ALU_inst_n_41),
        .I4(MEMORY_INTERFACE_inst_n_184),
        .O(REG_FILE_inst_i_45_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_46
       (.I0(REG_FILE_inst_i_111_n_0),
        .I1(REG_FILE_inst_i_112_n_0),
        .O(REG_FILE_inst_i_46_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_47
       (.I0(UTILITY_inst_n_72),
        .I1(MULT_inst_n_40),
        .I2(IRQ_inst_n_167),
        .I3(ALU_inst_n_42),
        .I4(MEMORY_INTERFACE_inst_n_185),
        .O(REG_FILE_inst_i_47_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_48
       (.I0(REG_FILE_inst_i_113_n_0),
        .I1(REG_FILE_inst_i_114_n_0),
        .O(REG_FILE_inst_i_48_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_49
       (.I0(UTILITY_inst_n_73),
        .I1(MULT_inst_n_41),
        .I2(IRQ_inst_n_168),
        .I3(ALU_inst_n_43),
        .I4(MEMORY_INTERFACE_inst_n_186),
        .O(REG_FILE_inst_i_49_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_5
       (.I0(REG_FILE_inst_i_42_n_0),
        .I1(REG_FILE_inst_i_43_n_0),
        .O(rd[27]));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_50
       (.I0(REG_FILE_inst_i_115_n_0),
        .I1(REG_FILE_inst_i_116_n_0),
        .O(REG_FILE_inst_i_50_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_51
       (.I0(UTILITY_inst_n_74),
        .I1(MULT_inst_n_42),
        .I2(IRQ_inst_n_169),
        .I3(ALU_inst_n_44),
        .I4(MEMORY_INTERFACE_inst_n_187),
        .O(REG_FILE_inst_i_51_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_52
       (.I0(REG_FILE_inst_i_117_n_0),
        .I1(REG_FILE_inst_i_118_n_0),
        .O(REG_FILE_inst_i_52_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_53
       (.I0(UTILITY_inst_n_75),
        .I1(MULT_inst_n_43),
        .I2(IRQ_inst_n_170),
        .I3(ALU_inst_n_45),
        .I4(MEMORY_INTERFACE_inst_n_188),
        .O(REG_FILE_inst_i_53_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_54
       (.I0(REG_FILE_inst_i_119_n_0),
        .I1(REG_FILE_inst_i_120_n_0),
        .O(REG_FILE_inst_i_54_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_55
       (.I0(UTILITY_inst_n_76),
        .I1(MULT_inst_n_44),
        .I2(IRQ_inst_n_171),
        .I3(ALU_inst_n_46),
        .I4(MEMORY_INTERFACE_inst_n_189),
        .O(REG_FILE_inst_i_55_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_56
       (.I0(REG_FILE_inst_i_121_n_0),
        .I1(REG_FILE_inst_i_122_n_0),
        .O(REG_FILE_inst_i_56_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_57
       (.I0(UTILITY_inst_n_77),
        .I1(MULT_inst_n_45),
        .I2(IRQ_inst_n_172),
        .I3(ALU_inst_n_47),
        .I4(MEMORY_INTERFACE_inst_n_190),
        .O(REG_FILE_inst_i_57_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_58
       (.I0(REG_FILE_inst_i_123_n_0),
        .I1(REG_FILE_inst_i_124_n_0),
        .O(REG_FILE_inst_i_58_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_59
       (.I0(UTILITY_inst_n_78),
        .I1(MULT_inst_n_46),
        .I2(IRQ_inst_n_173),
        .I3(ALU_inst_n_48),
        .I4(MEMORY_INTERFACE_inst_n_191),
        .O(REG_FILE_inst_i_59_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_6
       (.I0(REG_FILE_inst_i_44_n_0),
        .I1(REG_FILE_inst_i_45_n_0),
        .O(rd[26]));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_60
       (.I0(REG_FILE_inst_i_125_n_0),
        .I1(REG_FILE_inst_i_126_n_0),
        .O(REG_FILE_inst_i_60_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_61
       (.I0(UTILITY_inst_n_79),
        .I1(MULT_inst_n_47),
        .I2(IRQ_inst_n_174),
        .I3(ALU_inst_n_49),
        .I4(MEMORY_INTERFACE_inst_n_192),
        .O(REG_FILE_inst_i_61_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_62
       (.I0(REG_FILE_inst_i_127_n_0),
        .I1(REG_FILE_inst_i_128_n_0),
        .O(REG_FILE_inst_i_62_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_63
       (.I0(UTILITY_inst_n_80),
        .I1(MULT_inst_n_48),
        .I2(IRQ_inst_n_175),
        .I3(ALU_inst_n_50),
        .I4(MEMORY_INTERFACE_inst_n_193),
        .O(REG_FILE_inst_i_63_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_64
       (.I0(REG_FILE_inst_i_129_n_0),
        .I1(REG_FILE_inst_i_130_n_0),
        .O(REG_FILE_inst_i_64_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_65
       (.I0(UTILITY_inst_n_81),
        .I1(MULT_inst_n_49),
        .I2(IRQ_inst_n_176),
        .I3(ALU_inst_n_51),
        .I4(MEMORY_INTERFACE_inst_n_194),
        .O(REG_FILE_inst_i_65_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_66
       (.I0(REG_FILE_inst_i_131_n_0),
        .I1(REG_FILE_inst_i_132_n_0),
        .O(REG_FILE_inst_i_66_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_67
       (.I0(UTILITY_inst_n_82),
        .I1(MULT_inst_n_50),
        .I2(IRQ_inst_n_177),
        .I3(ALU_inst_n_52),
        .I4(MEMORY_INTERFACE_inst_n_195),
        .O(REG_FILE_inst_i_67_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_68
       (.I0(REG_FILE_inst_i_133_n_0),
        .I1(REG_FILE_inst_i_134_n_0),
        .O(REG_FILE_inst_i_68_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_69
       (.I0(UTILITY_inst_n_83),
        .I1(MULT_inst_n_51),
        .I2(IRQ_inst_n_178),
        .I3(ALU_inst_n_53),
        .I4(MEMORY_INTERFACE_inst_n_196),
        .O(REG_FILE_inst_i_69_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_7
       (.I0(REG_FILE_inst_i_46_n_0),
        .I1(REG_FILE_inst_i_47_n_0),
        .O(rd[25]));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_70
       (.I0(REG_FILE_inst_i_135_n_0),
        .I1(REG_FILE_inst_i_136_n_0),
        .O(REG_FILE_inst_i_70_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_71
       (.I0(UTILITY_inst_n_84),
        .I1(MULT_inst_n_52),
        .I2(IRQ_inst_n_179),
        .I3(ALU_inst_n_54),
        .I4(MEMORY_INTERFACE_inst_n_197),
        .O(REG_FILE_inst_i_71_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_72
       (.I0(REG_FILE_inst_i_137_n_0),
        .I1(REG_FILE_inst_i_138_n_0),
        .O(REG_FILE_inst_i_72_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_73
       (.I0(UTILITY_inst_n_85),
        .I1(MULT_inst_n_53),
        .I2(IRQ_inst_n_180),
        .I3(ALU_inst_n_55),
        .I4(MEMORY_INTERFACE_inst_n_198),
        .O(REG_FILE_inst_i_73_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_74
       (.I0(REG_FILE_inst_i_139_n_0),
        .I1(REG_FILE_inst_i_140_n_0),
        .O(REG_FILE_inst_i_74_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_75
       (.I0(UTILITY_inst_n_86),
        .I1(MULT_inst_n_54),
        .I2(IRQ_inst_n_181),
        .I3(ALU_inst_n_56),
        .I4(MEMORY_INTERFACE_inst_n_199),
        .O(REG_FILE_inst_i_75_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_76
       (.I0(REG_FILE_inst_i_141_n_0),
        .I1(REG_FILE_inst_i_142_n_0),
        .O(REG_FILE_inst_i_76_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_77
       (.I0(UTILITY_inst_n_87),
        .I1(MULT_inst_n_55),
        .I2(IRQ_inst_n_182),
        .I3(ALU_inst_n_57),
        .I4(MEMORY_INTERFACE_inst_n_200),
        .O(REG_FILE_inst_i_77_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_78
       (.I0(REG_FILE_inst_i_143_n_0),
        .I1(REG_FILE_inst_i_144_n_0),
        .O(REG_FILE_inst_i_78_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_79
       (.I0(UTILITY_inst_n_88),
        .I1(MULT_inst_n_56),
        .I2(IRQ_inst_n_183),
        .I3(ALU_inst_n_58),
        .I4(MEMORY_INTERFACE_inst_n_201),
        .O(REG_FILE_inst_i_79_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_8
       (.I0(REG_FILE_inst_i_48_n_0),
        .I1(REG_FILE_inst_i_49_n_0),
        .O(rd[24]));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_80
       (.I0(REG_FILE_inst_i_145_n_0),
        .I1(REG_FILE_inst_i_146_n_0),
        .O(REG_FILE_inst_i_80_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_81
       (.I0(UTILITY_inst_n_89),
        .I1(MULT_inst_n_57),
        .I2(IRQ_inst_n_184),
        .I3(ALU_inst_n_59),
        .I4(MEMORY_INTERFACE_inst_n_202),
        .O(REG_FILE_inst_i_81_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_82
       (.I0(REG_FILE_inst_i_147_n_0),
        .I1(REG_FILE_inst_i_148_n_0),
        .O(REG_FILE_inst_i_82_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_83
       (.I0(UTILITY_inst_n_90),
        .I1(MULT_inst_n_58),
        .I2(IRQ_inst_n_185),
        .I3(ALU_inst_n_60),
        .I4(MEMORY_INTERFACE_inst_n_203),
        .O(REG_FILE_inst_i_83_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_84
       (.I0(REG_FILE_inst_i_149_n_0),
        .I1(REG_FILE_inst_i_150_n_0),
        .O(REG_FILE_inst_i_84_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_85
       (.I0(UTILITY_inst_n_91),
        .I1(MULT_inst_n_59),
        .I2(IRQ_inst_n_186),
        .I3(ALU_inst_n_61),
        .I4(MEMORY_INTERFACE_inst_n_204),
        .O(REG_FILE_inst_i_85_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_86
       (.I0(REG_FILE_inst_i_151_n_0),
        .I1(REG_FILE_inst_i_152_n_0),
        .O(REG_FILE_inst_i_86_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_87
       (.I0(UTILITY_inst_n_92),
        .I1(MULT_inst_n_60),
        .I2(IRQ_inst_n_187),
        .I3(ALU_inst_n_62),
        .I4(MEMORY_INTERFACE_inst_n_205),
        .O(REG_FILE_inst_i_87_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_88
       (.I0(REG_FILE_inst_i_153_n_0),
        .I1(REG_FILE_inst_i_154_n_0),
        .O(REG_FILE_inst_i_88_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_89
       (.I0(UTILITY_inst_n_93),
        .I1(MULT_inst_n_61),
        .I2(IRQ_inst_n_188),
        .I3(ALU_inst_n_63),
        .I4(MEMORY_INTERFACE_inst_n_206),
        .O(REG_FILE_inst_i_89_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    REG_FILE_inst_i_9
       (.I0(REG_FILE_inst_i_50_n_0),
        .I1(REG_FILE_inst_i_51_n_0),
        .O(rd[23]));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_90
       (.I0(REG_FILE_inst_i_155_n_0),
        .I1(REG_FILE_inst_i_156_n_0),
        .O(REG_FILE_inst_i_90_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_91
       (.I0(UTILITY_inst_n_94),
        .I1(MULT_inst_n_62),
        .I2(IRQ_inst_n_189),
        .I3(ALU_inst_n_64),
        .I4(MEMORY_INTERFACE_inst_n_207),
        .O(REG_FILE_inst_i_91_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_92
       (.I0(REG_FILE_inst_i_157_n_0),
        .I1(REG_FILE_inst_i_158_n_0),
        .O(REG_FILE_inst_i_92_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_93
       (.I0(UTILITY_inst_n_95),
        .I1(MULT_inst_n_63),
        .I2(IRQ_inst_n_190),
        .I3(ALU_inst_n_65),
        .I4(MEMORY_INTERFACE_inst_n_208),
        .O(REG_FILE_inst_i_93_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_94
       (.I0(REG_FILE_inst_i_159_n_0),
        .I1(REG_FILE_inst_i_160_n_0),
        .O(REG_FILE_inst_i_94_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_95
       (.I0(UTILITY_inst_n_96),
        .I1(MULT_inst_n_64),
        .I2(IRQ_inst_n_191),
        .I3(ALU_inst_n_66),
        .I4(MEMORY_INTERFACE_inst_n_209),
        .O(REG_FILE_inst_i_95_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    REG_FILE_inst_i_96
       (.I0(REG_FILE_inst_i_161_n_0),
        .I1(REG_FILE_inst_i_162_n_0),
        .O(REG_FILE_inst_i_96_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    REG_FILE_inst_i_97
       (.I0(UTILITY_inst_n_97),
        .I1(MULT_inst_n_65),
        .I2(IRQ_inst_n_192),
        .I3(ALU_inst_n_67),
        .I4(MEMORY_INTERFACE_inst_n_210),
        .O(REG_FILE_inst_i_97_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    REG_FILE_inst_i_98
       (.I0(is_rd_alu),
        .I1(is_rd_util),
        .I2(is_rd_mem),
        .I3(done_mem),
        .I4(done_mul),
        .O(REG_FILE_inst_i_98_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    REG_FILE_inst_i_99
       (.I0(UTILITY_inst_n_0),
        .I1(UTILITY_inst_n_66),
        .I2(MULT_inst_n_0),
        .I3(MULT_inst_n_34),
        .I4(IRQ_inst_n_0),
        .I5(IRQ_inst_n_161),
        .O(REG_FILE_inst_i_99_n_0));
  UTILITY UTILITY_inst
       (.branch(cmp),
        .clk(clk),
        .enable_pc(enable_pc),
        .enz_0(UTILITY_inst_n_66),
        .enz_1(UTILITY_inst_n_67),
        .enz_10(UTILITY_inst_n_76),
        .enz_11(UTILITY_inst_n_77),
        .enz_12(UTILITY_inst_n_78),
        .enz_13(UTILITY_inst_n_79),
        .enz_14(UTILITY_inst_n_80),
        .enz_15(UTILITY_inst_n_81),
        .enz_16(UTILITY_inst_n_82),
        .enz_17(UTILITY_inst_n_83),
        .enz_18(UTILITY_inst_n_84),
        .enz_19(UTILITY_inst_n_85),
        .enz_2(UTILITY_inst_n_68),
        .enz_20(UTILITY_inst_n_86),
        .enz_21(UTILITY_inst_n_87),
        .enz_22(UTILITY_inst_n_88),
        .enz_23(UTILITY_inst_n_89),
        .enz_24(UTILITY_inst_n_90),
        .enz_25(UTILITY_inst_n_91),
        .enz_26(UTILITY_inst_n_92),
        .enz_27(UTILITY_inst_n_93),
        .enz_28(UTILITY_inst_n_94),
        .enz_29(UTILITY_inst_n_95),
        .enz_3(UTILITY_inst_n_69),
        .enz_30(UTILITY_inst_n_96),
        .enz_31(UTILITY_inst_n_97),
        .enz_4(UTILITY_inst_n_70),
        .enz_5(UTILITY_inst_n_71),
        .enz_6(UTILITY_inst_n_72),
        .enz_7(UTILITY_inst_n_73),
        .enz_8(UTILITY_inst_n_74),
        .enz_9(UTILITY_inst_n_75),
        .imm(imm),
        .irr(1'b0),
        .irr_dest({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .irr_ret({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .is_inst(NLW_UTILITY_inst_is_inst_UNCONNECTED),
        .is_rd(is_rd_util),
        .opcode({code[11:2],code[0],1'b0}),
        .pc({pc,NLW_UTILITY_inst_pc_UNCONNECTED[1:0]}),
        .rd({UTILITY_inst_n_0,UTILITY_inst_n_1,UTILITY_inst_n_2,UTILITY_inst_n_3,UTILITY_inst_n_4,UTILITY_inst_n_5,UTILITY_inst_n_6,UTILITY_inst_n_7,UTILITY_inst_n_8,UTILITY_inst_n_9,UTILITY_inst_n_10,UTILITY_inst_n_11,UTILITY_inst_n_12,UTILITY_inst_n_13,UTILITY_inst_n_14,UTILITY_inst_n_15,UTILITY_inst_n_16,UTILITY_inst_n_17,UTILITY_inst_n_18,UTILITY_inst_n_19,UTILITY_inst_n_20,UTILITY_inst_n_21,UTILITY_inst_n_22,UTILITY_inst_n_23,UTILITY_inst_n_24,UTILITY_inst_n_25,UTILITY_inst_n_26,UTILITY_inst_n_27,UTILITY_inst_n_28,UTILITY_inst_n_29,UTILITY_inst_n_30,UTILITY_inst_n_31}),
        .rs1(rs1),
        .rst(rstn));
endmodule

(* impl = "0" *) (* numbit_address = "32" *) (* numbit_handshake = "66" *) 
(* numbit_instr = "2" *) (* numbit_posthandshake = "66" *) (* st0_nothing = "0" *) 
(* st1_awvalid = "1" *) (* st2_wvalid = "2" *) (* st3_wwait = "3" *) 
(* st4_bready = "4" *) (* st5_arvalid = "5" *) (* st6_rwait = "6" *) 
(* st7_rready = "7" *) (* st8_wait_spi = "8" *) (* sword = "32" *) 
(* syncing = "0" *) 
module spi_axi_master
   (CEB,
    SCLK,
    DATA,
    DOUT,
    RST,
    PICORV_RST,
    CLK,
    axi_awvalid,
    axi_awready,
    axi_awaddr,
    axi_awprot,
    axi_wvalid,
    axi_wready,
    axi_wdata,
    axi_wstrb,
    axi_bvalid,
    axi_bready,
    axi_arvalid,
    axi_arready,
    axi_araddr,
    axi_arprot,
    axi_rvalid,
    axi_rready,
    axi_rdata,
    enz_0);
  input CEB;
  input SCLK;
  input DATA;
  output DOUT;
  input RST;
  output PICORV_RST;
  input CLK;
  output axi_awvalid;
  input axi_awready;
  output [31:0]axi_awaddr;
  output [2:0]axi_awprot;
  output axi_wvalid;
  input axi_wready;
  output [31:0]axi_wdata;
  output [3:0]axi_wstrb;
  input axi_bvalid;
  output axi_bready;
  output axi_arvalid;
  input axi_arready;
  output [31:0]axi_araddr;
  output [2:0]axi_arprot;
  input axi_rvalid;
  output axi_rready;
  input [31:0]axi_rdata;
  output enz_0;

  wire \<const0> ;
  wire A_ADDR;
  wire \A_ADDR_reg_n_0_[0] ;
  wire \A_ADDR_reg_n_0_[10] ;
  wire \A_ADDR_reg_n_0_[11] ;
  wire \A_ADDR_reg_n_0_[12] ;
  wire \A_ADDR_reg_n_0_[13] ;
  wire \A_ADDR_reg_n_0_[14] ;
  wire \A_ADDR_reg_n_0_[15] ;
  wire \A_ADDR_reg_n_0_[16] ;
  wire \A_ADDR_reg_n_0_[17] ;
  wire \A_ADDR_reg_n_0_[18] ;
  wire \A_ADDR_reg_n_0_[19] ;
  wire \A_ADDR_reg_n_0_[1] ;
  wire \A_ADDR_reg_n_0_[20] ;
  wire \A_ADDR_reg_n_0_[21] ;
  wire \A_ADDR_reg_n_0_[22] ;
  wire \A_ADDR_reg_n_0_[23] ;
  wire \A_ADDR_reg_n_0_[24] ;
  wire \A_ADDR_reg_n_0_[25] ;
  wire \A_ADDR_reg_n_0_[26] ;
  wire \A_ADDR_reg_n_0_[27] ;
  wire \A_ADDR_reg_n_0_[28] ;
  wire \A_ADDR_reg_n_0_[29] ;
  wire \A_ADDR_reg_n_0_[2] ;
  wire \A_ADDR_reg_n_0_[30] ;
  wire \A_ADDR_reg_n_0_[31] ;
  wire \A_ADDR_reg_n_0_[3] ;
  wire \A_ADDR_reg_n_0_[4] ;
  wire \A_ADDR_reg_n_0_[5] ;
  wire \A_ADDR_reg_n_0_[6] ;
  wire \A_ADDR_reg_n_0_[7] ;
  wire \A_ADDR_reg_n_0_[8] ;
  wire \A_ADDR_reg_n_0_[9] ;
  wire CEB;
  wire CLK;
  wire DATA;
  wire DOUT;
  wire DOUTNOZ;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[0]_i_3_n_0 ;
  wire \FSM_sequential_state[0]_i_4_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[3]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_2_n_0 ;
  wire PICORV_RST;
  wire PICORV_RST_SPI;
  wire PICORV_RST_SPI_reg_n_0;
  wire RST;
  wire SCLK;
  wire WDATA;
  wire \WDATA_reg_n_0_[0] ;
  wire \WDATA_reg_n_0_[10] ;
  wire \WDATA_reg_n_0_[11] ;
  wire \WDATA_reg_n_0_[12] ;
  wire \WDATA_reg_n_0_[13] ;
  wire \WDATA_reg_n_0_[14] ;
  wire \WDATA_reg_n_0_[15] ;
  wire \WDATA_reg_n_0_[16] ;
  wire \WDATA_reg_n_0_[17] ;
  wire \WDATA_reg_n_0_[18] ;
  wire \WDATA_reg_n_0_[19] ;
  wire \WDATA_reg_n_0_[1] ;
  wire \WDATA_reg_n_0_[20] ;
  wire \WDATA_reg_n_0_[21] ;
  wire \WDATA_reg_n_0_[22] ;
  wire \WDATA_reg_n_0_[23] ;
  wire \WDATA_reg_n_0_[24] ;
  wire \WDATA_reg_n_0_[25] ;
  wire \WDATA_reg_n_0_[26] ;
  wire \WDATA_reg_n_0_[27] ;
  wire \WDATA_reg_n_0_[28] ;
  wire \WDATA_reg_n_0_[29] ;
  wire \WDATA_reg_n_0_[2] ;
  wire \WDATA_reg_n_0_[30] ;
  wire \WDATA_reg_n_0_[31] ;
  wire \WDATA_reg_n_0_[3] ;
  wire \WDATA_reg_n_0_[4] ;
  wire \WDATA_reg_n_0_[5] ;
  wire \WDATA_reg_n_0_[6] ;
  wire \WDATA_reg_n_0_[7] ;
  wire \WDATA_reg_n_0_[8] ;
  wire \WDATA_reg_n_0_[9] ;
  wire axi_arready;
  wire axi_arvalid;
  wire [31:0]axi_awaddr;
  wire axi_awready;
  wire axi_awvalid;
  wire axi_bready;
  wire axi_bvalid;
  wire [31:0]axi_rdata;
  wire axi_rready;
  wire axi_rvalid;
  wire [31:0]axi_wdata;
  wire axi_wready;
  wire axi_wvalid;
  wire \bus_cap[31]_i_1_n_0 ;
  wire \bus_cap_reg_n_0_[0] ;
  wire \bus_cap_reg_n_0_[10] ;
  wire \bus_cap_reg_n_0_[11] ;
  wire \bus_cap_reg_n_0_[12] ;
  wire \bus_cap_reg_n_0_[13] ;
  wire \bus_cap_reg_n_0_[14] ;
  wire \bus_cap_reg_n_0_[15] ;
  wire \bus_cap_reg_n_0_[16] ;
  wire \bus_cap_reg_n_0_[17] ;
  wire \bus_cap_reg_n_0_[18] ;
  wire \bus_cap_reg_n_0_[19] ;
  wire \bus_cap_reg_n_0_[1] ;
  wire \bus_cap_reg_n_0_[20] ;
  wire \bus_cap_reg_n_0_[21] ;
  wire \bus_cap_reg_n_0_[22] ;
  wire \bus_cap_reg_n_0_[23] ;
  wire \bus_cap_reg_n_0_[24] ;
  wire \bus_cap_reg_n_0_[25] ;
  wire \bus_cap_reg_n_0_[26] ;
  wire \bus_cap_reg_n_0_[27] ;
  wire \bus_cap_reg_n_0_[28] ;
  wire \bus_cap_reg_n_0_[29] ;
  wire \bus_cap_reg_n_0_[2] ;
  wire \bus_cap_reg_n_0_[30] ;
  wire \bus_cap_reg_n_0_[3] ;
  wire \bus_cap_reg_n_0_[4] ;
  wire \bus_cap_reg_n_0_[5] ;
  wire \bus_cap_reg_n_0_[6] ;
  wire \bus_cap_reg_n_0_[7] ;
  wire \bus_cap_reg_n_0_[8] ;
  wire \bus_cap_reg_n_0_[9] ;
  wire busy;
  wire \counter[33]_i_1_n_0 ;
  wire \counter_reg[63]_srl30___counter_reg_r_28_n_0 ;
  wire \counter_reg[64]_counter_reg_r_29_n_0 ;
  wire counter_reg_gate_n_0;
  wire \counter_reg_n_0_[0] ;
  wire counter_reg_r_0_n_0;
  wire counter_reg_r_10_n_0;
  wire counter_reg_r_11_n_0;
  wire counter_reg_r_12_n_0;
  wire counter_reg_r_13_n_0;
  wire counter_reg_r_14_n_0;
  wire counter_reg_r_15_n_0;
  wire counter_reg_r_16_n_0;
  wire counter_reg_r_17_n_0;
  wire counter_reg_r_18_n_0;
  wire counter_reg_r_19_n_0;
  wire counter_reg_r_1_n_0;
  wire counter_reg_r_20_n_0;
  wire counter_reg_r_21_n_0;
  wire counter_reg_r_22_n_0;
  wire counter_reg_r_23_n_0;
  wire counter_reg_r_24_n_0;
  wire counter_reg_r_25_n_0;
  wire counter_reg_r_26_n_0;
  wire counter_reg_r_27_n_0;
  wire counter_reg_r_28_n_0;
  wire counter_reg_r_29_n_0;
  wire counter_reg_r_2_n_0;
  wire counter_reg_r_3_n_0;
  wire counter_reg_r_4_n_0;
  wire counter_reg_r_5_n_0;
  wire counter_reg_r_6_n_0;
  wire counter_reg_r_7_n_0;
  wire counter_reg_r_8_n_0;
  wire counter_reg_r_9_n_0;
  wire counter_reg_r_n_0;
  wire encap;
  wire enz_0;
  wire enz_0_INST_0_i_1_n_0;
  wire enz_0_INST_0_i_2_n_0;
  wire enz_0_INST_0_i_3_n_0;
  wire enz_0_INST_0_i_4_n_0;
  wire enz_0_INST_0_i_5_n_0;
  wire enz_0_INST_0_i_6_n_0;
  wire enz_0_INST_0_i_7_n_0;
  wire enz_0_INST_0_i_8_n_0;
  wire fini_spi;
  wire fini_spi_clk;
  wire fini_spi_i_1_n_0;
  wire [31:31]p_0_in;
  wire p_0_in1_in;
  wire p_0_in2_in;
  wire p_0_in4_in;
  wire [31:1]p_1_in;
  wire [33:3]p_1_in__0;
  wire [31:0]p_2_in;
  wire [31:0]rdata;
  wire [31:0]rdata_sclk;
  wire re;
  wire re_clk;
  wire re_reg_n_0;
  (* RTL_KEEP = "yes" *) wire [3:0]state;
  wire [2:0]status_sclk;
  wire we;
  wire we3_out;
  wire we_clk;
  wire \NLW_counter_reg[63]_srl30___counter_reg_r_28_Q31_UNCONNECTED ;

  assign axi_araddr[31] = \<const0> ;
  assign axi_araddr[30] = \<const0> ;
  assign axi_araddr[29] = \<const0> ;
  assign axi_araddr[28] = \<const0> ;
  assign axi_araddr[27] = \<const0> ;
  assign axi_araddr[26] = \<const0> ;
  assign axi_araddr[25] = \<const0> ;
  assign axi_araddr[24] = \<const0> ;
  assign axi_araddr[23] = \<const0> ;
  assign axi_araddr[22] = \<const0> ;
  assign axi_araddr[21] = \<const0> ;
  assign axi_araddr[20] = \<const0> ;
  assign axi_araddr[19] = \<const0> ;
  assign axi_araddr[18] = \<const0> ;
  assign axi_araddr[17] = \<const0> ;
  assign axi_araddr[16] = \<const0> ;
  assign axi_araddr[15] = \<const0> ;
  assign axi_araddr[14] = \<const0> ;
  assign axi_araddr[13] = \<const0> ;
  assign axi_araddr[12] = \<const0> ;
  assign axi_araddr[11] = \<const0> ;
  assign axi_araddr[10] = \<const0> ;
  assign axi_araddr[9] = \<const0> ;
  assign axi_araddr[8] = \<const0> ;
  assign axi_araddr[7] = \<const0> ;
  assign axi_araddr[6] = \<const0> ;
  assign axi_araddr[5] = \<const0> ;
  assign axi_araddr[4] = \<const0> ;
  assign axi_araddr[3] = \<const0> ;
  assign axi_araddr[2] = \<const0> ;
  assign axi_araddr[1] = \<const0> ;
  assign axi_araddr[0] = \<const0> ;
  assign axi_arprot[2] = \<const0> ;
  assign axi_arprot[1] = \<const0> ;
  assign axi_arprot[0] = \<const0> ;
  assign axi_awprot[2] = \<const0> ;
  assign axi_awprot[1] = \<const0> ;
  assign axi_awprot[0] = \<const0> ;
  assign axi_wstrb[3] = \<const0> ;
  assign axi_wstrb[2] = \<const0> ;
  assign axi_wstrb[1] = \<const0> ;
  assign axi_wstrb[0] = \<const0> ;
  LUT4 #(
    .INIT(16'h0440)) 
    \A_ADDR[31]_i_1 
       (.I0(CEB),
        .I1(p_0_in),
        .I2(re_reg_n_0),
        .I3(we),
        .O(A_ADDR));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[0] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(DATA),
        .Q(\A_ADDR_reg_n_0_[0] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[10] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[10]),
        .Q(\A_ADDR_reg_n_0_[10] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[11] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[11]),
        .Q(\A_ADDR_reg_n_0_[11] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[12] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[12]),
        .Q(\A_ADDR_reg_n_0_[12] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[13] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[13]),
        .Q(\A_ADDR_reg_n_0_[13] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[14] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[14]),
        .Q(\A_ADDR_reg_n_0_[14] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[15] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[15]),
        .Q(\A_ADDR_reg_n_0_[15] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[16] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[16]),
        .Q(\A_ADDR_reg_n_0_[16] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[17] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[17]),
        .Q(\A_ADDR_reg_n_0_[17] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[18] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[18]),
        .Q(\A_ADDR_reg_n_0_[18] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[19] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[19]),
        .Q(\A_ADDR_reg_n_0_[19] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[1] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[1]),
        .Q(\A_ADDR_reg_n_0_[1] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[20] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[20]),
        .Q(\A_ADDR_reg_n_0_[20] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[21] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[21]),
        .Q(\A_ADDR_reg_n_0_[21] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[22] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[22]),
        .Q(\A_ADDR_reg_n_0_[22] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[23] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[23]),
        .Q(\A_ADDR_reg_n_0_[23] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[24] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[24]),
        .Q(\A_ADDR_reg_n_0_[24] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[25] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[25]),
        .Q(\A_ADDR_reg_n_0_[25] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[26] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[26]),
        .Q(\A_ADDR_reg_n_0_[26] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[27] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[27]),
        .Q(\A_ADDR_reg_n_0_[27] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[28] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[28]),
        .Q(\A_ADDR_reg_n_0_[28] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[29] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[29]),
        .Q(\A_ADDR_reg_n_0_[29] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[2] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[2]),
        .Q(\A_ADDR_reg_n_0_[2] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[30] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[30]),
        .Q(\A_ADDR_reg_n_0_[30] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[31] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[31]),
        .Q(\A_ADDR_reg_n_0_[31] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[3] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[3]),
        .Q(\A_ADDR_reg_n_0_[3] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[4] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[4]),
        .Q(\A_ADDR_reg_n_0_[4] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[5] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[5]),
        .Q(\A_ADDR_reg_n_0_[5] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[6] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[6]),
        .Q(\A_ADDR_reg_n_0_[6] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[7] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[7]),
        .Q(\A_ADDR_reg_n_0_[7] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[8] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[8]),
        .Q(\A_ADDR_reg_n_0_[8] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \A_ADDR_reg[9] 
       (.C(SCLK),
        .CE(A_ADDR),
        .D(p_1_in[9]),
        .Q(\A_ADDR_reg_n_0_[9] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    DOUT_INST_0
       (.I0(DOUTNOZ),
        .O(DOUT));
  LUT6 #(
    .INIT(64'h0000BEAA00000000)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state[0]_i_2_n_0 ),
        .I1(we_clk),
        .I2(re_clk),
        .I3(fini_spi_clk),
        .I4(state[3]),
        .I5(\FSM_sequential_state[0]_i_3_n_0 ),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3044FFFF30440000)) 
    \FSM_sequential_state[0]_i_3 
       (.I0(axi_arready),
        .I1(state[0]),
        .I2(axi_rvalid),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\FSM_sequential_state[0]_i_4_n_0 ),
        .O(\FSM_sequential_state[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3077FC77)) 
    \FSM_sequential_state[0]_i_4 
       (.I0(axi_awready),
        .I1(state[0]),
        .I2(axi_wready),
        .I3(state[1]),
        .I4(axi_bvalid),
        .O(\FSM_sequential_state[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state[3]),
        .I1(\FSM_sequential_state[1]_i_2_n_0 ),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC3C383B3F3F383B3)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(axi_bvalid),
        .I1(state[1]),
        .I2(state[0]),
        .I3(axi_awready),
        .I4(state[2]),
        .I5(axi_arready),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(\FSM_sequential_state[2]_i_2_n_0 ),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[3]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8080838080808080)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(axi_bvalid),
        .I1(state[0]),
        .I2(state[1]),
        .I3(re_clk),
        .I4(we_clk),
        .I5(fini_spi_clk),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(RST),
        .O(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h09091000)) 
    \FSM_sequential_state[3]_i_2 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(fini_spi_clk),
        .I4(state[2]),
        .O(\FSM_sequential_state[3]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\FSM_sequential_state[3]_i_2_n_0 ),
        .Q(state[3]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'h0100)) 
    PICORV_RST_SPI_i_1
       (.I0(we),
        .I1(re_reg_n_0),
        .I2(CEB),
        .I3(p_0_in2_in),
        .O(PICORV_RST_SPI));
  FDRE #(
    .INIT(1'b0)) 
    PICORV_RST_SPI_reg
       (.C(SCLK),
        .CE(PICORV_RST_SPI),
        .D(DATA),
        .Q(PICORV_RST_SPI_reg_n_0),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \WDATA[31]_i_1 
       (.I0(CEB),
        .I1(p_0_in2_in),
        .I2(we),
        .O(WDATA));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[0] 
       (.C(SCLK),
        .CE(WDATA),
        .D(DATA),
        .Q(\WDATA_reg_n_0_[0] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[10] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[10]),
        .Q(\WDATA_reg_n_0_[10] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[11] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[11]),
        .Q(\WDATA_reg_n_0_[11] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[12] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[12]),
        .Q(\WDATA_reg_n_0_[12] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[13] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[13]),
        .Q(\WDATA_reg_n_0_[13] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[14] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[14]),
        .Q(\WDATA_reg_n_0_[14] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[15] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[15]),
        .Q(\WDATA_reg_n_0_[15] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[16] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[16]),
        .Q(\WDATA_reg_n_0_[16] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[17] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[17]),
        .Q(\WDATA_reg_n_0_[17] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[18] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[18]),
        .Q(\WDATA_reg_n_0_[18] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[19] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[19]),
        .Q(\WDATA_reg_n_0_[19] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[1] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[1]),
        .Q(\WDATA_reg_n_0_[1] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[20] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[20]),
        .Q(\WDATA_reg_n_0_[20] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[21] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[21]),
        .Q(\WDATA_reg_n_0_[21] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[22] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[22]),
        .Q(\WDATA_reg_n_0_[22] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[23] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[23]),
        .Q(\WDATA_reg_n_0_[23] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[24] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[24]),
        .Q(\WDATA_reg_n_0_[24] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[25] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[25]),
        .Q(\WDATA_reg_n_0_[25] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[26] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[26]),
        .Q(\WDATA_reg_n_0_[26] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[27] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[27]),
        .Q(\WDATA_reg_n_0_[27] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[28] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[28]),
        .Q(\WDATA_reg_n_0_[28] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[29] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[29]),
        .Q(\WDATA_reg_n_0_[29] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[2] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[2]),
        .Q(\WDATA_reg_n_0_[2] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[30] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[30]),
        .Q(\WDATA_reg_n_0_[30] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[31] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[31]),
        .Q(\WDATA_reg_n_0_[31] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[3] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[3]),
        .Q(\WDATA_reg_n_0_[3] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[4] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[4]),
        .Q(\WDATA_reg_n_0_[4] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[5] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[5]),
        .Q(\WDATA_reg_n_0_[5] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[6] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[6]),
        .Q(\WDATA_reg_n_0_[6] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[7] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[7]),
        .Q(\WDATA_reg_n_0_[7] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[8] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[8]),
        .Q(\WDATA_reg_n_0_[8] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \WDATA_reg[9] 
       (.C(SCLK),
        .CE(WDATA),
        .D(p_1_in[9]),
        .Q(\WDATA_reg_n_0_[9] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5400)) 
    axi_arvalid_INST_0
       (.I0(state[3]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .O(axi_arvalid));
  LUT4 #(
    .INIT(16'h1114)) 
    axi_awvalid_INST_0
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .O(axi_awvalid));
  LUT4 #(
    .INIT(16'h0010)) 
    axi_bready_INST_0
       (.I0(state[3]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .O(axi_bready));
  LUT4 #(
    .INIT(16'h2000)) 
    axi_rready_INST_0
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state[1]),
        .O(axi_rready));
  LUT4 #(
    .INIT(16'h1104)) 
    axi_wvalid_INST_0
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(axi_wvalid));
  LUT5 #(
    .INIT(32'h83008000)) 
    \bus_cap[0]_i_1 
       (.I0(rdata_sclk[0]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(status_sclk[0]),
        .O(p_2_in[0]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[10]_i_1 
       (.I0(rdata_sclk[10]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[9] ),
        .O(p_2_in[10]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[11]_i_1 
       (.I0(rdata_sclk[11]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[10] ),
        .O(p_2_in[11]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[12]_i_1 
       (.I0(rdata_sclk[12]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[11] ),
        .O(p_2_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[13]_i_1 
       (.I0(rdata_sclk[13]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[12] ),
        .O(p_2_in[13]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[14]_i_1 
       (.I0(rdata_sclk[14]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[13] ),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[15]_i_1 
       (.I0(rdata_sclk[15]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[14] ),
        .O(p_2_in[15]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[16]_i_1 
       (.I0(rdata_sclk[16]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[15] ),
        .O(p_2_in[16]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[17]_i_1 
       (.I0(rdata_sclk[17]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[16] ),
        .O(p_2_in[17]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[18]_i_1 
       (.I0(rdata_sclk[18]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[17] ),
        .O(p_2_in[18]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[19]_i_1 
       (.I0(rdata_sclk[19]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[18] ),
        .O(p_2_in[19]));
  LUT6 #(
    .INIT(64'hF0AAAACCAAAAAAAA)) 
    \bus_cap[1]_i_1 
       (.I0(\bus_cap_reg_n_0_[0] ),
        .I1(status_sclk[1]),
        .I2(rdata_sclk[1]),
        .I3(DATA),
        .I4(we),
        .I5(p_0_in4_in),
        .O(p_2_in[1]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[20]_i_1 
       (.I0(rdata_sclk[20]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[19] ),
        .O(p_2_in[20]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[21]_i_1 
       (.I0(rdata_sclk[21]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[20] ),
        .O(p_2_in[21]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[22]_i_1 
       (.I0(rdata_sclk[22]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[21] ),
        .O(p_2_in[22]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[23]_i_1 
       (.I0(rdata_sclk[23]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[22] ),
        .O(p_2_in[23]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[24]_i_1 
       (.I0(rdata_sclk[24]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[23] ),
        .O(p_2_in[24]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[25]_i_1 
       (.I0(rdata_sclk[25]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[24] ),
        .O(p_2_in[25]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[26]_i_1 
       (.I0(rdata_sclk[26]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[25] ),
        .O(p_2_in[26]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[27]_i_1 
       (.I0(rdata_sclk[27]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[26] ),
        .O(p_2_in[27]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[28]_i_1 
       (.I0(rdata_sclk[28]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[27] ),
        .O(p_2_in[28]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[29]_i_1 
       (.I0(rdata_sclk[29]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[28] ),
        .O(p_2_in[29]));
  LUT6 #(
    .INIT(64'hF0AAAACCAAAAAAAA)) 
    \bus_cap[2]_i_1 
       (.I0(\bus_cap_reg_n_0_[1] ),
        .I1(status_sclk[2]),
        .I2(rdata_sclk[2]),
        .I3(DATA),
        .I4(we),
        .I5(p_0_in4_in),
        .O(p_2_in[2]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[30]_i_1 
       (.I0(rdata_sclk[30]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[29] ),
        .O(p_2_in[30]));
  LUT6 #(
    .INIT(64'hEBEBEBEBEBEBEBAA)) 
    \bus_cap[31]_i_1 
       (.I0(encap),
        .I1(we),
        .I2(re_reg_n_0),
        .I3(enz_0_INST_0_i_1_n_0),
        .I4(enz_0_INST_0_i_2_n_0),
        .I5(enz_0_INST_0_i_3_n_0),
        .O(\bus_cap[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[31]_i_2 
       (.I0(rdata_sclk[31]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[30] ),
        .O(p_2_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \bus_cap[31]_i_3 
       (.I0(DATA),
        .I1(we),
        .I2(p_0_in4_in),
        .O(encap));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[3]_i_1 
       (.I0(rdata_sclk[3]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[2] ),
        .O(p_2_in[3]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[4]_i_1 
       (.I0(rdata_sclk[4]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[3] ),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[5]_i_1 
       (.I0(rdata_sclk[5]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[4] ),
        .O(p_2_in[5]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[6]_i_1 
       (.I0(rdata_sclk[6]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[5] ),
        .O(p_2_in[6]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[7]_i_1 
       (.I0(rdata_sclk[7]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[6] ),
        .O(p_2_in[7]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[8]_i_1 
       (.I0(rdata_sclk[8]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[7] ),
        .O(p_2_in[8]));
  LUT5 #(
    .INIT(32'hBCFF8000)) 
    \bus_cap[9]_i_1 
       (.I0(rdata_sclk[9]),
        .I1(DATA),
        .I2(we),
        .I3(p_0_in4_in),
        .I4(\bus_cap_reg_n_0_[8] ),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[0] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[0]),
        .Q(\bus_cap_reg_n_0_[0] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[10] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[10]),
        .Q(\bus_cap_reg_n_0_[10] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[11] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[11]),
        .Q(\bus_cap_reg_n_0_[11] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[12] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[12]),
        .Q(\bus_cap_reg_n_0_[12] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[13] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[13]),
        .Q(\bus_cap_reg_n_0_[13] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[14] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[14]),
        .Q(\bus_cap_reg_n_0_[14] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[15] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[15]),
        .Q(\bus_cap_reg_n_0_[15] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[16] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[16]),
        .Q(\bus_cap_reg_n_0_[16] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[17] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[17]),
        .Q(\bus_cap_reg_n_0_[17] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[18] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[18]),
        .Q(\bus_cap_reg_n_0_[18] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[19] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[19]),
        .Q(\bus_cap_reg_n_0_[19] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[1] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(\bus_cap_reg_n_0_[1] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[20] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[20]),
        .Q(\bus_cap_reg_n_0_[20] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[21] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[21]),
        .Q(\bus_cap_reg_n_0_[21] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[22] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[22]),
        .Q(\bus_cap_reg_n_0_[22] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[23] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[23]),
        .Q(\bus_cap_reg_n_0_[23] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[24] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[24]),
        .Q(\bus_cap_reg_n_0_[24] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[25] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[25]),
        .Q(\bus_cap_reg_n_0_[25] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[26] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[26]),
        .Q(\bus_cap_reg_n_0_[26] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[27] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[27]),
        .Q(\bus_cap_reg_n_0_[27] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[28] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[28]),
        .Q(\bus_cap_reg_n_0_[28] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[29] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[29]),
        .Q(\bus_cap_reg_n_0_[29] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[2] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(\bus_cap_reg_n_0_[2] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[30] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[30]),
        .Q(\bus_cap_reg_n_0_[30] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[31] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[31]),
        .Q(DOUTNOZ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[3] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(\bus_cap_reg_n_0_[3] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[4] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(\bus_cap_reg_n_0_[4] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[5] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(\bus_cap_reg_n_0_[5] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[6] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[6]),
        .Q(\bus_cap_reg_n_0_[6] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[7] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[7]),
        .Q(\bus_cap_reg_n_0_[7] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[8] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[8]),
        .Q(\bus_cap_reg_n_0_[8] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bus_cap_reg[9] 
       (.C(SCLK),
        .CE(\bus_cap[31]_i_1_n_0 ),
        .D(p_2_in[9]),
        .Q(\bus_cap_reg_n_0_[9] ),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  (* impl = "1" *) 
  (* sword = "64" *) 
  bus_sync_sf__parameterized1 bus_sync_axi_bus
       (.CLK1(SCLK),
        .CLK2(CLK),
        .RST(RST),
        .data_in({\A_ADDR_reg_n_0_[31] ,\A_ADDR_reg_n_0_[30] ,\A_ADDR_reg_n_0_[29] ,\A_ADDR_reg_n_0_[28] ,\A_ADDR_reg_n_0_[27] ,\A_ADDR_reg_n_0_[26] ,\A_ADDR_reg_n_0_[25] ,\A_ADDR_reg_n_0_[24] ,\A_ADDR_reg_n_0_[23] ,\A_ADDR_reg_n_0_[22] ,\A_ADDR_reg_n_0_[21] ,\A_ADDR_reg_n_0_[20] ,\A_ADDR_reg_n_0_[19] ,\A_ADDR_reg_n_0_[18] ,\A_ADDR_reg_n_0_[17] ,\A_ADDR_reg_n_0_[16] ,\A_ADDR_reg_n_0_[15] ,\A_ADDR_reg_n_0_[14] ,\A_ADDR_reg_n_0_[13] ,\A_ADDR_reg_n_0_[12] ,\A_ADDR_reg_n_0_[11] ,\A_ADDR_reg_n_0_[10] ,\A_ADDR_reg_n_0_[9] ,\A_ADDR_reg_n_0_[8] ,\A_ADDR_reg_n_0_[7] ,\A_ADDR_reg_n_0_[6] ,\A_ADDR_reg_n_0_[5] ,\A_ADDR_reg_n_0_[4] ,\A_ADDR_reg_n_0_[3] ,\A_ADDR_reg_n_0_[2] ,\A_ADDR_reg_n_0_[1] ,\A_ADDR_reg_n_0_[0] ,\WDATA_reg_n_0_[31] ,\WDATA_reg_n_0_[30] ,\WDATA_reg_n_0_[29] ,\WDATA_reg_n_0_[28] ,\WDATA_reg_n_0_[27] ,\WDATA_reg_n_0_[26] ,\WDATA_reg_n_0_[25] ,\WDATA_reg_n_0_[24] ,\WDATA_reg_n_0_[23] ,\WDATA_reg_n_0_[22] ,\WDATA_reg_n_0_[21] ,\WDATA_reg_n_0_[20] ,\WDATA_reg_n_0_[19] ,\WDATA_reg_n_0_[18] ,\WDATA_reg_n_0_[17] ,\WDATA_reg_n_0_[16] ,\WDATA_reg_n_0_[15] ,\WDATA_reg_n_0_[14] ,\WDATA_reg_n_0_[13] ,\WDATA_reg_n_0_[12] ,\WDATA_reg_n_0_[11] ,\WDATA_reg_n_0_[10] ,\WDATA_reg_n_0_[9] ,\WDATA_reg_n_0_[8] ,\WDATA_reg_n_0_[7] ,\WDATA_reg_n_0_[6] ,\WDATA_reg_n_0_[5] ,\WDATA_reg_n_0_[4] ,\WDATA_reg_n_0_[3] ,\WDATA_reg_n_0_[2] ,\WDATA_reg_n_0_[1] ,\WDATA_reg_n_0_[0] }),
        .data_out({axi_awaddr,axi_wdata}));
  (* impl = "0" *) 
  (* sword = "32" *) 
  bus_sync_sf__parameterized0 bus_sync_rdata
       (.CLK1(CLK),
        .CLK2(SCLK),
        .RST(RST),
        .data_in(rdata),
        .data_out(rdata_sclk));
  (* impl = "1" *) 
  (* sword = "4" *) 
  bus_sync_sf__parameterized2 bus_sync_state_machine
       (.CLK1(SCLK),
        .CLK2(CLK),
        .RST(RST),
        .data_in({PICORV_RST_SPI_reg_n_0,we,re_reg_n_0,fini_spi}),
        .data_out({PICORV_RST,we_clk,re_clk,fini_spi_clk}));
  (* impl = "0" *) 
  (* sword = "3" *) 
  bus_sync_sf bus_sync_status
       (.CLK1(CLK),
        .CLK2(SCLK),
        .RST(RST),
        .data_in({axi_arvalid,axi_awvalid,busy}),
        .data_out(status_sclk));
  LUT4 #(
    .INIT(16'h01FE)) 
    bus_sync_status_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .O(busy));
  LUT2 #(
    .INIT(4'hB)) 
    \counter[33]_i_1 
       (.I0(CEB),
        .I1(RST),
        .O(\counter[33]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \counter_reg[0] 
       (.C(SCLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(\counter_reg_n_0_[0] ),
        .S(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(p_1_in__0[16]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[16] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[16]),
        .Q(p_1_in__0[17]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[17] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[17]),
        .Q(p_1_in__0[18]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[18] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[18]),
        .Q(p_1_in__0[19]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[19] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[19]),
        .Q(p_1_in__0[20]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(SCLK),
        .CE(1'b1),
        .D(\counter_reg_n_0_[0] ),
        .Q(p_0_in4_in),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[20] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[20]),
        .Q(p_1_in__0[21]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[21] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[21]),
        .Q(p_1_in__0[22]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[22] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[22]),
        .Q(p_1_in__0[23]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[23] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[23]),
        .Q(p_1_in__0[24]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[24] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[24]),
        .Q(p_1_in__0[25]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[25] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[25]),
        .Q(p_1_in__0[26]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[26] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[26]),
        .Q(p_1_in__0[27]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[27] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[27]),
        .Q(p_1_in__0[28]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[28] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[28]),
        .Q(p_1_in__0[29]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[29] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[29]),
        .Q(p_1_in__0[30]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_0_in4_in),
        .Q(p_1_in__0[3]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[30] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[30]),
        .Q(p_1_in__0[31]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[31] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[31]),
        .Q(p_1_in__0[32]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[32] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[32]),
        .Q(p_1_in__0[33]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[33] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[33]),
        .Q(p_0_in),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(\counter[33]_i_1_n_0 ));
  (* srl_bus_name = "inst_spi_axi_master/\counter_reg " *) 
  (* srl_name = "inst_spi_axi_master/\counter_reg[63]_srl30___counter_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \counter_reg[63]_srl30___counter_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(SCLK),
        .D(p_0_in),
        .Q(\counter_reg[63]_srl30___counter_reg_r_28_n_0 ),
        .Q31(\NLW_counter_reg[63]_srl30___counter_reg_r_28_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[64]_counter_reg_r_29 
       (.C(SCLK),
        .CE(1'b1),
        .D(\counter_reg[63]_srl30___counter_reg_r_28_n_0 ),
        .Q(\counter_reg[64]_counter_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[65] 
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_gate_n_0),
        .Q(p_0_in2_in),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(SCLK),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(\counter[33]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    counter_reg_gate
       (.I0(\counter_reg[64]_counter_reg_r_29_n_0 ),
        .I1(counter_reg_r_29_n_0),
        .O(counter_reg_gate_n_0));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r
       (.C(SCLK),
        .CE(1'b1),
        .D(1'b1),
        .Q(counter_reg_r_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_0
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_n_0),
        .Q(counter_reg_r_0_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_1
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_0_n_0),
        .Q(counter_reg_r_1_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_10
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_9_n_0),
        .Q(counter_reg_r_10_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_11
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_10_n_0),
        .Q(counter_reg_r_11_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_12
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_11_n_0),
        .Q(counter_reg_r_12_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_13
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_12_n_0),
        .Q(counter_reg_r_13_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_14
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_13_n_0),
        .Q(counter_reg_r_14_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_15
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_14_n_0),
        .Q(counter_reg_r_15_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_16
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_15_n_0),
        .Q(counter_reg_r_16_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_17
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_16_n_0),
        .Q(counter_reg_r_17_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_18
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_17_n_0),
        .Q(counter_reg_r_18_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_19
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_18_n_0),
        .Q(counter_reg_r_19_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_2
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_1_n_0),
        .Q(counter_reg_r_2_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_20
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_19_n_0),
        .Q(counter_reg_r_20_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_21
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_20_n_0),
        .Q(counter_reg_r_21_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_22
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_21_n_0),
        .Q(counter_reg_r_22_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_23
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_22_n_0),
        .Q(counter_reg_r_23_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_24
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_23_n_0),
        .Q(counter_reg_r_24_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_25
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_24_n_0),
        .Q(counter_reg_r_25_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_26
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_25_n_0),
        .Q(counter_reg_r_26_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_27
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_26_n_0),
        .Q(counter_reg_r_27_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_28
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_27_n_0),
        .Q(counter_reg_r_28_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_29
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_28_n_0),
        .Q(counter_reg_r_29_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_3
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_2_n_0),
        .Q(counter_reg_r_3_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_4
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_3_n_0),
        .Q(counter_reg_r_4_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_5
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_4_n_0),
        .Q(counter_reg_r_5_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_6
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_5_n_0),
        .Q(counter_reg_r_6_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_7
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_6_n_0),
        .Q(counter_reg_r_7_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_8
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_7_n_0),
        .Q(counter_reg_r_8_n_0),
        .R(\counter[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    counter_reg_r_9
       (.C(SCLK),
        .CE(1'b1),
        .D(counter_reg_r_8_n_0),
        .Q(counter_reg_r_9_n_0),
        .R(\counter[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000099999990)) 
    enz_0_INST_0
       (.I0(we),
        .I1(re_reg_n_0),
        .I2(enz_0_INST_0_i_1_n_0),
        .I3(enz_0_INST_0_i_2_n_0),
        .I4(enz_0_INST_0_i_3_n_0),
        .I5(CEB),
        .O(enz_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    enz_0_INST_0_i_1
       (.I0(p_1_in__0[22]),
        .I1(p_1_in__0[21]),
        .I2(p_1_in__0[30]),
        .I3(p_1_in__0[29]),
        .O(enz_0_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    enz_0_INST_0_i_2
       (.I0(p_1_in__0[33]),
        .I1(p_0_in),
        .I2(enz_0_INST_0_i_4_n_0),
        .I3(enz_0_INST_0_i_5_n_0),
        .I4(enz_0_INST_0_i_6_n_0),
        .I5(enz_0_INST_0_i_7_n_0),
        .O(enz_0_INST_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    enz_0_INST_0_i_3
       (.I0(enz_0_INST_0_i_8_n_0),
        .I1(p_1_in__0[19]),
        .I2(p_1_in__0[20]),
        .I3(p_1_in__0[25]),
        .I4(p_1_in__0[26]),
        .O(enz_0_INST_0_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    enz_0_INST_0_i_4
       (.I0(p_1_in__0[18]),
        .I1(p_1_in__0[17]),
        .I2(p_1_in__0[16]),
        .I3(p_1_in__0[15]),
        .O(enz_0_INST_0_i_4_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    enz_0_INST_0_i_5
       (.I0(p_1_in__0[14]),
        .I1(p_1_in__0[13]),
        .I2(p_1_in__0[12]),
        .I3(p_1_in__0[11]),
        .O(enz_0_INST_0_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    enz_0_INST_0_i_6
       (.I0(p_1_in__0[4]),
        .I1(p_1_in__0[3]),
        .I2(p_1_in__0[6]),
        .I3(p_1_in__0[5]),
        .O(enz_0_INST_0_i_6_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    enz_0_INST_0_i_7
       (.I0(p_1_in__0[10]),
        .I1(p_1_in__0[9]),
        .I2(p_1_in__0[8]),
        .I3(p_1_in__0[7]),
        .O(enz_0_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    enz_0_INST_0_i_8
       (.I0(p_1_in__0[31]),
        .I1(p_1_in__0[32]),
        .I2(p_1_in__0[27]),
        .I3(p_1_in__0[28]),
        .I4(p_1_in__0[24]),
        .I5(p_1_in__0[23]),
        .O(enz_0_INST_0_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    fini_spi_i_1
       (.I0(p_0_in2_in),
        .I1(RST),
        .O(fini_spi_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fini_spi_reg
       (.C(SCLK),
        .CE(1'b1),
        .D(fini_spi_i_1_n_0),
        .Q(fini_spi),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[0] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[0]),
        .Q(rdata[0]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[10] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[10]),
        .Q(rdata[10]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[11] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[11]),
        .Q(rdata[11]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[12] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[12]),
        .Q(rdata[12]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[13] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[13]),
        .Q(rdata[13]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[14] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[14]),
        .Q(rdata[14]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[15] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[15]),
        .Q(rdata[15]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[16] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[16]),
        .Q(rdata[16]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[17] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[17]),
        .Q(rdata[17]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[18] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[18]),
        .Q(rdata[18]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[19] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[19]),
        .Q(rdata[19]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[1] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[1]),
        .Q(rdata[1]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[20] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[20]),
        .Q(rdata[20]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[21] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[21]),
        .Q(rdata[21]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[22] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[22]),
        .Q(rdata[22]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[23] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[23]),
        .Q(rdata[23]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[24] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[24]),
        .Q(rdata[24]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[25] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[25]),
        .Q(rdata[25]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[26] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[26]),
        .Q(rdata[26]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[27] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[27]),
        .Q(rdata[27]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[28] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[28]),
        .Q(rdata[28]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[29] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[29]),
        .Q(rdata[29]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[2] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[2]),
        .Q(rdata[2]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[30] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[30]),
        .Q(rdata[30]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[31] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[31]),
        .Q(rdata[31]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[3] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[3]),
        .Q(rdata[3]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[4] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[4]),
        .Q(rdata[4]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[5] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[5]),
        .Q(rdata[5]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[6] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[6]),
        .Q(rdata[6]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[7] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[7]),
        .Q(rdata[7]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[8] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[8]),
        .Q(rdata[8]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg[9] 
       (.C(CLK),
        .CE(axi_rready),
        .D(axi_rdata[9]),
        .Q(rdata[9]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    re_i_1
       (.I0(p_0_in4_in),
        .I1(CEB),
        .O(re));
  FDRE #(
    .INIT(1'b0)) 
    re_reg
       (.C(SCLK),
        .CE(re),
        .D(DATA),
        .Q(re_reg_n_0),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sft_reg[30]_i_1 
       (.I0(CEB),
        .O(p_0_in1_in));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[0] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(DATA),
        .Q(p_1_in[1]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[10] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[10]),
        .Q(p_1_in[11]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[11] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[11]),
        .Q(p_1_in[12]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[12] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[12]),
        .Q(p_1_in[13]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[13] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[13]),
        .Q(p_1_in[14]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[14] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[14]),
        .Q(p_1_in[15]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[15] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[15]),
        .Q(p_1_in[16]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[16] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[16]),
        .Q(p_1_in[17]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[17] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[17]),
        .Q(p_1_in[18]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[18] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[18]),
        .Q(p_1_in[19]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[19] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[19]),
        .Q(p_1_in[20]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[1] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[1]),
        .Q(p_1_in[2]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[20] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[20]),
        .Q(p_1_in[21]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[21] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[21]),
        .Q(p_1_in[22]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[22] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[22]),
        .Q(p_1_in[23]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[23] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[23]),
        .Q(p_1_in[24]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[24] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[24]),
        .Q(p_1_in[25]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[25] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[25]),
        .Q(p_1_in[26]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[26] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[26]),
        .Q(p_1_in[27]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[27] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[27]),
        .Q(p_1_in[28]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[28] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[28]),
        .Q(p_1_in[29]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[29] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[29]),
        .Q(p_1_in[30]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[2] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[2]),
        .Q(p_1_in[3]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[30] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[30]),
        .Q(p_1_in[31]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[3] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[3]),
        .Q(p_1_in[4]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[4] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[4]),
        .Q(p_1_in[5]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[5] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[5]),
        .Q(p_1_in[6]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[6] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[6]),
        .Q(p_1_in[7]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[7] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[7]),
        .Q(p_1_in[8]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[8] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[8]),
        .Q(p_1_in[9]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sft_reg_reg[9] 
       (.C(SCLK),
        .CE(p_0_in1_in),
        .D(p_1_in[9]),
        .Q(p_1_in[10]),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    we_i_1
       (.I0(\counter_reg_n_0_[0] ),
        .I1(CEB),
        .O(we3_out));
  FDRE #(
    .INIT(1'b0)) 
    we_reg
       (.C(SCLK),
        .CE(we3_out),
        .D(DATA),
        .Q(we),
        .R(\FSM_sequential_state[3]_i_1_n_0 ));
endmodule

(* div_comp = "1'b0" *) (* impl = "0" *) (* numbit_divisor = "1" *) 
(* numbit_sync = "5" *) (* sword = "32" *) (* sync_stop = "5'b11111" *) 
(* syncing = "0" *) 
module spi_axi_slave
   (CEB,
    SCLK,
    DATA,
    RST,
    CLK,
    axi_awvalid,
    axi_awready,
    axi_awaddr,
    axi_awprot,
    axi_wvalid,
    axi_wready,
    axi_wdata,
    axi_wstrb,
    axi_bvalid,
    axi_bready,
    axi_arvalid,
    axi_arready,
    axi_araddr,
    axi_arprot,
    axi_rvalid,
    axi_rready,
    axi_rdata,
    enz_0);
  output CEB;
  output SCLK;
  output DATA;
  input RST;
  input CLK;
  input axi_awvalid;
  output axi_awready;
  input [31:0]axi_awaddr;
  input [2:0]axi_awprot;
  input axi_wvalid;
  output axi_wready;
  input [31:0]axi_wdata;
  input [3:0]axi_wstrb;
  output axi_bvalid;
  input axi_bready;
  input axi_arvalid;
  output axi_arready;
  input [31:0]axi_araddr;
  input [2:0]axi_arprot;
  output axi_rvalid;
  input axi_rready;
  output [31:0]axi_rdata;
  output enz_0;

  wire \<const0> ;
  wire CEB;
  wire CLK;
  wire DATA;
  wire RST;
  wire SCLK;
  wire axi_arvalid;
  wire axi_bready;
  wire axi_bvalid;
  wire axi_bvalid_i_1_n_0;
  wire axi_rready;
  wire axi_rvalid;
  wire axi_rvalid_i_1_n_0;
  wire [31:0]axi_wdata;
  wire axi_wready;
  wire axi_wready_i_1_n_0;
  wire axi_wvalid;
  wire cap_data;
  wire \cap_data[0]_i_1_n_0 ;
  wire \cap_data[10]_i_1_n_0 ;
  wire \cap_data[11]_i_1_n_0 ;
  wire \cap_data[12]_i_1_n_0 ;
  wire \cap_data[13]_i_1_n_0 ;
  wire \cap_data[14]_i_1_n_0 ;
  wire \cap_data[15]_i_1_n_0 ;
  wire \cap_data[16]_i_1_n_0 ;
  wire \cap_data[17]_i_1_n_0 ;
  wire \cap_data[18]_i_1_n_0 ;
  wire \cap_data[19]_i_1_n_0 ;
  wire \cap_data[1]_i_1_n_0 ;
  wire \cap_data[20]_i_1_n_0 ;
  wire \cap_data[21]_i_1_n_0 ;
  wire \cap_data[22]_i_1_n_0 ;
  wire \cap_data[23]_i_1_n_0 ;
  wire \cap_data[24]_i_1_n_0 ;
  wire \cap_data[25]_i_1_n_0 ;
  wire \cap_data[26]_i_1_n_0 ;
  wire \cap_data[27]_i_1_n_0 ;
  wire \cap_data[28]_i_1_n_0 ;
  wire \cap_data[29]_i_1_n_0 ;
  wire \cap_data[2]_i_1_n_0 ;
  wire \cap_data[30]_i_1_n_0 ;
  wire \cap_data[31]_i_3_n_0 ;
  wire \cap_data[3]_i_1_n_0 ;
  wire \cap_data[4]_i_1_n_0 ;
  wire \cap_data[5]_i_1_n_0 ;
  wire \cap_data[6]_i_1_n_0 ;
  wire \cap_data[7]_i_1_n_0 ;
  wire \cap_data[8]_i_1_n_0 ;
  wire \cap_data[9]_i_1_n_0 ;
  wire \cap_data_reg_n_0_[0] ;
  wire \cap_data_reg_n_0_[10] ;
  wire \cap_data_reg_n_0_[11] ;
  wire \cap_data_reg_n_0_[12] ;
  wire \cap_data_reg_n_0_[13] ;
  wire \cap_data_reg_n_0_[14] ;
  wire \cap_data_reg_n_0_[15] ;
  wire \cap_data_reg_n_0_[16] ;
  wire \cap_data_reg_n_0_[17] ;
  wire \cap_data_reg_n_0_[18] ;
  wire \cap_data_reg_n_0_[19] ;
  wire \cap_data_reg_n_0_[1] ;
  wire \cap_data_reg_n_0_[20] ;
  wire \cap_data_reg_n_0_[21] ;
  wire \cap_data_reg_n_0_[22] ;
  wire \cap_data_reg_n_0_[23] ;
  wire \cap_data_reg_n_0_[24] ;
  wire \cap_data_reg_n_0_[25] ;
  wire \cap_data_reg_n_0_[26] ;
  wire \cap_data_reg_n_0_[27] ;
  wire \cap_data_reg_n_0_[28] ;
  wire \cap_data_reg_n_0_[29] ;
  wire \cap_data_reg_n_0_[2] ;
  wire \cap_data_reg_n_0_[30] ;
  wire \cap_data_reg_n_0_[31] ;
  wire \cap_data_reg_n_0_[3] ;
  wire \cap_data_reg_n_0_[4] ;
  wire \cap_data_reg_n_0_[5] ;
  wire \cap_data_reg_n_0_[6] ;
  wire \cap_data_reg_n_0_[7] ;
  wire \cap_data_reg_n_0_[8] ;
  wire \cap_data_reg_n_0_[9] ;
  wire clear;
  wire divisor;
  wire \divisor[0]_i_1_n_0 ;
  wire enz_0;
  wire stop;
  wire \sync[0]_i_1_n_0 ;
  wire \sync[1]_i_1_n_0 ;
  wire \sync[2]_i_1_n_0 ;
  wire \sync[3]_i_1_n_0 ;
  wire \sync[4]_i_1_n_0 ;
  wire \sync[4]_i_2_n_0 ;
  wire \sync[4]_i_3_n_0 ;
  wire [4:0]sync_reg__0;
  wire transmit_i_1_n_0;

  assign axi_arready = \<const0> ;
  assign axi_awready = \<const0> ;
  assign axi_rdata[31] = \<const0> ;
  assign axi_rdata[30] = \<const0> ;
  assign axi_rdata[29] = \<const0> ;
  assign axi_rdata[28] = \<const0> ;
  assign axi_rdata[27] = \<const0> ;
  assign axi_rdata[26] = \<const0> ;
  assign axi_rdata[25] = \<const0> ;
  assign axi_rdata[24] = \<const0> ;
  assign axi_rdata[23] = \<const0> ;
  assign axi_rdata[22] = \<const0> ;
  assign axi_rdata[21] = \<const0> ;
  assign axi_rdata[20] = \<const0> ;
  assign axi_rdata[19] = \<const0> ;
  assign axi_rdata[18] = \<const0> ;
  assign axi_rdata[17] = \<const0> ;
  assign axi_rdata[16] = \<const0> ;
  assign axi_rdata[15] = \<const0> ;
  assign axi_rdata[14] = \<const0> ;
  assign axi_rdata[13] = \<const0> ;
  assign axi_rdata[12] = \<const0> ;
  assign axi_rdata[11] = \<const0> ;
  assign axi_rdata[10] = \<const0> ;
  assign axi_rdata[9] = \<const0> ;
  assign axi_rdata[8] = \<const0> ;
  assign axi_rdata[7] = \<const0> ;
  assign axi_rdata[6] = \<const0> ;
  assign axi_rdata[5] = \<const0> ;
  assign axi_rdata[4] = \<const0> ;
  assign axi_rdata[3] = \<const0> ;
  assign axi_rdata[2] = \<const0> ;
  assign axi_rdata[1] = \<const0> ;
  assign axi_rdata[0] = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT1 #(
    .INIT(2'h1)) 
    CEB_INST_0
       (.I0(enz_0),
        .O(CEB));
  LUT1 #(
    .INIT(2'h2)) 
    DATA_INST_0
       (.I0(\cap_data_reg_n_0_[31] ),
        .O(DATA));
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    SCLK_INST_0
       (.I0(divisor),
        .O(SCLK));
  LUT4 #(
    .INIT(16'h0C88)) 
    axi_bvalid_i_1
       (.I0(stop),
        .I1(RST),
        .I2(axi_bready),
        .I3(axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    axi_bvalid_i_2
       (.I0(sync_reg__0[3]),
        .I1(sync_reg__0[1]),
        .I2(sync_reg__0[0]),
        .I3(sync_reg__0[4]),
        .I4(sync_reg__0[2]),
        .O(stop));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_reg
       (.C(CLK),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(axi_bvalid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    axi_rvalid_i_1
       (.I0(axi_rvalid),
        .I1(axi_arvalid),
        .I2(RST),
        .I3(axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_reg
       (.C(CLK),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(axi_rvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    axi_wready_i_1
       (.I0(axi_wready),
        .I1(enz_0),
        .I2(RST),
        .I3(axi_bready),
        .I4(axi_bvalid),
        .O(axi_wready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wready_reg
       (.C(CLK),
        .CE(1'b1),
        .D(axi_wready_i_1_n_0),
        .Q(axi_wready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cap_data[0]_i_1 
       (.I0(enz_0),
        .I1(axi_wvalid),
        .I2(axi_wdata[0]),
        .O(\cap_data[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[10]_i_1 
       (.I0(axi_wdata[10]),
        .I1(\cap_data_reg_n_0_[9] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[11]_i_1 
       (.I0(axi_wdata[11]),
        .I1(\cap_data_reg_n_0_[10] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[12]_i_1 
       (.I0(axi_wdata[12]),
        .I1(\cap_data_reg_n_0_[11] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[13]_i_1 
       (.I0(axi_wdata[13]),
        .I1(\cap_data_reg_n_0_[12] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[14]_i_1 
       (.I0(axi_wdata[14]),
        .I1(\cap_data_reg_n_0_[13] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[15]_i_1 
       (.I0(axi_wdata[15]),
        .I1(\cap_data_reg_n_0_[14] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[16]_i_1 
       (.I0(axi_wdata[16]),
        .I1(\cap_data_reg_n_0_[15] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[17]_i_1 
       (.I0(axi_wdata[17]),
        .I1(\cap_data_reg_n_0_[16] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[18]_i_1 
       (.I0(axi_wdata[18]),
        .I1(\cap_data_reg_n_0_[17] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[19]_i_1 
       (.I0(axi_wdata[19]),
        .I1(\cap_data_reg_n_0_[18] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[1]_i_1 
       (.I0(axi_wdata[1]),
        .I1(\cap_data_reg_n_0_[0] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[20]_i_1 
       (.I0(axi_wdata[20]),
        .I1(\cap_data_reg_n_0_[19] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[21]_i_1 
       (.I0(axi_wdata[21]),
        .I1(\cap_data_reg_n_0_[20] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[22]_i_1 
       (.I0(axi_wdata[22]),
        .I1(\cap_data_reg_n_0_[21] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[23]_i_1 
       (.I0(axi_wdata[23]),
        .I1(\cap_data_reg_n_0_[22] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[24]_i_1 
       (.I0(axi_wdata[24]),
        .I1(\cap_data_reg_n_0_[23] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[25]_i_1 
       (.I0(axi_wdata[25]),
        .I1(\cap_data_reg_n_0_[24] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[26]_i_1 
       (.I0(axi_wdata[26]),
        .I1(\cap_data_reg_n_0_[25] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[27]_i_1 
       (.I0(axi_wdata[27]),
        .I1(\cap_data_reg_n_0_[26] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[28]_i_1 
       (.I0(axi_wdata[28]),
        .I1(\cap_data_reg_n_0_[27] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[29]_i_1 
       (.I0(axi_wdata[29]),
        .I1(\cap_data_reg_n_0_[28] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[2]_i_1 
       (.I0(axi_wdata[2]),
        .I1(\cap_data_reg_n_0_[1] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[30]_i_1 
       (.I0(axi_wdata[30]),
        .I1(\cap_data_reg_n_0_[29] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[30]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cap_data[31]_i_1 
       (.I0(RST),
        .O(clear));
  LUT4 #(
    .INIT(16'h0054)) 
    \cap_data[31]_i_2 
       (.I0(stop),
        .I1(axi_wvalid),
        .I2(enz_0),
        .I3(divisor),
        .O(cap_data));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[31]_i_3 
       (.I0(axi_wdata[31]),
        .I1(\cap_data_reg_n_0_[30] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[3]_i_1 
       (.I0(axi_wdata[3]),
        .I1(\cap_data_reg_n_0_[2] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[4]_i_1 
       (.I0(axi_wdata[4]),
        .I1(\cap_data_reg_n_0_[3] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[5]_i_1 
       (.I0(axi_wdata[5]),
        .I1(\cap_data_reg_n_0_[4] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[6]_i_1 
       (.I0(axi_wdata[6]),
        .I1(\cap_data_reg_n_0_[5] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[7]_i_1 
       (.I0(axi_wdata[7]),
        .I1(\cap_data_reg_n_0_[6] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[8]_i_1 
       (.I0(axi_wdata[8]),
        .I1(\cap_data_reg_n_0_[7] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cap_data[9]_i_1 
       (.I0(axi_wdata[9]),
        .I1(\cap_data_reg_n_0_[8] ),
        .I2(axi_wvalid),
        .I3(enz_0),
        .O(\cap_data[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[0] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[0]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[0] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[10] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[10]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[10] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[11] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[11]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[11] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[12] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[12]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[12] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[13] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[13]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[13] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[14] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[14]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[14] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[15] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[15]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[15] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[16] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[16]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[16] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[17] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[17]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[17] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[18] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[18]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[18] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[19] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[19]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[19] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[1] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[1]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[1] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[20] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[20]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[20] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[21] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[21]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[21] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[22] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[22]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[22] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[23] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[23]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[23] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[24] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[24]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[24] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[25] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[25]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[25] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[26] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[26]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[26] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[27] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[27]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[27] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[28] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[28]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[28] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[29] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[29]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[29] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[2] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[2]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[2] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[30] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[30]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[30] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[31] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[31]_i_3_n_0 ),
        .Q(\cap_data_reg_n_0_[31] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[3] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[3]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[3] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[4] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[4]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[4] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[5] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[5]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[5] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[6] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[6]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[6] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[7] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[7]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[7] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[8] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[8]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[8] ),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \cap_data_reg[9] 
       (.C(CLK),
        .CE(cap_data),
        .D(\cap_data[9]_i_1_n_0 ),
        .Q(\cap_data_reg_n_0_[9] ),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \divisor[0]_i_1 
       (.I0(divisor),
        .I1(RST),
        .O(\divisor[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\divisor[0]_i_1_n_0 ),
        .Q(divisor),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync[0]_i_1 
       (.I0(sync_reg__0[0]),
        .O(\sync[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync[1]_i_1 
       (.I0(sync_reg__0[0]),
        .I1(sync_reg__0[1]),
        .O(\sync[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync[2]_i_1 
       (.I0(sync_reg__0[2]),
        .I1(sync_reg__0[0]),
        .I2(sync_reg__0[1]),
        .O(\sync[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sync[3]_i_1 
       (.I0(sync_reg__0[2]),
        .I1(sync_reg__0[0]),
        .I2(sync_reg__0[1]),
        .I3(sync_reg__0[3]),
        .O(\sync[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sync[4]_i_1 
       (.I0(\sync[4]_i_3_n_0 ),
        .I1(divisor),
        .O(\sync[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h6CCCCCCC)) 
    \sync[4]_i_2 
       (.I0(sync_reg__0[2]),
        .I1(sync_reg__0[4]),
        .I2(sync_reg__0[0]),
        .I3(sync_reg__0[1]),
        .I4(sync_reg__0[3]),
        .O(\sync[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sync[4]_i_3 
       (.I0(enz_0),
        .I1(sync_reg__0[4]),
        .I2(sync_reg__0[3]),
        .I3(sync_reg__0[1]),
        .I4(sync_reg__0[0]),
        .I5(sync_reg__0[2]),
        .O(\sync[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[0] 
       (.C(CLK),
        .CE(\sync[4]_i_1_n_0 ),
        .D(\sync[0]_i_1_n_0 ),
        .Q(sync_reg__0[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[1] 
       (.C(CLK),
        .CE(\sync[4]_i_1_n_0 ),
        .D(\sync[1]_i_1_n_0 ),
        .Q(sync_reg__0[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[2] 
       (.C(CLK),
        .CE(\sync[4]_i_1_n_0 ),
        .D(\sync[2]_i_1_n_0 ),
        .Q(sync_reg__0[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[3] 
       (.C(CLK),
        .CE(\sync[4]_i_1_n_0 ),
        .D(\sync[3]_i_1_n_0 ),
        .Q(sync_reg__0[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[4] 
       (.C(CLK),
        .CE(\sync[4]_i_1_n_0 ),
        .D(\sync[4]_i_2_n_0 ),
        .Q(sync_reg__0[4]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'hA0A000E0)) 
    transmit_i_1
       (.I0(enz_0),
        .I1(axi_wvalid),
        .I2(RST),
        .I3(stop),
        .I4(divisor),
        .O(transmit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    transmit_reg
       (.C(CLK),
        .CE(1'b1),
        .D(transmit_i_1_n_0),
        .Q(enz_0),
        .R(1'b0));
endmodule

module true_dpram_sclk
   (data_a,
    addr_a,
    addr_b,
    we_a,
    clk,
    rst,
    q_a,
    q_b);
  input [31:0]data_a;
  input [4:0]addr_a;
  input [4:0]addr_b;
  input we_a;
  input clk;
  input rst;
  output [31:0]q_a;
  output [31:0]q_b;

  wire [4:0]addr_a;
  wire [4:0]addr_b;
  wire clk;
  wire [31:0]data_a;
  wire [31:0]q_a;
  wire [31:0]q_a0;
  wire \q_a[31]_i_1_n_0 ;
  wire [31:0]q_b;
  wire [31:0]q_b0;
  wire \q_b[31]_i_1_n_0 ;
  wire we_a;

  LUT5 #(
    .INIT(32'h00000001)) 
    \q_a[31]_i_1 
       (.I0(addr_a[2]),
        .I1(addr_a[0]),
        .I2(addr_a[1]),
        .I3(addr_a[3]),
        .I4(addr_a[4]),
        .O(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[0]),
        .Q(q_a[0]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[10]),
        .Q(q_a[10]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[11]),
        .Q(q_a[11]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[12]),
        .Q(q_a[12]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[13]),
        .Q(q_a[13]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[14]),
        .Q(q_a[14]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[15]),
        .Q(q_a[15]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[16]),
        .Q(q_a[16]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[17]),
        .Q(q_a[17]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[18]),
        .Q(q_a[18]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[19]),
        .Q(q_a[19]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[1]),
        .Q(q_a[1]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[20]),
        .Q(q_a[20]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[21]),
        .Q(q_a[21]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[22]),
        .Q(q_a[22]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[23]),
        .Q(q_a[23]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[24]),
        .Q(q_a[24]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[25]),
        .Q(q_a[25]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[26]),
        .Q(q_a[26]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[27]),
        .Q(q_a[27]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[28]),
        .Q(q_a[28]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[29]),
        .Q(q_a[29]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[2]),
        .Q(q_a[2]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[30]),
        .Q(q_a[30]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[31]),
        .Q(q_a[31]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[3]),
        .Q(q_a[3]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[4]),
        .Q(q_a[4]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[5]),
        .Q(q_a[5]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[6]),
        .Q(q_a[6]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[7]),
        .Q(q_a[7]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[8]),
        .Q(q_a[8]),
        .R(\q_a[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_a_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(q_a0[9]),
        .Q(q_a[9]),
        .R(\q_a[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \q_b[31]_i_1 
       (.I0(addr_b[2]),
        .I1(addr_b[0]),
        .I2(addr_b[1]),
        .I3(addr_b[3]),
        .I4(addr_b[4]),
        .O(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[0]),
        .Q(q_b[0]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[10]),
        .Q(q_b[10]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[11]),
        .Q(q_b[11]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[12]),
        .Q(q_b[12]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[13]),
        .Q(q_b[13]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[14]),
        .Q(q_b[14]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[15]),
        .Q(q_b[15]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[16]),
        .Q(q_b[16]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[17]),
        .Q(q_b[17]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[18]),
        .Q(q_b[18]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[19]),
        .Q(q_b[19]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[1]),
        .Q(q_b[1]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[20]),
        .Q(q_b[20]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[21]),
        .Q(q_b[21]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[22]),
        .Q(q_b[22]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[23]),
        .Q(q_b[23]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[24]),
        .Q(q_b[24]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[25]),
        .Q(q_b[25]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[26]),
        .Q(q_b[26]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[27]),
        .Q(q_b[27]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[28]),
        .Q(q_b[28]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[29]),
        .Q(q_b[29]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[2]),
        .Q(q_b[2]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[30]),
        .Q(q_b[30]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[31]),
        .Q(q_b[31]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[3]),
        .Q(q_b[3]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[4]),
        .Q(q_b[4]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[5]),
        .Q(q_b[5]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[6]),
        .Q(q_b[6]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[7]),
        .Q(q_b[7]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[8]),
        .Q(q_b[8]),
        .R(\q_b[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_b_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(q_b0[9]),
        .Q(q_b[9]),
        .R(\q_b[31]_i_1_n_0 ));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_0_0
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[0]),
        .DPO(q_b0[0]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[0]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_10_10
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[10]),
        .DPO(q_b0[10]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[10]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_11_11
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[11]),
        .DPO(q_b0[11]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[11]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_12_12
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[12]),
        .DPO(q_b0[12]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[12]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_13_13
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[13]),
        .DPO(q_b0[13]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[13]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_14_14
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[14]),
        .DPO(q_b0[14]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[14]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_15_15
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[15]),
        .DPO(q_b0[15]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[15]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_16_16
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[16]),
        .DPO(q_b0[16]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[16]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_17_17
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[17]),
        .DPO(q_b0[17]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[17]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_18_18
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[18]),
        .DPO(q_b0[18]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[18]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_19_19
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[19]),
        .DPO(q_b0[19]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[19]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_1_1
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[1]),
        .DPO(q_b0[1]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[1]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_20_20
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[20]),
        .DPO(q_b0[20]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[20]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_21_21
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[21]),
        .DPO(q_b0[21]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[21]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_22_22
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[22]),
        .DPO(q_b0[22]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[22]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_23_23
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[23]),
        .DPO(q_b0[23]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[23]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_24_24
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[24]),
        .DPO(q_b0[24]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[24]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_25_25
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[25]),
        .DPO(q_b0[25]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[25]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_26_26
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[26]),
        .DPO(q_b0[26]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[26]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_27_27
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[27]),
        .DPO(q_b0[27]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[27]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_28_28
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[28]),
        .DPO(q_b0[28]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[28]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_29_29
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[29]),
        .DPO(q_b0[29]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[29]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_2_2
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[2]),
        .DPO(q_b0[2]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[2]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_30_30
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[30]),
        .DPO(q_b0[30]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[30]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_31_31
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[31]),
        .DPO(q_b0[31]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[31]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_3_3
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[3]),
        .DPO(q_b0[3]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[3]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_4_4
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[4]),
        .DPO(q_b0[4]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[4]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_5_5
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[5]),
        .DPO(q_b0[5]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[5]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_6_6
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[6]),
        .DPO(q_b0[6]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[6]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_7_7
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[7]),
        .DPO(q_b0[7]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[7]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_8_8
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[8]),
        .DPO(q_b0[8]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[8]),
        .WCLK(clk),
        .WE(we_a));
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_9_9
       (.A0(addr_a[0]),
        .A1(addr_a[1]),
        .A2(addr_a[2]),
        .A3(addr_a[3]),
        .A4(addr_a[4]),
        .D(data_a[9]),
        .DPO(q_b0[9]),
        .DPRA0(addr_b[0]),
        .DPRA1(addr_b[1]),
        .DPRA2(addr_b[2]),
        .DPRA3(addr_b[3]),
        .DPRA4(addr_b[4]),
        .SPO(q_a0[9]),
        .WCLK(clk),
        .WE(we_a));
endmodule

(* INIT_FILE = "" *) (* RAM_DEPTH = "1024" *) (* RAM_WIDTH = "32" *) 
module xilinx_single_port_ram_write_first
   (addra,
    dina,
    clka,
    wea,
    ena,
    douta);
  input [9:0]addra;
  input [31:0]dina;
  input clka;
  input wea;
  input ena;
  output [31:0]douta;

  wire BRAM_reg_i_1_n_0;
  wire BRAM_reg_i_2_n_0;
  wire [9:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire wea;
  wire NLW_BRAM_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_BRAM_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_BRAM_reg_DBITERR_UNCONNECTED;
  wire NLW_BRAM_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_BRAM_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_BRAM_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_BRAM_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_BRAM_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_BRAM_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_BRAM_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_BRAM_reg_RDADDRECC_UNCONNECTED;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "BRAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    BRAM_reg
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_BRAM_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_BRAM_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clka),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_BRAM_reg_DBITERR_UNCONNECTED),
        .DIADI(dina),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(douta),
        .DOBDO(NLW_BRAM_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_BRAM_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_BRAM_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_BRAM_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(BRAM_reg_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_BRAM_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_BRAM_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_BRAM_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_BRAM_reg_SBITERR_UNCONNECTED),
        .WEA({BRAM_reg_i_2_n_0,BRAM_reg_i_2_n_0,BRAM_reg_i_2_n_0,BRAM_reg_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    BRAM_reg_i_1
       (.I0(ena),
        .O(BRAM_reg_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    BRAM_reg_i_2
       (.I0(wea),
        .O(BRAM_reg_i_2_n_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
