$date
	Sat Oct 24 18:15:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! q [11:0] $end
$var reg 1 " En $end
$var reg 1 # clk $end
$var reg 1 $ load $end
$var reg 12 % load2 [11:0] $end
$var reg 1 & reset $end
$scope module a $end
$var wire 1 " En $end
$var wire 1 # clk $end
$var wire 1 $ load $end
$var wire 12 ' load2 [11:0] $end
$var wire 1 & reset $end
$var reg 12 ( q [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
bx %
x$
x#
x"
bx !
$end
#1
b0 %
b0 '
0$
0"
0&
0#
#2
1#
#3
b0 !
b0 (
0#
1&
#4
1#
#5
0#
1"
0&
#6
b1 !
b1 (
1#
#7
0#
#8
b10 !
b10 (
1#
#9
0#
#10
b11 !
b11 (
1#
#11
0#
#12
b100 !
b100 (
1#
#13
0#
#14
b101 !
b101 (
1#
#15
0#
#16
b110 !
b110 (
1#
#17
0#
#18
b111 !
b111 (
1#
#19
0#
#20
b1000 !
b1000 (
1#
#21
0#
#22
b1001 !
b1001 (
1#
#23
0#
#24
b1010 !
b1010 (
1#
#25
0#
#26
b1011 !
b1011 (
1#
#27
b10010 !
b10010 (
0#
b10010 %
b10010 '
1$
#28
1#
#29
b10011 !
b10011 (
0#
b0 %
b0 '
0$
#30
b10100 !
b10100 (
1#
#31
0#
#32
b10101 !
b10101 (
1#
#33
0#
#34
b10110 !
b10110 (
1#
#35
0#
#36
b10111 !
b10111 (
1#
#37
0#
#38
b11000 !
b11000 (
1#
#39
0#
0"
#40
1#
#41
0#
#42
1#
#43
0#
#44
1#
#45
0#
#46
1#
#47
0#
#48
1#
#49
b0 !
b0 (
0#
1&
#50
1#
#51
0#
0&
#52
1#
#53
0#
1"
#54
b1 !
b1 (
1#
#55
0#
#56
b10 !
b10 (
1#
#57
0#
#58
b11 !
b11 (
1#
#59
0#
#60
b100 !
b100 (
1#
#61
b1100 !
b1100 (
0#
b1100 %
b1100 '
1$
#62
1#
#63
b1101 !
b1101 (
0#
b0 %
b0 '
0$
#64
b1110 !
b1110 (
1#
#65
0#
#66
b1111 !
b1111 (
1#
#67
0#
#68
b10000 !
b10000 (
1#
#69
0#
#70
b10001 !
b10001 (
1#
#71
0#
#72
b10010 !
b10010 (
1#
#73
0#
#74
b10011 !
b10011 (
1#
#75
0#
#76
b10100 !
b10100 (
1#
#77
0#
#78
b10101 !
b10101 (
1#
#79
0#
#80
b10110 !
b10110 (
1#
#81
0#
#82
b10111 !
b10111 (
1#
#83
0#
0"
#84
1#
#85
0#
#86
1#
#87
0#
#88
1#
#89
0#
#90
1#
#91
0#
#92
1#
#93
0#
#94
1#
#95
0#
#96
1#
#97
0#
#98
1#
#99
0#
#100
1#
