<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>bucknalla</spirit:vendor>
  <spirit:library>misc</spirit:library>
  <spirit:name>Not</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>A</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>A</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>Not</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8744583f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>Not</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8744583f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>A</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>nA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rtl/not.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8744583f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rtl/not.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Not_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Not_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Not_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Not_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:Not:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-04-14T22:59:19Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bcdc5d9_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/rtl/ip/not/not.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b04ff7_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/rtl/ip/not/not.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e740_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/rtl/ip/not/not.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c43fedc_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/rtl/ip/not/not.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180f749b_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/rtl/ip/not/not.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78826e45_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/rtl/ip/not/not.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6729ac0f_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/rtl/ip/not/not.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17721ae5_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/build/warc_cores_fan_control_0.0.1/src/warc_cores_fan_control_0.0.1/rtl/ip/not</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cbeb91_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/build/warc_cores_fan_control_0.0.1/src/warc_cores_fan_control_0.0.1/rtl/ip/not</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d6ae3a_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/build/warc_cores_fan_control_0.0.1/src/warc_cores_fan_control_0.0.1/rtl/ip/not</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1ade7f_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/build/warc_cores_fan_control_0.0.1/src/warc_cores_fan_control_0.0.1/rtl/ip/not</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256447ce_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/build/warc_cores_fan_control_0.0.1/src/warc_cores_fan_control_0.0.1/rtl/ip/not</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e65be9_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/build/warc_cores_fan_control_0.0.1/src/warc_cores_fan_control_0.0.1/rtl/ip/not</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249c439d_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/build/warc_cores_fan_control_0.0.1/src/warc_cores_fan_control_0.0.1/rtl/ip/not</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bfe80ce_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/build/warc_cores_fan_control_0.0.1/src/warc_cores_fan_control_0.0.1/rtl/ip/not</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbb3870_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/build/warc_cores_fan_control_0.0.1/src/warc_cores_fan_control_0.0.1/rtl/ip/not</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7656d60_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/build/warc_cores_fan_control_0.0.1/src/warc_cores_fan_control_0.0.1/rtl/ip/not</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29643010_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/build/warc_cores_fan_control_0.0.1/src/warc_cores_fan_control_0.0.1/rtl/ip/not</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cad145e_ARCHIVE_LOCATION">/home/alex/GitHub/Ultra96FanControl/build/warc_cores_fan_control_0.0.1/src/warc_cores_fan_control_0.0.1/rtl/ip/not</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="87c6ccce"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8559f176"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1372d882"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4ce04de3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>