library verilog;
use verilog.vl_types.all;
entity EnbGen is
    port(
        enable          : out    vl_logic
    );
end EnbGen;
