// Seed: 578746446
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output logic id_3,
    input tri id_4,
    input logic id_5,
    input tri1 id_6,
    input tri1 id_7
);
  always begin
    id_2 = id_0;
    id_3 <= (id_5);
    id_2 = 1;
  end
  module_0();
  assign id_3 = 1;
  wire id_9;
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    output supply0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input uwire id_6,
    output wire id_7,
    input tri id_8,
    output supply1 id_9,
    input tri0 id_10,
    output uwire id_11,
    input wor id_12,
    output wor id_13,
    output supply1 id_14,
    output tri1 id_15,
    input wire id_16,
    input wor id_17,
    output uwire id_18,
    output uwire id_19,
    input wor id_20,
    output supply0 id_21,
    output supply0 id_22,
    input wand id_23,
    input supply1 id_24,
    input supply1 id_25,
    input wor id_26,
    input tri id_27
);
  assign id_7 = 1;
  module_0();
endmodule
