
*** Running vivado
    with args -log computer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source computer.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source computer.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1454.082 ; gain = 153.375
Command: read_checkpoint -auto_incremental -incremental C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/utils_1/imports/synth_1/console.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/utils_1/imports/synth_1/console.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top computer -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25924
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2255.168 ; gain = 409.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computer' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/computer.vhd:36]
INFO: [Synth 8-3491] module 'cpu' declared at 'C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/cpu.vhd:26' bound to instance 'CPU_1' of component 'cpu' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/computer.vhd:82]
INFO: [Synth 8-638] synthesizing module 'cpu' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/cpu.vhd:37]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/control_unit.vhd:26' bound to instance 'CU_1' of component 'control_unit' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/cpu.vhd:98]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/control_unit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (0#1) [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/control_unit.vhd:46]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/data_path.vhd:27' bound to instance 'DP_1' of component 'data_path' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/cpu.vhd:117]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/data_path.vhd:49]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/alu.vhd:27' bound to instance 'ALU_1' of component 'alu' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/data_path.vhd:169]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/alu.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/alu.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'data_path' (0#1) [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/data_path.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'cpu' (0#1) [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/cpu.vhd:37]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/memory.vhd:27' bound to instance 'MEMORY_1' of component 'memory' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/computer.vhd:92]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/memory.vhd:42]
INFO: [Synth 8-3491] module 'rom_128x8_sync' declared at 'C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/rom_128x8_sync.vhd:27' bound to instance 'U1' of component 'rom_128x8_sync' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/memory.vhd:71]
INFO: [Synth 8-638] synthesizing module 'rom_128x8_sync' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/rom_128x8_sync.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'rom_128x8_sync' (0#1) [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/rom_128x8_sync.vhd:34]
INFO: [Synth 8-3491] module 'rw_96x8_sync' declared at 'C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/rw_96x8_sync.vhd:27' bound to instance 'U2' of component 'rw_96x8_sync' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/memory.vhd:79]
INFO: [Synth 8-638] synthesizing module 'rw_96x8_sync' [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/rw_96x8_sync.vhd:38]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/rw_96x8_sync.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'rw_96x8_sync' (0#1) [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/rw_96x8_sync.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'memory' (0#1) [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/memory.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'computer' (0#1) [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/computer.vhd:36]
WARNING: [Synth 8-7129] Port CCR_Result[3] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CCR_Result[1] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CCR_Result[0] in module control_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2369.000 ; gain = 523.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2386.875 ; gain = 541.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2386.875 ; gain = 541.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2386.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/constrs_1/imports/Downloads/Cmod-S7-25-Master.xdc]
Finished Parsing XDC File [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/constrs_1/imports/Downloads/Cmod-S7-25-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/constrs_1/imports/Downloads/Cmod-S7-25-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/computer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/computer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2499.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2499.625 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 | 000000000000000000000000000000000001 |                           000000
                 iSTATE0 | 000000000000000000000000000000000010 |                           000001
                  iSTATE | 000000000000000000000000000000000100 |                           000010
                iSTATE34 | 000000000000000000000000000000001000 |                           000011
                iSTATE29 | 000000000000000000000000000000010000 |                           000100
                iSTATE27 | 000000000000000000000000000000100000 |                           000101
                iSTATE25 | 000000000000000000000000000001000000 |                           000110
                iSTATE22 | 000000000000000000000000000010000000 |                           000111
                iSTATE28 | 000000000000000000000000000100000000 |                           001000
                iSTATE26 | 000000000000000000000000001000000000 |                           001001
                iSTATE23 | 000000000000000000000000010000000000 |                           001010
                iSTATE20 | 000000000000000000000000100000000000 |                           001011
                iSTATE17 | 000000000000000000000001000000000000 |                           001100
                iSTATE16 | 000000000000000000000010000000000000 |                           001101
                iSTATE15 | 000000000000000000000100000000000000 |                           001110
                iSTATE12 | 000000000000000000001000000000000000 |                           001111
                iSTATE24 | 000000000000000000010000000000000000 |                           010000
                iSTATE21 | 000000000000000000100000000000000000 |                           010001
                iSTATE19 | 000000000000000001000000000000000000 |                           010010
                iSTATE18 | 000000000000000010000000000000000000 |                           010011
                iSTATE13 | 000000000000000100000000000000000000 |                           010100
                 iSTATE9 | 000000000000001000000000000000000000 |                           010101
                 iSTATE7 | 000000000000010000000000000000000000 |                           010110
                 iSTATE4 | 000000000000100000000000000000000000 |                           010111
                iSTATE10 | 000000000001000000000000000000000000 |                           011000
                 iSTATE8 | 000000000010000000000000000000000000 |                           011001
                 iSTATE5 | 000000000100000000000000000000000000 |                           011010
                 iSTATE2 | 000000001000000000000000000000000000 |                           011011
                iSTATE33 | 000000010000000000000000000000000000 |                           011100
                iSTATE32 | 000000100000000000000000000000000000 |                           011101
                iSTATE31 | 000001000000000000000000000000000000 |                           011110
                iSTATE30 | 000010000000000000000000000000000000 |                           011111
                iSTATE14 | 000100000000000000000000000000000000 |                           100000
                iSTATE11 | 001000000000000000000000000000000000 |                           100001
                 iSTATE6 | 010000000000000000000000000000000000 |                           100010
                 iSTATE3 | 100000000000000000000000000000000000 |                           100011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 105   
	                4 Bit    Registers := 1     
+---Muxes : 
	  34 Input   36 Bit        Muxes := 1     
	   9 Input   36 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 6     
	 128 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  37 Input    2 Bit        Muxes := 2     
	  37 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 97    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     2|
|4     |LUT2   |    42|
|5     |LUT3   |     3|
|6     |LUT4   |    38|
|7     |LUT5   |    34|
|8     |LUT6   |   354|
|9     |MUXF7  |   104|
|10    |MUXF8  |    32|
|11    |FDCE   |   849|
|12    |FDPE   |     1|
|13    |FDRE   |    16|
|14    |IBUF   |     3|
|15    |OBUF   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 2499.625 ; gain = 654.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 2499.625 ; gain = 541.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 2499.625 ; gain = 654.223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2499.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2499.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5a97b9bf
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:59 . Memory (MB): peak = 2499.625 ; gain = 1015.945
INFO: [Common 17-1381] The checkpoint 'C:/Users/dyrge/Documents/EEL4744/processor/processor.runs/synth_1/computer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file computer_utilization_synth.rpt -pb computer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 17:03:27 2023...
