Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Tue Oct  1 11:58:55 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   systemVio/U0/I_VIO/UPDATE<1>
   systemVio/U0/I_VIO/reset_f_edge/iDOUT<1>


