ARM GAS  /tmp/cciSyFz1.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_GPIO_Init:
  27              	.LFB736:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/cciSyFz1.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 32
  36              		.cfi_offset 4, -32
  37              		.cfi_offset 5, -28
  38              		.cfi_offset 6, -24
  39              		.cfi_offset 7, -20
  40              		.cfi_offset 8, -16
  41              		.cfi_offset 9, -12
  42              		.cfi_offset 10, -8
  43              		.cfi_offset 14, -4
  44 0004 8AB0     		sub	sp, sp, #40
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 72
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 45 3 view .LVU1
  48              		.loc 1 45 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0594     		str	r4, [sp, #20]
  51 000a 0694     		str	r4, [sp, #24]
  52 000c 0794     		str	r4, [sp, #28]
  53 000e 0894     		str	r4, [sp, #32]
  54 0010 0994     		str	r4, [sp, #36]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  55              		.loc 1 48 3 is_stmt 1 view .LVU3
  56              	.LBB2:
  57              		.loc 1 48 3 view .LVU4
  58 0012 0194     		str	r4, [sp, #4]
  59              		.loc 1 48 3 view .LVU5
  60 0014 354B     		ldr	r3, .L3
  61 0016 1A6B     		ldr	r2, [r3, #48]
  62 0018 42F00402 		orr	r2, r2, #4
  63 001c 1A63     		str	r2, [r3, #48]
  64              		.loc 1 48 3 view .LVU6
  65 001e 1A6B     		ldr	r2, [r3, #48]
  66 0020 02F00402 		and	r2, r2, #4
  67 0024 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/cciSyFz1.s 			page 3


  68              		.loc 1 48 3 view .LVU7
  69 0026 019A     		ldr	r2, [sp, #4]
  70              	.LBE2:
  71              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  72              		.loc 1 49 3 view .LVU9
  73              	.LBB3:
  74              		.loc 1 49 3 view .LVU10
  75 0028 0294     		str	r4, [sp, #8]
  76              		.loc 1 49 3 view .LVU11
  77 002a 1A6B     		ldr	r2, [r3, #48]
  78 002c 42F08002 		orr	r2, r2, #128
  79 0030 1A63     		str	r2, [r3, #48]
  80              		.loc 1 49 3 view .LVU12
  81 0032 1A6B     		ldr	r2, [r3, #48]
  82 0034 02F08002 		and	r2, r2, #128
  83 0038 0292     		str	r2, [sp, #8]
  84              		.loc 1 49 3 view .LVU13
  85 003a 029A     		ldr	r2, [sp, #8]
  86              	.LBE3:
  87              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  88              		.loc 1 50 3 view .LVU15
  89              	.LBB4:
  90              		.loc 1 50 3 view .LVU16
  91 003c 0394     		str	r4, [sp, #12]
  92              		.loc 1 50 3 view .LVU17
  93 003e 1A6B     		ldr	r2, [r3, #48]
  94 0040 42F00102 		orr	r2, r2, #1
  95 0044 1A63     		str	r2, [r3, #48]
  96              		.loc 1 50 3 view .LVU18
  97 0046 1A6B     		ldr	r2, [r3, #48]
  98 0048 02F00102 		and	r2, r2, #1
  99 004c 0392     		str	r2, [sp, #12]
 100              		.loc 1 50 3 view .LVU19
 101 004e 039A     		ldr	r2, [sp, #12]
 102              	.LBE4:
 103              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 104              		.loc 1 51 3 view .LVU21
 105              	.LBB5:
 106              		.loc 1 51 3 view .LVU22
 107 0050 0494     		str	r4, [sp, #16]
 108              		.loc 1 51 3 view .LVU23
 109 0052 1A6B     		ldr	r2, [r3, #48]
 110 0054 42F01002 		orr	r2, r2, #16
 111 0058 1A63     		str	r2, [r3, #48]
 112              		.loc 1 51 3 view .LVU24
 113 005a 1B6B     		ldr	r3, [r3, #48]
 114 005c 03F01003 		and	r3, r3, #16
 115 0060 0493     		str	r3, [sp, #16]
 116              		.loc 1 51 3 view .LVU25
 117 0062 049B     		ldr	r3, [sp, #16]
 118              	.LBE5:
 119              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
ARM GAS  /tmp/cciSyFz1.s 			page 4


  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, macESP8266_RST_Pin|macESP8266_EN_Pin, GPIO_PIN_RESET);
 120              		.loc 1 54 3 view .LVU27
 121 0064 DFF890A0 		ldr	r10, .L3+12
 122 0068 2246     		mov	r2, r4
 123 006a 3021     		movs	r1, #48
 124 006c 5046     		mov	r0, r10
 125 006e FFF7FEFF 		bl	HAL_GPIO_WritePin
 126              	.LVL0:
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOC, RES_Pin|SDA_Pin, GPIO_PIN_RESET);
 127              		.loc 1 57 3 view .LVU28
 128 0072 DFF88880 		ldr	r8, .L3+16
 129 0076 2246     		mov	r2, r4
 130 0078 3021     		movs	r1, #48
 131 007a 4046     		mov	r0, r8
 132 007c FFF7FEFF 		bl	HAL_GPIO_WritePin
 133              	.LVL1:
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  60:Core/Src/gpio.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 134              		.loc 1 60 3 view .LVU29
 135 0080 1B4F     		ldr	r7, .L3+4
 136 0082 2246     		mov	r2, r4
 137 0084 4021     		movs	r1, #64
 138 0086 3846     		mov	r0, r7
 139 0088 FFF7FEFF 		bl	HAL_GPIO_WritePin
 140              	.LVL2:
  61:Core/Src/gpio.c **** 
  62:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  63:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOE, SCLK_Pin|DC_Pin, GPIO_PIN_RESET);
 141              		.loc 1 63 3 view .LVU30
 142 008c 194E     		ldr	r6, .L3+8
 143 008e 2246     		mov	r2, r4
 144 0090 0321     		movs	r1, #3
 145 0092 3046     		mov	r0, r6
 146 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 147              	.LVL3:
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c ****   /*Configure GPIO pins : PAPin PAPin */
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = macESP8266_RST_Pin|macESP8266_EN_Pin;
 148              		.loc 1 66 3 view .LVU31
 149              		.loc 1 66 23 is_stmt 0 view .LVU32
 150 0098 4FF03009 		mov	r9, #48
 151 009c CDF81490 		str	r9, [sp, #20]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 152              		.loc 1 67 3 is_stmt 1 view .LVU33
 153              		.loc 1 67 24 is_stmt 0 view .LVU34
 154 00a0 0125     		movs	r5, #1
 155 00a2 0695     		str	r5, [sp, #24]
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 156              		.loc 1 68 3 is_stmt 1 view .LVU35
 157              		.loc 1 68 24 is_stmt 0 view .LVU36
 158 00a4 0794     		str	r4, [sp, #28]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 159              		.loc 1 69 3 is_stmt 1 view .LVU37
 160              		.loc 1 69 25 is_stmt 0 view .LVU38
ARM GAS  /tmp/cciSyFz1.s 			page 5


 161 00a6 0894     		str	r4, [sp, #32]
  70:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 162              		.loc 1 70 3 is_stmt 1 view .LVU39
 163 00a8 05A9     		add	r1, sp, #20
 164 00aa 5046     		mov	r0, r10
 165 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 166              	.LVL4:
  71:Core/Src/gpio.c **** 
  72:Core/Src/gpio.c ****   /*Configure GPIO pins : PCPin PCPin */
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = RES_Pin|SDA_Pin;
 167              		.loc 1 73 3 view .LVU40
 168              		.loc 1 73 23 is_stmt 0 view .LVU41
 169 00b0 CDF81490 		str	r9, [sp, #20]
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 170              		.loc 1 74 3 is_stmt 1 view .LVU42
 171              		.loc 1 74 24 is_stmt 0 view .LVU43
 172 00b4 0695     		str	r5, [sp, #24]
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 75 3 is_stmt 1 view .LVU44
 174              		.loc 1 75 24 is_stmt 0 view .LVU45
 175 00b6 0794     		str	r4, [sp, #28]
  76:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 176              		.loc 1 76 3 is_stmt 1 view .LVU46
 177              		.loc 1 76 25 is_stmt 0 view .LVU47
 178 00b8 0894     		str	r4, [sp, #32]
  77:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 179              		.loc 1 77 3 is_stmt 1 view .LVU48
 180 00ba 05A9     		add	r1, sp, #20
 181 00bc 4046     		mov	r0, r8
 182 00be FFF7FEFF 		bl	HAL_GPIO_Init
 183              	.LVL5:
  78:Core/Src/gpio.c **** 
  79:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = CS_Pin;
 184              		.loc 1 80 3 view .LVU49
 185              		.loc 1 80 23 is_stmt 0 view .LVU50
 186 00c2 4023     		movs	r3, #64
 187 00c4 0593     		str	r3, [sp, #20]
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 188              		.loc 1 81 3 is_stmt 1 view .LVU51
 189              		.loc 1 81 24 is_stmt 0 view .LVU52
 190 00c6 0695     		str	r5, [sp, #24]
  82:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 82 3 is_stmt 1 view .LVU53
 192              		.loc 1 82 24 is_stmt 0 view .LVU54
 193 00c8 0794     		str	r4, [sp, #28]
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 194              		.loc 1 83 3 is_stmt 1 view .LVU55
 195              		.loc 1 83 25 is_stmt 0 view .LVU56
 196 00ca 0894     		str	r4, [sp, #32]
  84:Core/Src/gpio.c ****   HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 197              		.loc 1 84 3 is_stmt 1 view .LVU57
 198 00cc 05A9     		add	r1, sp, #20
 199 00ce 3846     		mov	r0, r7
 200 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL6:
  85:Core/Src/gpio.c **** 
ARM GAS  /tmp/cciSyFz1.s 			page 6


  86:Core/Src/gpio.c ****   /*Configure GPIO pins : PEPin PEPin */
  87:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = SCLK_Pin|DC_Pin;
 202              		.loc 1 87 3 view .LVU58
 203              		.loc 1 87 23 is_stmt 0 view .LVU59
 204 00d4 0323     		movs	r3, #3
 205 00d6 0593     		str	r3, [sp, #20]
  88:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 206              		.loc 1 88 3 is_stmt 1 view .LVU60
 207              		.loc 1 88 24 is_stmt 0 view .LVU61
 208 00d8 0695     		str	r5, [sp, #24]
  89:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 209              		.loc 1 89 3 is_stmt 1 view .LVU62
 210              		.loc 1 89 24 is_stmt 0 view .LVU63
 211 00da 0794     		str	r4, [sp, #28]
  90:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 212              		.loc 1 90 3 is_stmt 1 view .LVU64
 213              		.loc 1 90 25 is_stmt 0 view .LVU65
 214 00dc 0894     		str	r4, [sp, #32]
  91:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 215              		.loc 1 91 3 is_stmt 1 view .LVU66
 216 00de 05A9     		add	r1, sp, #20
 217 00e0 3046     		mov	r0, r6
 218 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 219              	.LVL7:
  92:Core/Src/gpio.c **** 
  93:Core/Src/gpio.c **** }
 220              		.loc 1 93 1 is_stmt 0 view .LVU67
 221 00e6 0AB0     		add	sp, sp, #40
 222              	.LCFI2:
 223              		.cfi_def_cfa_offset 32
 224              		@ sp needed
 225 00e8 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 226              	.L4:
 227              		.align	2
 228              	.L3:
 229 00ec 00380240 		.word	1073887232
 230 00f0 001C0240 		.word	1073880064
 231 00f4 00100240 		.word	1073876992
 232 00f8 00000240 		.word	1073872896
 233 00fc 00080240 		.word	1073874944
 234              		.cfi_endproc
 235              	.LFE736:
 237              		.text
 238              	.Letext0:
 239              		.file 2 "/home/hao/Documents/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 240              		.file 3 "/home/hao/Documents/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 241              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 242              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 243              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h"
 244              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h"
ARM GAS  /tmp/cciSyFz1.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/cciSyFz1.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cciSyFz1.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cciSyFz1.s:229    .text.MX_GPIO_Init:00000000000000ec $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
