

================================================================
== Vitis HLS Report for 'sha256_transform_Pipeline_VITIS_LOOP_33_3'
================================================================
* Date:           Mon Jun  9 13:32:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha256_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.411 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_3  |       65|       65|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     646|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     273|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       0|     108|    -|
|Register         |        -|     -|     300|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|     300|    1027|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+----+---+-----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------------+------------------------+---------+----+---+-----+-----+
    |sparsemux_129_6_32_1_1_U71  |sparsemux_129_6_32_1_1  |        0|   0|  0|  273|    0|
    +----------------------------+------------------------+---------+----+---+-----+-----+
    |Total                       |                        |        0|   0|  0|  273|    0|
    +----------------------------+------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                          Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |k_U    |sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                                         |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |a_2_fu_1506_p2         |         +|   0|  0|  32|          32|          32|
    |add_ln33_fu_953_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln35_1_fu_1375_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln35_2_fu_1380_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln35_fu_1369_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln44_fu_1500_p2    |         +|   0|  0|  32|          32|          32|
    |e_2_fu_1434_p2         |         +|   0|  0|  39|          32|          32|
    |t1_fu_1386_p2          |         +|   0|  0|  32|          32|          32|
    |and_ln35_1_fu_1337_p2  |       and|   0|  0|  32|          32|          32|
    |and_ln35_fu_1331_p2    |       and|   0|  0|  32|          32|          32|
    |and_ln44_1_fu_1452_p2  |       and|   0|  0|  32|          32|          32|
    |and_ln44_fu_1446_p2    |       and|   0|  0|  32|          32|          32|
    |icmp_ln33_fu_947_p2    |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_1_fu_1351_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln35_2_fu_1357_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln35_3_fu_1363_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln35_fu_1309_p2    |       xor|   0|  0|  32|          32|           2|
    |xor_ln44_1_fu_1474_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln44_2_fu_1488_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln44_3_fu_1494_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln44_fu_1440_p2    |       xor|   0|  0|  32|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 646|         623|         589|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    7|         14|
    |b_1_fu_394                        |   9|          2|   32|         64|
    |c_1_fu_390                        |   9|          2|   32|         64|
    |d_1_fu_366                        |   9|          2|   32|         64|
    |d_2_fu_386                        |   9|          2|   32|         64|
    |f_1_fu_382                        |   9|          2|   32|         64|
    |g_1_fu_378                        |   9|          2|   32|         64|
    |h_1_fu_362                        |   9|          2|   32|         64|
    |h_2_fu_374                        |   9|          2|   32|         64|
    |i_fu_370                          |   9|          2|    7|         14|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 108|         24|  272|        544|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |b_1_fu_394                        |  32|   0|   32|          0|
    |c_1_fu_390                        |  32|   0|   32|          0|
    |d_1_fu_366                        |  32|   0|   32|          0|
    |d_2_fu_386                        |  32|   0|   32|          0|
    |f_1_fu_382                        |  32|   0|   32|          0|
    |g_1_fu_378                        |  32|   0|   32|          0|
    |h_1_fu_362                        |  32|   0|   32|          0|
    |h_2_fu_374                        |  32|   0|   32|          0|
    |i_fu_370                          |   7|   0|    7|          0|
    |icmp_ln33_reg_1625                |   1|   0|    1|          0|
    |tmp_4_reg_1634                    |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 300|   0|  300|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  sha256_transform_Pipeline_VITIS_LOOP_33_3|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  sha256_transform_Pipeline_VITIS_LOOP_33_3|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  sha256_transform_Pipeline_VITIS_LOOP_33_3|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  sha256_transform_Pipeline_VITIS_LOOP_33_3|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  sha256_transform_Pipeline_VITIS_LOOP_33_3|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  sha256_transform_Pipeline_VITIS_LOOP_33_3|  return value|
|a                 |   in|   32|     ap_none|                                          a|        scalar|
|b                 |   in|   32|     ap_none|                                          b|        scalar|
|c                 |   in|   32|     ap_none|                                          c|        scalar|
|d                 |   in|   32|     ap_none|                                          d|        scalar|
|e                 |   in|   32|     ap_none|                                          e|        scalar|
|f                 |   in|   32|     ap_none|                                          f|        scalar|
|g                 |   in|   32|     ap_none|                                          g|        scalar|
|h                 |   in|   32|     ap_none|                                          h|        scalar|
|or_ln16_2         |   in|   32|     ap_none|                                  or_ln16_2|        scalar|
|or_ln16_5         |   in|   32|     ap_none|                                  or_ln16_5|        scalar|
|or_ln16_8         |   in|   32|     ap_none|                                  or_ln16_8|        scalar|
|or_ln16_s         |   in|   32|     ap_none|                                  or_ln16_s|        scalar|
|or_ln16_1         |   in|   32|     ap_none|                                  or_ln16_1|        scalar|
|or_ln16_3         |   in|   32|     ap_none|                                  or_ln16_3|        scalar|
|or_ln16_4         |   in|   32|     ap_none|                                  or_ln16_4|        scalar|
|or_ln16_6         |   in|   32|     ap_none|                                  or_ln16_6|        scalar|
|or_ln16_7         |   in|   32|     ap_none|                                  or_ln16_7|        scalar|
|or_ln16_9         |   in|   32|     ap_none|                                  or_ln16_9|        scalar|
|or_ln16_10        |   in|   32|     ap_none|                                 or_ln16_10|        scalar|
|or_ln16_11        |   in|   32|     ap_none|                                 or_ln16_11|        scalar|
|or_ln16_12        |   in|   32|     ap_none|                                 or_ln16_12|        scalar|
|or_ln16_13        |   in|   32|     ap_none|                                 or_ln16_13|        scalar|
|or_ln16_14        |   in|   32|     ap_none|                                 or_ln16_14|        scalar|
|or_ln16_15        |   in|   32|     ap_none|                                 or_ln16_15|        scalar|
|m_16_load_reload  |   in|   32|     ap_none|                           m_16_load_reload|        scalar|
|m_17_load_reload  |   in|   32|     ap_none|                           m_17_load_reload|        scalar|
|m_18_load_reload  |   in|   32|     ap_none|                           m_18_load_reload|        scalar|
|m_19_load_reload  |   in|   32|     ap_none|                           m_19_load_reload|        scalar|
|m_20_load_reload  |   in|   32|     ap_none|                           m_20_load_reload|        scalar|
|m_21_load_reload  |   in|   32|     ap_none|                           m_21_load_reload|        scalar|
|m_22_load_reload  |   in|   32|     ap_none|                           m_22_load_reload|        scalar|
|m_23_load_reload  |   in|   32|     ap_none|                           m_23_load_reload|        scalar|
|m_24_load_reload  |   in|   32|     ap_none|                           m_24_load_reload|        scalar|
|m_25_load_reload  |   in|   32|     ap_none|                           m_25_load_reload|        scalar|
|m_26_load_reload  |   in|   32|     ap_none|                           m_26_load_reload|        scalar|
|m_27_load_reload  |   in|   32|     ap_none|                           m_27_load_reload|        scalar|
|m_28_load_reload  |   in|   32|     ap_none|                           m_28_load_reload|        scalar|
|m_29_load_reload  |   in|   32|     ap_none|                           m_29_load_reload|        scalar|
|m_30_load_reload  |   in|   32|     ap_none|                           m_30_load_reload|        scalar|
|m_31_load_reload  |   in|   32|     ap_none|                           m_31_load_reload|        scalar|
|m_32_load_reload  |   in|   32|     ap_none|                           m_32_load_reload|        scalar|
|m_33_load_reload  |   in|   32|     ap_none|                           m_33_load_reload|        scalar|
|m_34_load_reload  |   in|   32|     ap_none|                           m_34_load_reload|        scalar|
|m_35_load_reload  |   in|   32|     ap_none|                           m_35_load_reload|        scalar|
|m_36_load_reload  |   in|   32|     ap_none|                           m_36_load_reload|        scalar|
|m_37_load_reload  |   in|   32|     ap_none|                           m_37_load_reload|        scalar|
|m_38_load_reload  |   in|   32|     ap_none|                           m_38_load_reload|        scalar|
|m_39_load_reload  |   in|   32|     ap_none|                           m_39_load_reload|        scalar|
|m_40_load_reload  |   in|   32|     ap_none|                           m_40_load_reload|        scalar|
|m_41_load_reload  |   in|   32|     ap_none|                           m_41_load_reload|        scalar|
|m_42_load_reload  |   in|   32|     ap_none|                           m_42_load_reload|        scalar|
|m_43_load_reload  |   in|   32|     ap_none|                           m_43_load_reload|        scalar|
|m_44_load_reload  |   in|   32|     ap_none|                           m_44_load_reload|        scalar|
|m_45_load_reload  |   in|   32|     ap_none|                           m_45_load_reload|        scalar|
|m_46_load_reload  |   in|   32|     ap_none|                           m_46_load_reload|        scalar|
|m_47_load_reload  |   in|   32|     ap_none|                           m_47_load_reload|        scalar|
|m_48_load_reload  |   in|   32|     ap_none|                           m_48_load_reload|        scalar|
|m_49_load_reload  |   in|   32|     ap_none|                           m_49_load_reload|        scalar|
|m_50_load_reload  |   in|   32|     ap_none|                           m_50_load_reload|        scalar|
|m_51_load_reload  |   in|   32|     ap_none|                           m_51_load_reload|        scalar|
|m_52_load_reload  |   in|   32|     ap_none|                           m_52_load_reload|        scalar|
|m_53_load_reload  |   in|   32|     ap_none|                           m_53_load_reload|        scalar|
|m_54_load_reload  |   in|   32|     ap_none|                           m_54_load_reload|        scalar|
|m_55_load_reload  |   in|   32|     ap_none|                           m_55_load_reload|        scalar|
|m_56_load_reload  |   in|   32|     ap_none|                           m_56_load_reload|        scalar|
|m_57_load_reload  |   in|   32|     ap_none|                           m_57_load_reload|        scalar|
|m_58_load_reload  |   in|   32|     ap_none|                           m_58_load_reload|        scalar|
|m_59_load_reload  |   in|   32|     ap_none|                           m_59_load_reload|        scalar|
|m_60_load_reload  |   in|   32|     ap_none|                           m_60_load_reload|        scalar|
|m_61_load_reload  |   in|   32|     ap_none|                           m_61_load_reload|        scalar|
|m_62_load_reload  |   in|   32|     ap_none|                           m_62_load_reload|        scalar|
|m_63_load_reload  |   in|   32|     ap_none|                           m_63_load_reload|        scalar|
|a_3_out           |  out|   32|      ap_vld|                                    a_3_out|       pointer|
|a_3_out_ap_vld    |  out|    1|      ap_vld|                                    a_3_out|       pointer|
|b_3_out           |  out|   32|      ap_vld|                                    b_3_out|       pointer|
|b_3_out_ap_vld    |  out|    1|      ap_vld|                                    b_3_out|       pointer|
|c_3_out           |  out|   32|      ap_vld|                                    c_3_out|       pointer|
|c_3_out_ap_vld    |  out|    1|      ap_vld|                                    c_3_out|       pointer|
|d_1_out           |  out|   32|      ap_vld|                                    d_1_out|       pointer|
|d_1_out_ap_vld    |  out|    1|      ap_vld|                                    d_1_out|       pointer|
|e_3_out           |  out|   32|      ap_vld|                                    e_3_out|       pointer|
|e_3_out_ap_vld    |  out|    1|      ap_vld|                                    e_3_out|       pointer|
|f_3_out           |  out|   32|      ap_vld|                                    f_3_out|       pointer|
|f_3_out_ap_vld    |  out|    1|      ap_vld|                                    f_3_out|       pointer|
|g_3_out           |  out|   32|      ap_vld|                                    g_3_out|       pointer|
|g_3_out_ap_vld    |  out|    1|      ap_vld|                                    g_3_out|       pointer|
|h_1_out           |  out|   32|      ap_vld|                                    h_1_out|       pointer|
|h_1_out_ap_vld    |  out|    1|      ap_vld|                                    h_1_out|       pointer|
+------------------+-----+-----+------------+-------------------------------------------+--------------+

