$comment
	File created using the following command:
		vcd file rom_128x8_sync.msim.vcd -direction
$end
$date
	Tue May 21 17:27:08 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module rom_128x8_sync_vlg_vec_tst $end
$var reg 8 ! address [7:0] $end
$var reg 1 " clock $end
$var wire 1 # data_out [7] $end
$var wire 1 $ data_out [6] $end
$var wire 1 % data_out [5] $end
$var wire 1 & data_out [4] $end
$var wire 1 ' data_out [3] $end
$var wire 1 ( data_out [2] $end
$var wire 1 ) data_out [1] $end
$var wire 1 * data_out [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 data_out[0]~output_o $end
$var wire 1 3 data_out[1]~output_o $end
$var wire 1 4 data_out[2]~output_o $end
$var wire 1 5 data_out[3]~output_o $end
$var wire 1 6 data_out[4]~output_o $end
$var wire 1 7 data_out[5]~output_o $end
$var wire 1 8 data_out[6]~output_o $end
$var wire 1 9 data_out[7]~output_o $end
$var wire 1 : clock~input_o $end
$var wire 1 ; clock~inputclkctrl_outclk $end
$var wire 1 < address[6]~input_o $end
$var wire 1 = address[5]~input_o $end
$var wire 1 > address[4]~input_o $end
$var wire 1 ? address[2]~input_o $end
$var wire 1 @ address[0]~input_o $end
$var wire 1 A address[1]~input_o $end
$var wire 1 B address[3]~input_o $end
$var wire 1 C Mux6~2_combout $end
$var wire 1 D Mux6~3_combout $end
$var wire 1 E address[7]~input_o $end
$var wire 1 F data_out[1]~reg0_q $end
$var wire 1 G Mux2~2_combout $end
$var wire 1 H Mux5~0_combout $end
$var wire 1 I data_out[2]~reg0_q $end
$var wire 1 J Mux5~1_combout $end
$var wire 1 K Mux4~0_combout $end
$var wire 1 L data_out[3]~reg0_q $end
$var wire 1 M Mux3~0_combout $end
$var wire 1 N data_out[4]~reg0_q $end
$var wire 1 O Mux2~3_combout $end
$var wire 1 P Mux2~4_combout $end
$var wire 1 Q data_out[5]~reg0_q $end
$var wire 1 R Mux1~0_combout $end
$var wire 1 S data_out[6]~reg0_q $end
$var wire 1 T data_out[7]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
0"
0*
0)
0(
0'
0&
0%
0$
0#
x+
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
1C
0D
0E
0F
1G
0H
0I
0J
0K
0L
0M
0N
1O
1P
0Q
0R
0S
0T
$end
#15000
1"
1:
1;
0+
1Q
17
1%
#30000
0"
0:
0;
1+
#45000
1"
1:
1;
0+
#60000
0"
0:
0;
1+
#75000
1"
1:
1;
0+
#90000
0"
0:
0;
1+
#105000
1"
1:
1;
0+
#120000
0"
0:
0;
1+
#135000
1"
1:
1;
0+
#150000
0"
0:
0;
1+
#165000
1"
1:
1;
0+
#180000
0"
0:
0;
1+
#195000
1"
1:
1;
0+
#210000
0"
0:
0;
1+
#225000
1"
1:
1;
0+
#240000
0"
0:
0;
1+
#255000
1"
1:
1;
0+
#270000
0"
0:
0;
1+
#285000
1"
1:
1;
0+
#300000
0"
0:
0;
1+
#315000
1"
1:
1;
0+
#330000
0"
0:
0;
1+
#345000
1"
1:
1;
0+
#360000
0"
0:
0;
1+
#375000
1"
1:
1;
0+
#390000
0"
0:
0;
1+
#405000
1"
1:
1;
0+
#420000
0"
0:
0;
1+
#435000
1"
1:
1;
0+
#450000
0"
0:
0;
1+
#465000
1"
1:
1;
0+
#480000
0"
0:
0;
1+
#495000
1"
1:
1;
0+
#510000
0"
0:
0;
1+
#525000
1"
1:
1;
0+
#540000
0"
0:
0;
1+
#555000
1"
1:
1;
0+
#570000
0"
0:
0;
1+
#585000
1"
1:
1;
0+
#600000
0"
0:
0;
1+
#615000
1"
1:
1;
0+
#630000
0"
0:
0;
1+
#645000
1"
1:
1;
0+
#660000
0"
0:
0;
1+
#675000
1"
1:
1;
0+
#690000
0"
0:
0;
1+
#705000
1"
1:
1;
0+
#720000
0"
0:
0;
1+
#735000
1"
1:
1;
0+
#750000
0"
0:
0;
1+
#765000
1"
1:
1;
0+
#780000
0"
0:
0;
1+
#795000
1"
1:
1;
0+
#810000
0"
0:
0;
1+
#825000
1"
1:
1;
0+
#840000
0"
0:
0;
1+
#855000
1"
1:
1;
0+
#870000
0"
0:
0;
1+
#885000
1"
1:
1;
0+
#900000
0"
0:
0;
1+
#915000
1"
1:
1;
0+
#930000
0"
0:
0;
1+
#945000
1"
1:
1;
0+
#960000
0"
0:
0;
1+
#975000
1"
1:
1;
0+
#990000
0"
0:
0;
1+
#1000000
