
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000638                       # Number of seconds simulated
sim_ticks                                   637900000                       # Number of ticks simulated
final_tick                                  637900000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 213607                       # Simulator instruction rate (inst/s)
host_op_rate                                   215313                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33073703                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656672                       # Number of bytes of host memory used
host_seconds                                    19.29                       # Real time elapsed on the host
sim_insts                                     4119882                       # Number of instructions simulated
sim_ops                                       4152782                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          33024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         113792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             148160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34112                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2315                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          51769870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         178385327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1705596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            401317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             232262110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     51769870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1705596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         53475466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         51769870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        178385327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1705596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           401317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            232262110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2315                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2315                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 148160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  148160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     637856500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2315                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    552.815094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   343.337164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   419.217814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           54     20.38%     20.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           43     16.23%     36.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27     10.19%     46.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      4.53%     51.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      2.26%     53.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.02%     56.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.26%     58.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      3.02%     61.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          101     38.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          265                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     12384750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                55791000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11575000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5349.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24099.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       232.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    232.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2040                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     275531.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1285200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   701250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9406800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             41193360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             63023760                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            323275500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              438885870                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            695.614618                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    540812000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      21060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      72611000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   672840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   367125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8236800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             41193360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             65519505                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            321086250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              437075880                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            692.745864                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    538443250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      21060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      76300250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 167694                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           165356                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             3126                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              165478                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 162001                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.898814                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    842                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  31                       # Number of system calls
system.cpu0.numCycles                         1275801                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            323846                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       2362450                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     167694                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            162843                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       906889                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   6343                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                   308398                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  689                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           1233910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.942219                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.943188                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  782459     63.41%     63.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   46121      3.74%     67.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   35948      2.91%     70.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   45582      3.69%     73.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   39507      3.20%     76.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   31928      2.59%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   41863      3.39%     82.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  111102      9.00%     91.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   99400      8.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             1233910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.131442                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.851739                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  117625                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               819459                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    44569                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               249392                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  2865                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1048                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  318                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               2306196                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1163                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  2865                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  191291                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  76331                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8105                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   219636                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               735682                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               2297868                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    5                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                580650                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 14926                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                118872                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            2993587                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             11359691                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         3804593                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              2803387                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  190200                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               126                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           124                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1190602                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              570592                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              54058                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             4591                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             428                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   2285135                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                269                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  2161930                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             8187                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         136784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       633333                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            84                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      1233910                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.752097                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.648537                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             144462     11.71%     11.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              16966      1.37%     13.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1072482     86.92%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        1233910                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              1167486     54.00%     54.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              401566     18.57%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              541609     25.05%     97.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              51266      2.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               2161930                       # Type of FU issued
system.cpu0.iq.rate                          1.694567                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           5565901                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          2422197                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      2156323                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               2161902                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             101                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        34869                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         3154                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  2865                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  16813                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  479                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            2285411                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               93                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               570592                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               54058                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               120                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    25                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  450                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            37                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          2321                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          537                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                2858                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              2159398                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               539349                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2532                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                      590495                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  148622                       # Number of branches executed
system.cpu0.iew.exec_stores                     51146                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.692582                       # Inst execution rate
system.cpu0.iew.wb_sent                       2156512                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      2156351                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  1945841                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  3347710                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.690194                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.581245                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         136794                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            185                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2820                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      1214892                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.768569                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.464485                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       466350     38.39%     38.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       308858     25.42%     63.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       220025     18.11%     81.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        59647      4.91%     86.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         3655      0.30%     87.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         6346      0.52%     87.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        10118      0.83%     88.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         5431      0.45%     88.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       134462     11.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      1214892                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             2118217                       # Number of instructions committed
system.cpu0.commit.committedOps               2148620                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        586627                       # Number of memory references committed
system.cpu0.commit.loads                       535723                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                    147961                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  2001150                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 284                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         1160558     54.01%     54.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         401432     18.68%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         535723     24.93%     97.63% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         50904      2.37%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          2148620                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               134462                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     3365635                       # The number of ROB reads
system.cpu0.rob.rob_writes                    4589856                       # The number of ROB writes
system.cpu0.timesIdled                            416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          41891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    2118217                       # Number of Instructions Simulated
system.cpu0.committedOps                      2148620                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.602299                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.602299                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.660304                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.660304                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 3557670                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1943811                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  8087516                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  867676                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 591242                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             7444                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          959.316250                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             529680                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             8467                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            62.558167                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         67768250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   959.316250                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.936832                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.936832                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          889                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1188176                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1188176                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       518881                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         518881                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        10657                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10657                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       529538                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          529538                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       529541                       # number of overall hits
system.cpu0.dcache.overall_hits::total         529541                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        20107                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20107                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        40095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        40095                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        60202                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         60202                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        60202                       # number of overall misses
system.cpu0.dcache.overall_misses::total        60202                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    201294972                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    201294972                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   2000658024                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2000658024                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       198500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       198500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        13000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2201952996                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2201952996                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2201952996                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2201952996                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       538988                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       538988                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        50752                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        50752                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       589740                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       589740                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       589743                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       589743                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.037305                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037305                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.790018                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.790018                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.102082                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102082                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.102082                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102082                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 10011.188740                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10011.188740                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 49897.942985                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49897.942985                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        49625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        49625                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        13000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 36576.077140                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36576.077140                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 36576.077140                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36576.077140                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          714                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         5619                       # number of writebacks
system.cpu0.dcache.writebacks::total             5619                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        16309                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        16309                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        35411                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        35411                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        51720                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51720                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        51720                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51720                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         3798                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3798                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         4684                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         4684                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         8482                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         8482                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         8482                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         8482                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     52246016                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     52246016                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    158204735                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    158204735                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    210450751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    210450751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    210450751                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    210450751                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007047                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007047                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.092292                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.092292                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.014383                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014383                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.014383                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014383                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13756.191680                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13756.191680                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 33775.562553                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33775.562553                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        47875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        47875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        11500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24811.453784                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24811.453784                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 24811.453784                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24811.453784                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              227                       # number of replacements
system.cpu0.icache.tags.tagsinuse          343.097753                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             307611                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              607                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           506.772652                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   343.097753                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.670113                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.670113                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           617403                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          617403                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       307611                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         307611                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       307611                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          307611                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       307611                       # number of overall hits
system.cpu0.icache.overall_hits::total         307611                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          787                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          787                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          787                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           787                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          787                       # number of overall misses
system.cpu0.icache.overall_misses::total          787                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     52306747                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     52306747                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     52306747                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     52306747                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     52306747                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     52306747                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       308398                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       308398                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       308398                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       308398                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       308398                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       308398                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002552                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002552                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002552                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002552                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002552                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002552                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 66463.465057                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66463.465057                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 66463.465057                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66463.465057                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 66463.465057                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66463.465057                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          178                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          178                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          178                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          609                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          609                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          609                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          609                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          609                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          609                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     41488753                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41488753                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     41488753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41488753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     41488753                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41488753                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001975                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001975                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001975                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001975                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001975                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001975                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68126.031199                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68126.031199                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68126.031199                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68126.031199                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68126.031199                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68126.031199                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 149985                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           149645                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2191                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              149759                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 148169                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.938294                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    144                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         1038457                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            296205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       2215918                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     149985                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            148313                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       738305                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   4425                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                   293965                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  148                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           1036730                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.140553                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.046215                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  625942     60.38%     60.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   42034      4.05%     64.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   27501      2.65%     67.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   43223      4.17%     71.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   32543      3.14%     74.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   27357      2.64%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   38713      3.73%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  102100      9.85%     90.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   97317      9.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             1036730                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.144431                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.133856                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   97916                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               665220                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    29182                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               242229                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2183                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 158                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               2143775                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  108                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  2183                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  169871                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  71806                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1165                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   198517                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               593188                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               2135508                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                564503                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   565                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands            2836804                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             10535297                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         3546676                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              2663568                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  173230                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                36                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1149196                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              567885                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               6842                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             4345                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              73                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   2125633                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 67                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  2012239                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             7298                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         121538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       584111                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            28                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      1036730                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.940948                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.324024                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              25621      2.47%      2.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               9979      0.96%      3.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            1001130     96.57%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        1036730                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1073854     53.37%     53.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              393220     19.54%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              538580     26.77%     99.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               6585      0.33%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               2012239                       # Type of FU issued
system.cpu1.iq.rate                          1.937720                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           5068504                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          2247249                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      2007894                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               2012239                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              36                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        33723                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          266                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2183                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  14530                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            2125703                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               567885                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                6842                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2093                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                2165                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              2010211                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               536569                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             2026                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      543150                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  135758                       # Number of branches executed
system.cpu1.iew.exec_stores                      6581                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.935767                       # Inst execution rate
system.cpu1.iew.wb_sent                       2007950                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      2007894                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  1860711                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  3078886                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.933536                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.604346                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         121477                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2162                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      1020017                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.964832                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.489463                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       292819     28.71%     28.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       326243     31.98%     60.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       194255     19.04%     79.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        64654      6.34%     86.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         4961      0.49%     86.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         6122      0.60%     87.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          386      0.04%     87.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1939      0.19%     87.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       128638     12.61%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      1020017                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             2001665                       # Number of instructions committed
system.cpu1.commit.committedOps               2004162                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        540738                       # Number of memory references committed
system.cpu1.commit.loads                       534162                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                    135722                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  1868518                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  50                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1070205     53.40%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         393219     19.62%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.02% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         534162     26.65%     99.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          6576      0.33%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          2004162                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               128638                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     3016836                       # The number of ROB reads
system.cpu1.rob.rob_writes                    4268057                       # The number of ROB writes
system.cpu1.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      237343                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    2001665                       # Number of Instructions Simulated
system.cpu1.committedOps                      2004162                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.518797                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.518797                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.927538                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.927538                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 3338381                       # number of integer regfile reads
system.cpu1.int_regfile_writes                1860073                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  7633554                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  807453                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 547776                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             5520                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          536.197027                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             528752                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             6311                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            83.782602                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   536.197027                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.523630                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.523630                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          791                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          676                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1092532                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1092532                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       526290                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         526290                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         2454                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2454                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       528744                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          528744                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       528746                       # number of overall hits
system.cpu1.dcache.overall_hits::total         528746                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        10236                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10236                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         4116                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4116                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        14352                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14352                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        14353                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14353                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     51863996                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     51863996                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     54239000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     54239000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    106102996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    106102996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    106102996                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    106102996                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       536526                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       536526                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         6570                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         6570                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       543096                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       543096                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       543099                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       543099                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.019078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019078                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.626484                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.626484                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.026426                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026426                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.026428                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026428                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  5066.822587                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5066.822587                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13177.599611                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13177.599611                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  7392.906633                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7392.906633                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  7392.391556                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7392.391556                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2234                       # number of writebacks
system.cpu1.dcache.writebacks::total             2234                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         5971                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5971                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2059                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2059                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         8030                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8030                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         8030                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8030                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         4265                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4265                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2057                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2057                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         6322                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6322                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         6323                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6323                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     13048504                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     13048504                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     23903500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     23903500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     36952004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     36952004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     36963504                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     36963504                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.313090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.313090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.011641                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011641                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.011642                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011642                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  3059.438218                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  3059.438218                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 11620.563928                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11620.563928                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  5844.986397                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  5844.986397                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  5845.880753                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  5845.880753                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           34.979298                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             293900                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                 5878                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    34.979298                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.068319                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.068319                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           587980                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          587980                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       293900                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         293900                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       293900                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          293900                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       293900                       # number of overall hits
system.cpu1.icache.overall_hits::total         293900                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           65                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           65                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           65                       # number of overall misses
system.cpu1.icache.overall_misses::total           65                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2747490                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2747490                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2747490                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2747490                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2747490                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2747490                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       293965                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       293965                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       293965                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       293965                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       293965                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       293965                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000221                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000221                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000221                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000221                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000221                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 42269.076923                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42269.076923                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 42269.076923                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42269.076923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 42269.076923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42269.076923                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2024007                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2024007                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2024007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2024007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2024007                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2024007                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000170                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000170                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000170                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000170                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 40480.140000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40480.140000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 40480.140000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40480.140000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 40480.140000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40480.140000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1344.739535                       # Cycle average of tags in use
system.l2.tags.total_refs                       10183                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1775                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.736901                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      784.104667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       453.841068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        93.782997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        13.010803                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.023929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.013850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.041038                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1775                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.054169                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    162784                       # Number of tag accesses
system.l2.tags.data_accesses                   162784                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  89                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                3670                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                 238                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4024                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7853                       # number of Writeback hits
system.l2.Writeback_hits::total                  7853                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              3004                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              2048                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5052                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   89                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 6674                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 2286                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9076                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  89                       # number of overall hits
system.l2.overall_hits::cpu0.data                6674                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  27                       # number of overall hits
system.l2.overall_hits::cpu1.data                2286                       # number of overall hits
system.l2.overall_hits::total                    9076                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               520                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               126                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                23                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   671                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 10                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1672                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                520                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1794                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2343                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               520                       # number of overall misses
system.l2.overall_misses::cpu0.data              1794                       # number of overall misses
system.l2.overall_misses::cpu1.inst                23                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::total                  2343                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     39939750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9975000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1688500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        51727250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        62498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62498                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    121595500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     121900500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     39939750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    131570500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1688500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       429000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        173627750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     39939750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    131570500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1688500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       429000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       173627750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             609                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            3796                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data             240                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4695                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7853                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7853                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          4672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6724                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              609                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             8468                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               50                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             2292                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11419                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             609                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            8468                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              50                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            2292                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11419                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.853859                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.033193                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.460000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.008333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.142918                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.357021                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.001949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.248662                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.853859                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.211856                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.460000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.002618                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.205184                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.853859                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.211856                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.460000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.002618                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.205184                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 76807.211538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 79166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 73413.043478                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        62000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77089.791356                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  6249.800000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6249.800000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 72898.980815                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data        76250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72906.997608                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 76807.211538                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 73339.186176                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 73413.043478                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data        71500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74104.886897                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 76807.211538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 73339.186176                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 73413.043478                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data        71500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74104.886897                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 27                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  27                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 27                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          517                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              644                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            10                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1672                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2316                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2316                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33352000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7430750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1074250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41857000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       175510                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       175510                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    100783500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       254500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    101038000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33352000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    108214250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1074250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       254500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    142895000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33352000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    108214250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1074250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       254500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    142895000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.848933                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.028978                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.340000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.137167                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.357021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.001949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.248662                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.848933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.209967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.340000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.001745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.202820                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.848933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.209967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.340000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.001745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.202820                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64510.638298                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 67552.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 63191.176471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64995.341615                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        17551                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17551                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 60421.762590                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data        63625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60429.425837                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64510.638298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 60862.907762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 63191.176471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        63625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61699.050086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64510.638298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 60862.907762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 63191.176471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        63625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61699.050086                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 643                       # Transaction distribution
system.membus.trans_dist::ReadResp                642                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              10                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1672                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1672                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       148096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  148096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoop_fanout::samples              2330                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2330    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2330                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2528500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12217490                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               8729                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              8727                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             7853                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              15                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6726                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        22587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        10853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 34756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       901568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       289664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1233280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4041                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            23326                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  23326    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              23326                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19516000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1008747                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          13105994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             79993                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           9486996                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
