// Seed: 1291326994
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_5;
  logic id_6;
  always @(posedge 1 or posedge id_2) if (1 || id_4) id_1 = 1 - 1;
  logic id_7, id_8;
  type_15(
      (~id_5), 1'b0, id_7, 1
  );
  logic id_9;
  logic id_10;
  type_18(
      1, {1, 1'd0, id_9}, id_8
  ); type_19(
      1, id_6, {id_3{1}} == 1
  );
  logic id_11;
  assign id_6 = 1 && 1;
  assign id_8 = id_4;
endmodule
