{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705944876863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705944876865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 22 18:34:35 2024 " "Processing started: Mon Jan 22 18:34:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705944876865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1705944876865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1705944876865 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Top " "Using previously generated Fitter netlist for partition \"Top\"" {  } {  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1705944877134 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1705944877275 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 1 2 0 0 " "Adding 5 node(s), including 1 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705944877293 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1705944877293 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rx\[0\] " "No output dependent on input pin \"i_rx\[0\]\"" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705944877644 "|main|i_rx[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rx\[1\] " "No output dependent on input pin \"i_rx\[1\]\"" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705944877644 "|main|i_rx[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_clk_lvds " "No output dependent on input pin \"i_clk_lvds\"" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705944877644 "|main|i_clk_lvds"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1705944877644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705944877645 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705944877645 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705944877645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Implemented 179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705944877645 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705944877645 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1705944877645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1705944877645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 4 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705944878892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 22 18:34:38 2024 " "Processing ended: Mon Jan 22 18:34:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705944878892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705944878892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705944878892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1705944878892 ""}
