INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/PC_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/SEXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2458] undeclared symbol NPC_MUX_npc, assumed default net type wire [D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sim_1/new/miniRV_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_sim
