// Seed: 575185346
module module_0 (
    output wire id_0,
    input wire id_1,
    input uwire id_2,
    input tri0 id_3,
    input wor id_4,
    output supply0 id_5,
    input tri id_6,
    input tri id_7,
    output supply1 id_8,
    input supply0 id_9,
    input wand id_10,
    output tri0 id_11,
    input wor id_12,
    input wire id_13,
    input supply0 id_14,
    output tri1 id_15,
    input uwire id_16,
    input tri1 id_17,
    output supply0 id_18,
    input tri0 id_19,
    input uwire id_20,
    input tri1 id_21,
    input tri1 id_22,
    output supply1 id_23,
    input wor id_24,
    output uwire id_25
);
endmodule
module module_1 #(
    parameter id_11 = 32'd89,
    parameter id_4  = 32'd67,
    parameter id_5  = 32'd88
) (
    input tri0 id_0[id_4 : -1],
    input wor id_1,
    output wor id_2,
    output supply1 id_3,
    output tri1 _id_4,
    output tri0 _id_5,
    input tri id_6,
    output wor id_7,
    input tri1 id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri1 _id_11
);
  assign id_7 = -1;
  logic [-1 : {  1  ,  id_11  ,  id_5  ,  -1  }] id_13;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_1,
      id_9,
      id_9,
      id_7,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_6,
      id_1,
      id_9,
      id_2,
      id_8,
      id_6,
      id_2,
      id_10,
      id_6,
      id_10,
      id_1,
      id_2,
      id_9,
      id_2
  );
  assign modCall_1.id_19 = 0;
endmodule
