INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:56:47 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 buffer49/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            buffer34/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 2.233ns (22.113%)  route 7.865ns (77.887%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=1 LUT5=8 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1057, unset)         0.508     0.508    buffer49/clk
                         FDSE                                         r  buffer49/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer49/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi1/buffer49_outs[2]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 r  cmpi1/out0_valid_INST_0_i_1/CO[3]
                         net (fo=40, unplaced)        0.665     2.318    buffer49/control/result[0]
                         LUT5 (Prop_lut5_I3_O)        0.047     2.365 r  buffer49/control/dataReg[0]_i_2__3/O
                         net (fo=4, unplaced)         0.268     2.633    control_merge0/tehb/control/cond_br17_trueOut_valid
                         LUT6 (Prop_lut6_I3_O)        0.043     2.676 r  control_merge0/tehb/control/transmitValue_i_3__44/O
                         net (fo=2, unplaced)         0.255     2.931    control_merge0/tehb/control/transmitValue_reg_2
                         LUT3 (Prop_lut3_I0_O)        0.043     2.974 f  control_merge0/tehb/control/dataReg[5]_i_4__0/O
                         net (fo=23, unplaced)        0.307     3.281    buffer9/control/dataReg_reg[5]_1
                         LUT6 (Prop_lut6_I3_O)        0.043     3.324 r  buffer9/control/dataReg[2]_i_6/O
                         net (fo=2, unplaced)         0.255     3.579    buffer9/control/dataReg[2]_i_6_n_0
                         LUT5 (Prop_lut5_I4_O)        0.047     3.626 r  buffer9/control/dataReg[3]_i_3/O
                         net (fo=2, unplaced)         0.255     3.881    buffer9/control/dataReg[3]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.047     3.928 r  buffer9/control/dataReg[4]_i_6/O
                         net (fo=2, unplaced)         0.255     4.183    buffer9/control/dataReg[4]_i_6_n_0
                         LUT5 (Prop_lut5_I4_O)        0.047     4.230 r  buffer9/control/dataReg[6]_i_9/O
                         net (fo=2, unplaced)         0.255     4.485    buffer9/control/dataReg[6]_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     4.528 f  buffer9/control/dataReg[5]_i_2__2/O
                         net (fo=1, unplaced)         0.244     4.772    control_merge1/fork_valid/generateBlocks[1].regblock/addi2_result[2]
                         LUT5 (Prop_lut5_I4_O)        0.043     4.815 f  control_merge1/fork_valid/generateBlocks[1].regblock/dataReg[5]_i_1__1/O
                         net (fo=2, unplaced)         0.255     5.070    buffer23/control/D[5]
                         LUT3 (Prop_lut3_I2_O)        0.047     5.117 f  buffer23/control/outs[5]_i_5__0/O
                         net (fo=3, unplaced)         0.262     5.379    buffer23/control/buffer23_outs[5]
                         LUT2 (Prop_lut2_I1_O)        0.045     5.424 r  buffer23/control/out0_valid_INST_0_i_10/O
                         net (fo=1, unplaced)         0.000     5.424    cmpi2/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.203     5.627 r  cmpi2/out0_valid_INST_0_i_8/CO[3]
                         net (fo=57, unplaced)        0.674     6.301    fork17/control/generateBlocks[2].regblock/result[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     6.344 r  fork17/control/generateBlocks[2].regblock/fullReg_i_4__3/O
                         net (fo=40, unplaced)        0.321     6.665    buffer16/control/p_1_in_7
                         LUT5 (Prop_lut5_I3_O)        0.043     6.708 r  buffer16/control/transmitValue_i_64__0/O
                         net (fo=1, unplaced)         0.244     6.952    cmpi4/transmitValue_i_21_0
                         LUT6 (Prop_lut6_I5_O)        0.043     6.995 r  cmpi4/transmitValue_i_44/O
                         net (fo=1, unplaced)         0.244     7.239    cmpi4/transmitValue_i_44_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     7.282 r  cmpi4/transmitValue_i_21/O
                         net (fo=1, unplaced)         0.000     7.282    cmpi4/transmitValue_i_21_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     7.528 r  cmpi4/transmitValue_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.007     7.535    cmpi4/transmitValue_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.585 r  cmpi4/transmitValue_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     7.585    cmpi4/transmitValue_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     7.707 r  cmpi4/transmitValue_reg_i_3/CO[2]
                         net (fo=9, unplaced)         0.285     7.992    buffer80/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.126     8.118 r  buffer80/fifo/fullReg_i_5__14/O
                         net (fo=5, unplaced)         0.272     8.390    buffer80/fifo/buffer80_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     8.433 f  buffer80/fifo/transmitValue_i_6__1/O
                         net (fo=1, unplaced)         0.244     8.677    fork31/control/generateBlocks[0].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I4_O)        0.043     8.720 r  fork31/control/generateBlocks[0].regblock/transmitValue_i_2__53/O
                         net (fo=4, unplaced)         0.268     8.988    init12/control/fullReg_i_8__4
                         LUT6 (Prop_lut6_I5_O)        0.043     9.031 f  init12/control/fullReg_i_3__25/O
                         net (fo=4, unplaced)         0.268     9.299    init12/control/transmitValue_reg_8
                         LUT4 (Prop_lut4_I3_O)        0.043     9.342 r  init12/control/transmitValue_i_2__50/O
                         net (fo=4, unplaced)         0.268     9.610    init12/control/transmitValue_i_2__50_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     9.653 f  init12/control/Memory[0][31]_i_3/O
                         net (fo=8, unplaced)         0.282     9.935    fork32/control/generateBlocks[1].regblock/buffer0_outs_ready
                         LUT5 (Prop_lut5_I2_O)        0.043     9.978 f  fork32/control/generateBlocks[1].regblock/dataReg[31]_i_2__0/O
                         net (fo=4, unplaced)         0.268    10.246    fork18/control/generateBlocks[3].regblock/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I3_O)        0.043    10.289 r  fork18/control/generateBlocks[3].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, unplaced)        0.317    10.606    buffer34/E[0]
                         FDRE                                         r  buffer34/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=1057, unset)         0.483    11.683    buffer34/clk
                         FDRE                                         r  buffer34/dataReg_reg[0]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    11.455    buffer34/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                  0.849    




report_timing: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2576.027 ; gain = 42.906 ; free physical = 40978 ; free virtual = 217457
