muxpart__1: 
datapath__4: 
case__12: 
logic__12: 
reg__2: 
reg__10: 
datapath: 
logic__10: 
reg__4: 
reg__7: 
case__4: 
reg: 
case__20: 
core_uart_tx: 
case__2: 
case__14: 
logic__14: 
case__3: 
logic: 
reg__1: 
datapath__2: 
reg__12: 
datapath__1: 
case__22: 
case__17: 
case__15: 
core_uart_rx: 
case__23: 
case__19: 
logic__13: 
case__8: 
reg__9: 
case: 
case__18: 
case__10: 
case__7: 
reg__11: 
logic__11: 
case__6: 
reg__6: 
logic__8: 
reg__13: 
case__21: 
core_uart: 
case__13: 
reg__3: 
case__9: 
reg__8: 
reg__15: 
muxpart__2: 
case__16: 
reg__16: 
reg__5: 
datapath__3: 
case__11: 
reg__14: 
case__1: 
muxpart: 
logic__7: 
case__5: 
