// Seed: 602067749
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire id_4 = id_4;
  wire id_5;
  id_6 :
  assert property (@(posedge 1) 1)
  else $display(id_1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  generate
    assign id_1 = id_3[1'b0];
  endgenerate
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
endmodule
