
module mac_pipelined (
    input wire clk,
    input wire rst_n,
    input wire valid_in,
    input wire [15:0] A,
    input wire [15:0] B,
    input wire clear_acc,
    output reg [31:0] acc_out,
    output reg valid_out
);

reg signed [31:0] P_reg;
reg valid_mul;

always @(posedge clk) begin
    if(!rst_n) begin
        P_reg <= 0;
        valid_mul <= 0;
    end
    else begin
        P_reg <= $signed(A) * $signed(B);
        valid_mul <= valid_in;
    end
end

always @(posedge clk) begin
    if(!rst_n) begin
        acc_out <= 0;
        valid_out <= 0;
    end
    else if(clear_acc) begin
        acc_out <= 0;
        valid_out <= 0;
    end
    else if(valid_mul) begin
        acc_out <= acc_out + P_reg;
        valid_out <= 1'b1;
    end
    else begin
        valid_out <= 1'b0;
    end
end

endmodule
