Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Jan 12 22:43:24 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   Inst_register_bank/Mram_bank11_RAMD_D1_O
   Inst_register_bank/Mram_bank12_RAMD_D1_O
   Inst_register_bank/Mram_bank13_RAMD_D1_O
   Inst_register_bank/Mram_bank14_RAMD_D1_O
   Inst_register_bank/Mram_bank15_RAMD_D1_O
   Inst_register_bank/Mram_bank1_RAMD_D1_O
   Inst_register_bank/Mram_bank2_RAMD_D1_O
   Inst_register_bank/Mram_bank3_RAMD_D1_O
   Inst_register_bank/Mram_bank4_RAMD_D1_O
   Inst_register_bank/Mram_bank5_RAMD_D1_O


