
set_property "compxlib.compiled_library_dir" "$prj_dir/$PROJECT_NAME.cache/compile_simlib" $prj
set_property "compxlib.edk.exclude_sub_libs" "0" $prj
set_property "compxlib.edk.exclude_superseded_cores" "1" $prj
set_property "compxlib.edk.previous_lib_path" "" $prj
set_property "compxlib.edk.source_lib" "" $prj
set_property "compxlib.edklib" "0" $prj
set_property "compxlib.funcsim" "1" $prj
set_property "compxlib.overwrite_libs" "0" $prj
set_property "compxlib.timesim" "1" $prj
set_property "compxlib.xilinxcorelib" "1" $prj
set_property "default_lib" "xil_defaultlib" $prj
set_property "managed_ip" "0" $prj
set_property "simulator_language" "Mixed" $prj
set_property "source_mgmt_mode" "All" $prj
set_property "target_language" "Verilog" $prj
set_property "target_simulator" "XSim" $prj

