module test_ind1(out, in);
  electrical out, in;
  analog begin
    V(out) : V(in);
  end

endmodule



