# ttnn.conv2d

| Name | Input Shapes | Input Layouts | Attributes | Output Shapes | Output Layouts |
|------|--------------|---------------|------------|---------------|----------------|
| ttnn.conv2d | tensor<[1,1,4096,320,bf16]> <br> tensor<[4,320,3,3,bf16]> <br> tensor<[1,1,4096,4,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 4 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,4,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,49,1072,bf16]> <br> tensor<[462,1072,3,3,bf16]> <br> tensor<[1,1,49,462,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1072 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 462 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,462,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,1,bf16]> <br> tensor<[16,1,3,3,bf16]> <br> tensor<[1,1,784,16,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,16,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,544,bf16]> <br> tensor<[196,544,3,3,bf16]> <br> tensor<[1,1,196,196,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 544 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 196 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,196,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,25,512,f32]> <br> tensor<[512,1,3,3,f32]> <br> tensor<[1,1,25,512,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 512 : i32 <br> in_channels: 512 : i32 <br> input_height: 5 : i32 <br> input_width: 5 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25,512,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1200,320,bf16]> <br> tensor<[512,320,3,3,bf16]> <br> tensor<[1,1,300,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 30 : i32 <br> input_width: 40 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,300,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[128,64,1,1,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,57600,256,bf16]> <br> tensor<[512,256,1,1,bf16]> <br> tensor<[1,1,14400,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 180 : i32 <br> input_width: 320 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,14400,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[768,3,16,16,bf16]> <br> tensor<[1,1,196,768,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 16 : i32 <br> kernel_width: 16 : i32 <br> out_channels: 768 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 16 : i32 <br> stride_width: 16 : i32 | tensor<[1,1,196,768,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4800,128,bf16]> <br> tensor<[64,128,1,1,bf16]> <br> tensor<[1,1,4800,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 60 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4800,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,152,bf16]> <br> tensor<[58,152,3,3,bf16]> <br> tensor<[1,1,784,58,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 152 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 58 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,58,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,512,bf16]> <br> tensor<[256,512,1,1,bf16]> <br> tensor<[1,1,256,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[64,3,7,7,bf16]> <br> tensor<[1,1,12544,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 7 : i32 <br> kernel_width: 7 : i32 <br> out_channels: 64 : i32 <br> padding_height: 3 : i32 <br> padding_width: 3 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,12544,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,122,bf16]> <br> tensor<[46,122,3,3,bf16]> <br> tensor<[1,1,784,46,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 122 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 46 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,46,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,96,bf16]> <br> tensor<[576,96,1,1,bf16]> <br> tensor<[1,1,196,576,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 96 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 576 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,576,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,16384,128,bf16]> <br> tensor<[128,1,3,3,bf16]> <br> tensor<[1,1,16384,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 128 : i32 <br> in_channels: 128 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,262,bf16]> <br> tensor<[256,262,1,1,bf16]> <br> tensor<[1,1,784,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 262 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1,72,f32]> <br> tensor<[24,72,1,1,f32]> <br> tensor<[1,1,1,24,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 72 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,24,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,480,f32]> <br> tensor<[112,480,1,1,f32]> <br> tensor<[1,1,400,112,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 480 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 112 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,112,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3600,256,bf16]> <br> tensor<[1024,256,1,1,bf16]> <br> tensor<[1,1,3600,1024,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 45 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3600,1024,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1,120,f32]> <br> tensor<[480,120,1,1,f32]> <br> tensor<[1,1,1,480,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 120 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 480 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,480,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,16384,64,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,1,16384,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[256,128,3,3,bf16]> <br> tensor<[1,1,196,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,196,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1600,120,f32]> <br> tensor<[40,120,1,1,f32]> <br> tensor<[1,1,1600,40,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 120 : i32 <br> input_height: 40 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 40 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1600,40,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,100,480,f32]> <br> tensor<[80,480,1,1,f32]> <br> tensor<[1,1,100,80,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 480 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 80 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,80,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,6400,72,f32]> <br> tensor<[72,1,5,5,f32]> <br> tensor<[1,1,1600,72,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 72 : i32 <br> in_channels: 72 : i32 <br> input_height: 80 : i32 <br> input_width: 80 : i32 <br> kernel_height: 5 : i32 <br> kernel_width: 5 : i32 <br> out_channels: 72 : i32 <br> padding_height: 2 : i32 <br> padding_width: 2 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,1600,72,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,256,bf16]> <br> tensor<[256,1,3,3,bf16]> <br> tensor<[1,1,4096,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 256 : i32 <br> in_channels: 256 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,57600,64,bf16]> <br> tensor<[256,64,1,1,bf16]> <br> tensor<[1,1,57600,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 180 : i32 <br> input_width: 320 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,57600,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,32,bf16]> <br> tensor<[192,32,1,1,bf16]> <br> tensor<[1,1,784,192,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 192 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,192,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,307200,64,bf16]> <br> tensor<[1,64,3,3,bf16]> <br> tensor<[1,1,307200,1,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 480 : i32 <br> input_width: 640 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,307200,1,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,65536,3,bf16]> <br> tensor<[32,3,3,3,bf16]> <br> tensor<[1,1,65536,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,65536,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,920,512,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,1,920,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 23 : i32 <br> input_width: 40 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,920,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[512,128,1,1,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4,256,f32]> <br> tensor<[64,256,1,1,f32]> <br> tensor<[1,1,4,64,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 2 : i32 <br> input_width: 2 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4,64,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,320,bf16]> <br> tensor<[320,320,1,1,bf16]> <br> tensor<[1,1,4096,320,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 320 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,320,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,12544,32,bf16]> <br> tensor<[32,1,3,3,bf16]> <br> tensor<[1,1,12544,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 32 : i32 <br> in_channels: 32 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,28,bf16]> <br> tensor<[16,28,3,3,bf16]> <br> tensor<[1,1,784,16,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 28 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,16,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,1920,bf16]> <br> tensor<[1280,1920,3,3,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1920 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,654,bf16]> <br> tensor<[640,654,1,1,bf16]> <br> tensor<[1,1,196,640,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 654 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 640 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,640,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,1280,bf16]> <br> tensor<[1280,1280,1,1,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,672,f32]> <br> tensor<[546,672,1,1,f32]> <br> tensor<[1,1,400,546,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 672 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 546 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,546,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,49,2048,bf16]> <br> tensor<[512,2048,1,1,bf16]> <br> tensor<[1,1,49,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 2048 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[512,512,1,1,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,116,bf16]> <br> tensor<[40,116,3,3,bf16]> <br> tensor<[1,1,196,40,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 116 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 40 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,40,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 2 : i32 <br> dilation_width: 2 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 2 : i32 <br> padding_width: 2 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[1024,512,1,1,bf16]> <br> tensor<[1,1,196,1024,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,196,1024,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1,128,f32]> <br> tensor<[24,128,1,1,f32]> <br> tensor<[1,1,1,24,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,24,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,160,bf16]> <br> tensor<[256,160,3,3,bf16]> <br> tensor<[1,1,256,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 160 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,256,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,256,bf16]> <br> tensor<[1024,256,1,1,bf16]> <br> tensor<[1,1,196,1024,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,1024,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1,64,f32]> <br> tensor<[128,64,1,1,f32]> <br> tensor<[1,1,1,128,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,128,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,12544,64,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,1,12544,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,9,128,f32]> <br> tensor<[256,128,1,1,f32]> <br> tensor<[1,1,9,256,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 3 : i32 <br> input_width: 3 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,9,256,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,172,bf16]> <br> tensor<[46,172,3,3,bf16]> <br> tensor<[1,1,784,46,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 172 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 46 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,46,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,144,bf16]> <br> tensor<[144,1,3,3,bf16]> <br> tensor<[1,1,784,144,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 144 : i32 <br> in_channels: 144 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 144 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,784,144,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,960,bf16]> <br> tensor<[320,960,1,1,bf16]> <br> tensor<[1,1,4096,320,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 960 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 320 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,320,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[16,128,3,3,bf16]> <br> tensor<[1,1,784,16,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,16,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,384,bf16]> <br> tensor<[384,1,3,3,bf16]> <br> tensor<[1,1,196,384,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 384 : i32 <br> in_channels: 384 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 384 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,384,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[19,128,1,1,bf16]> <br> tensor<[1,1,784,19,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 19 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,19,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,9,256,f32]> <br> tensor<[256,1,3,3,f32]> <br> tensor<[1,1,9,256,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 256 : i32 <br> in_channels: 256 : i32 <br> input_height: 3 : i32 <br> input_width: 3 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,9,256,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,78,bf16]> <br> tensor<[24,78,3,3,bf16]> <br> tensor<[1,1,3136,24,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 78 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 24 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,24,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,6400,64,f32]> <br> tensor<[24,64,1,1,f32]> <br> tensor<[1,1,6400,24,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 80 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,6400,24,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,102,bf16]> <br> tensor<[40,102,3,3,bf16]> <br> tensor<[1,1,3136,40,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 102 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 40 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,40,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1200,1280,bf16]> <br> tensor<[1280,1,3,3,bf16]> <br> tensor<[1,1,1200,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1280 : i32 <br> in_channels: 1280 : i32 <br> input_height: 30 : i32 <br> input_width: 40 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1200,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,16384,32,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,1,4096,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,4096,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[64,64,1,1,bf16]> <br> tensor<[1,1,3136,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,920,512,bf16]> <br> tensor<[2048,512,1,1,bf16]> <br> tensor<[1,1,920,2048,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 23 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 2048 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,920,2048,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,960,bf16]> <br> tensor<[320,960,3,3,bf16]> <br> tensor<[1,1,4096,320,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 960 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 320 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,320,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,672,f32]> <br> tensor<[112,672,1,1,f32]> <br> tensor<[1,1,400,112,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 672 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 112 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,112,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,921600,3,bf16]> <br> tensor<[64,3,7,7,bf16]> <br> tensor<[1,1,230400,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 720 : i32 <br> input_width: 1280 : i32 <br> kernel_height: 7 : i32 <br> kernel_width: 7 : i32 <br> out_channels: 64 : i32 <br> padding_height: 3 : i32 <br> padding_width: 3 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,230400,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,640,bf16]> <br> tensor<[640,640,3,3,bf16]> <br> tensor<[1,1,256,640,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,256,640,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,4096,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,50176,128,bf16]> <br> tensor<[64,128,3,3,bf16]> <br> tensor<[1,1,50176,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,50176,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,49,960,bf16]> <br> tensor<[160,960,1,1,bf16]> <br> tensor<[1,1,49,160,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 960 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 160 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,160,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,6400,72,f32]> <br> tensor<[24,72,1,1,f32]> <br> tensor<[1,1,6400,24,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 72 : i32 <br> input_height: 80 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,6400,24,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,640,bf16]> <br> tensor<[640,1,3,3,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 640 : i32 <br> in_channels: 640 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,512,bf16]> <br> tensor<[255,512,1,1,bf16]> <br> tensor<[1,1,1024,255,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 255 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,255,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1600,40,f32]> <br> tensor<[240,40,1,1,f32]> <br> tensor<[1,1,1600,240,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 40 : i32 <br> input_height: 40 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 240 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1600,240,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,124,bf16]> <br> tensor<[128,124,1,1,bf16]> <br> tensor<[1,1,3136,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 124 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,640,bf16]> <br> tensor<[640,640,3,3,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[512,1,3,3,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 2 : i32 <br> dilation_width: 2 : i32 <br> groups: 512 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 2 : i32 <br> padding_width: 2 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,192,bf16]> <br> tensor<[192,1,3,3,bf16]> <br> tensor<[1,1,784,192,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 192 : i32 <br> in_channels: 192 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 192 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,192,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,102400,3,f32]> <br> tensor<[16,3,3,3,f32]> <br> tensor<[1,1,25600,16,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 320 : i32 <br> input_width: 320 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,25600,16,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,46,bf16]> <br> tensor<[16,46,3,3,bf16]> <br> tensor<[1,1,784,16,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 46 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,16,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,19200,64,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,1,4800,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 120 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,4800,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,100,480,f32]> <br> tensor<[480,1,5,5,f32]> <br> tensor<[1,1,100,480,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 480 : i32 <br> in_channels: 480 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 5 : i32 <br> kernel_width: 5 : i32 <br> out_channels: 480 : i32 <br> padding_height: 2 : i32 <br> padding_width: 2 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,480,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4800,128,bf16]> <br> tensor<[64,128,3,3,bf16]> <br> tensor<[1,1,4800,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 60 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4800,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,512,bf16]> <br> tensor<[1024,512,3,3,bf16]> <br> tensor<[1,1,256,1024,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,256,1024,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,512,bf16]> <br> tensor<[256,512,1,1,bf16]> <br> tensor<[1,1,1024,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,920,2048,bf16]> <br> tensor<[256,2048,1,1,bf16]> <br> tensor<[1,1,920,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 2048 : i32 <br> input_height: 23 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,920,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,256,bf16]> <br> tensor<[128,256,1,1,bf16]> <br> tensor<[1,1,4096,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,49,960,bf16]> <br> tensor<[960,1,3,3,bf16]> <br> tensor<[1,1,49,960,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 960 : i32 <br> in_channels: 960 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 960 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,960,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,49,782,bf16]> <br> tensor<[1024,782,1,1,bf16]> <br> tensor<[1,1,49,1024,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 782 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,1024,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,94,bf16]> <br> tensor<[28,94,3,3,bf16]> <br> tensor<[1,1,784,28,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 94 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 28 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,28,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,14400,128,bf16]> <br> tensor<[512,128,1,1,bf16]> <br> tensor<[1,1,14400,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 90 : i32 <br> input_width: 160 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,14400,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,100,480,f32]> <br> tensor<[480,1,3,3,f32]> <br> tensor<[1,1,100,480,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 480 : i32 <br> in_channels: 480 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 480 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,480,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,65536,64,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,1,16384,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,16384,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,2560,bf16]> <br> tensor<[1280,2560,1,1,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 2560 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,368,bf16]> <br> tensor<[98,368,3,3,bf16]> <br> tensor<[1,1,784,98,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 368 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 98 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,98,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196608,3,bf16]> <br> tensor<[768,3,32,32,bf16]> <br> tensor<[1,1,192,768,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 384 : i32 <br> input_width: 512 : i32 <br> kernel_height: 32 : i32 <br> kernel_width: 32 : i32 <br> out_channels: 768 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 32 : i32 <br> stride_width: 32 : i32 | tensor<[1,1,192,768,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,78,bf16]> <br> tensor<[16,78,3,3,bf16]> <br> tensor<[1,1,784,16,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 78 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,16,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,25,256,f32]> <br> tensor<[512,256,1,1,f32]> <br> tensor<[1,1,25,512,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 5 : i32 <br> input_width: 5 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25,512,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,256,bf16]> <br> tensor<[512,256,3,3,bf16]> <br> tensor<[1,1,256,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,57600,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,14400,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 180 : i32 <br> input_width: 320 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,14400,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,65536,32,bf16]> <br> tensor<[1,32,1,1,bf16]> <br> tensor<[1,1,65536,1,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,65536,1,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,64,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,1,4096,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3600,512,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,1,920,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 45 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,920,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,25,512,f32]> <br> tensor<[128,512,1,1,f32]> <br> tensor<[1,1,25,128,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 5 : i32 <br> input_width: 5 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25,128,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,16384,1024,bf16]> <br> tensor<[256,1024,1,1,bf16]> <br> tensor<[1,1,16384,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,25600,16,f32]> <br> tensor<[16,16,1,1,f32]> <br> tensor<[1,1,25600,16,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 16 : i32 <br> input_height: 160 : i32 <br> input_width: 160 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 16 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25600,16,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,1024,bf16]> <br> tensor<[1024,1,3,3,bf16]> <br> tensor<[1,1,256,1024,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1024 : i32 <br> in_channels: 1024 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1024,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,672,f32]> <br> tensor<[24,672,1,1,f32]> <br> tensor<[1,1,400,24,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 672 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,24,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,80,f32]> <br> tensor<[200,80,1,1,f32]> <br> tensor<[1,1,400,200,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 80 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 200 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,200,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,262144,3,bf16]> <br> tensor<[32,3,3,3,bf16]> <br> tensor<[1,1,262144,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 512 : i32 <br> input_width: 512 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,262144,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,49,272,bf16]> <br> tensor<[160,272,3,3,bf16]> <br> tensor<[1,1,49,160,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 272 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 160 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,160,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,256,bf16]> <br> tensor<[512,256,1,1,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,256,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,1,196,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,50176,64,bf16]> <br> tensor<[1,64,1,1,bf16]> <br> tensor<[1,1,50176,1,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,50176,1,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4800,128,bf16]> <br> tensor<[320,128,3,3,bf16]> <br> tensor<[1,1,1200,320,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 60 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 320 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,1200,320,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,480,f32]> <br> tensor<[480,1,3,3,f32]> <br> tensor<[1,1,400,480,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 480 : i32 <br> in_channels: 480 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 480 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,480,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4,128,f32]> <br> tensor<[256,128,1,1,f32]> <br> tensor<[1,1,4,256,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 2 : i32 <br> input_width: 2 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4,256,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,65536,64,bf16]> <br> tensor<[32,64,3,3,bf16]> <br> tensor<[1,1,65536,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,65536,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,640,bf16]> <br> tensor<[1280,640,1,1,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,328,bf16]> <br> tensor<[320,328,1,1,bf16]> <br> tensor<[1,1,784,320,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 328 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 320 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,320,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,19200,32,bf16]> <br> tensor<[2,32,3,3,bf16]> <br> tensor<[1,1,19200,2,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 120 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 2 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,19200,2,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1,128,f32]> <br> tensor<[546,128,1,1,f32]> <br> tensor<[1,1,1,546,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 546 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,546,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,1280,bf16]> <br> tensor<[1280,1280,3,3,bf16]> <br> tensor<[1,1,64,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,64,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,49,512,bf16]> <br> tensor<[2048,512,1,1,bf16]> <br> tensor<[1,1,49,2048,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 2048 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,2048,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,676,32,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,1,576,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 26 : i32 <br> input_width: 26 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,576,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,128,bf16]> <br> tensor<[128,1,3,3,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 128 : i32 <br> in_channels: 128 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,100,672,f32]> <br> tensor<[80,672,1,1,f32]> <br> tensor<[1,1,100,80,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 672 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 80 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,80,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,144,bf16]> <br> tensor<[144,1,3,3,bf16]> <br> tensor<[1,1,3136,144,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 144 : i32 <br> in_channels: 144 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 144 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,144,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,1024,bf16]> <br> tensor<[256,1024,1,1,bf16]> <br> tensor<[1,1,196,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1600,120,f32]> <br> tensor<[120,1,5,5,f32]> <br> tensor<[1,1,1600,120,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 120 : i32 <br> in_channels: 120 : i32 <br> input_height: 40 : i32 <br> input_width: 40 : i32 <br> kernel_height: 5 : i32 <br> kernel_width: 5 : i32 <br> out_channels: 120 : i32 <br> padding_height: 2 : i32 <br> padding_width: 2 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1600,120,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,100,256,f32]> <br> tensor<[256,1,3,3,f32]> <br> tensor<[1,1,25,256,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 256 : i32 <br> in_channels: 256 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,25,256,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,256,bf16]> <br> tensor<[255,256,1,1,bf16]> <br> tensor<[1,1,4096,255,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 255 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,255,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3600,1024,bf16]> <br> tensor<[256,1024,1,1,bf16]> <br> tensor<[1,1,3600,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 45 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3600,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,960,bf16]> <br> tensor<[640,960,1,1,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 960 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 640 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,12544,64,bf16]> <br> tensor<[64,1,3,3,bf16]> <br> tensor<[1,1,3136,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 64 : i32 <br> in_channels: 64 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,3136,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1,120,f32]> <br> tensor<[32,120,1,1,f32]> <br> tensor<[1,1,1,32,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 120 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 32 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,32,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[128,512,1,1,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,307200,64,bf16]> <br> tensor<[64,64,3,3,bf16]> <br> tensor<[1,1,307200,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 480 : i32 <br> input_width: 640 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,307200,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,65536,64,bf16]> <br> tensor<[32,64,1,1,bf16]> <br> tensor<[1,1,65536,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 32 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,65536,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,12544,32,bf16]> <br> tensor<[16,32,1,1,bf16]> <br> tensor<[1,1,12544,16,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 16 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,16,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,6400,24,f32]> <br> tensor<[72,24,1,1,f32]> <br> tensor<[1,1,6400,72,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 24 : i32 <br> input_height: 80 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 72 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,6400,72,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,196,bf16]> <br> tensor<[40,196,3,3,bf16]> <br> tensor<[1,1,196,40,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 196 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 40 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,40,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,672,f32]> <br> tensor<[672,1,5,5,f32]> <br> tensor<[1,1,100,672,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 672 : i32 <br> in_channels: 672 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 5 : i32 <br> kernel_width: 5 : i32 <br> out_channels: 672 : i32 <br> padding_height: 2 : i32 <br> padding_width: 2 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,100,672,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,256,bf16]> <br> tensor<[512,256,3,3,bf16]> <br> tensor<[1,1,49,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,49,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,128,bf16]> <br> tensor<[128,1,3,3,bf16]> <br> tensor<[1,1,3136,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 128 : i32 <br> in_channels: 128 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,1024,bf16]> <br> tensor<[255,1024,1,1,bf16]> <br> tensor<[1,1,256,255,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 255 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,255,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,62,bf16]> <br> tensor<[28,62,3,3,bf16]> <br> tensor<[1,1,784,28,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 62 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 28 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,28,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,1024,bf16]> <br> tensor<[2048,1024,1,1,bf16]> <br> tensor<[1,1,49,2048,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 2048 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,49,2048,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,12544,32,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,1,12544,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1,128,f32]> <br> tensor<[128,1,3,3,f32]> <br> tensor<[1,1,1,128,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 128 : i32 <br> in_channels: 128 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,128,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,307200,3,bf16]> <br> tensor<[64,3,7,7,bf16]> <br> tensor<[1,1,19200,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 480 : i32 <br> input_width: 640 : i32 <br> kernel_height: 7 : i32 <br> kernel_width: 7 : i32 <br> out_channels: 64 : i32 <br> padding_height: 3 : i32 <br> padding_width: 3 : i32 <br> stride_height: 4 : i32 <br> stride_width: 4 : i32 | tensor<[1,1,19200,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,256,bf16]> <br> tensor<[128,256,1,1,bf16]> <br> tensor<[1,1,1024,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,184,f32]> <br> tensor<[80,184,1,1,f32]> <br> tensor<[1,1,400,80,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 184 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 80 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,80,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1200,128,bf16]> <br> tensor<[64,128,3,3,bf16]> <br> tensor<[1,1,1200,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 30 : i32 <br> input_width: 40 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1200,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,640,bf16]> <br> tensor<[320,640,1,1,bf16]> <br> tensor<[1,1,4096,320,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 320 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,320,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,296,bf16]> <br> tensor<[134,296,3,3,bf16]> <br> tensor<[1,1,784,134,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 296 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 134 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,134,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,57600,64,bf16]> <br> tensor<[64,64,1,1,bf16]> <br> tensor<[1,1,57600,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 180 : i32 <br> input_width: 320 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,57600,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[128,1,3,3,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 128 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,14400,512,bf16]> <br> tensor<[256,512,1,1,bf16]> <br> tensor<[1,1,14400,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 90 : i32 <br> input_width: 160 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,14400,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,100,480,f32]> <br> tensor<[24,480,1,1,f32]> <br> tensor<[1,1,100,24,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 480 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,24,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,49,512,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,1,49,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,100,80,f32]> <br> tensor<[480,80,1,1,f32]> <br> tensor<[1,1,100,480,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 80 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 480 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,480,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,57600,256,bf16]> <br> tensor<[128,256,1,1,bf16]> <br> tensor<[1,1,57600,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 180 : i32 <br> input_width: 320 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,57600,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,100,480,f32]> <br> tensor<[546,480,1,1,f32]> <br> tensor<[1,1,100,546,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 480 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 546 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,546,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1,672,f32]> <br> tensor<[168,672,1,1,f32]> <br> tensor<[1,1,1,168,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 672 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 168 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,168,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,960,bf16]> <br> tensor<[640,960,3,3,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 960 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,64,2560,bf16]> <br> tensor<[1280,2560,3,3,bf16]> <br> tensor<[1,1,64,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 2560 : i32 <br> input_height: 8 : i32 <br> input_width: 8 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,64,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,25,512,f32]> <br> tensor<[546,512,1,1,f32]> <br> tensor<[1,1,25,546,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 5 : i32 <br> input_width: 5 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 546 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25,546,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,512,bf16]> <br> tensor<[256,512,3,3,bf16]> <br> tensor<[1,1,1024,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,185,bf16]> <br> tensor<[128,185,1,1,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 185 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,24,bf16]> <br> tensor<[14,24,3,3,bf16]> <br> tensor<[1,1,3136,14,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 24 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 14 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,14,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,256,bf16]> <br> tensor<[256,256,1,1,bf16]> <br> tensor<[1,1,784,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,14400,256,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,1,3600,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 90 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,3600,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,50176,64,bf16]> <br> tensor<[64,64,3,3,bf16]> <br> tensor<[1,1,50176,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,50176,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,256,bf16]> <br> tensor<[512,256,3,3,bf16]> <br> tensor<[1,1,1024,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[32,3,3,3,bf16]> <br> tensor<[1,1,12544,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,12544,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,128,bf16]> <br> tensor<[256,128,3,3,bf16]> <br> tensor<[1,1,1024,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,64,bf16]> <br> tensor<[384,64,1,1,bf16]> <br> tensor<[1,1,196,384,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 384 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,384,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,65536,32,bf16]> <br> tensor<[32,32,3,3,bf16]> <br> tensor<[1,1,65536,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,65536,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,512,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,1,49,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,49,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,57600,256,bf16]> <br> tensor<[64,256,1,1,bf16]> <br> tensor<[1,1,57600,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 180 : i32 <br> input_width: 320 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,57600,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,320,bf16]> <br> tensor<[320,320,3,3,bf16]> <br> tensor<[1,1,1024,320,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 320 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,1024,320,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,16384,128,bf16]> <br> tensor<[64,128,1,1,bf16]> <br> tensor<[1,1,16384,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,98,bf16]> <br> tensor<[20,98,3,3,bf16]> <br> tensor<[1,1,784,20,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 98 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 20 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,20,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,640,bf16]> <br> tensor<[320,640,3,3,bf16]> <br> tensor<[1,1,4096,320,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 320 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,320,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,428,bf16]> <br> tensor<[116,428,3,3,bf16]> <br> tensor<[1,1,196,116,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 428 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 116 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,116,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,512,bf16]> <br> tensor<[256,512,3,3,bf16]> <br> tensor<[1,1,3136,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1,24,f32]> <br> tensor<[72,24,1,1,f32]> <br> tensor<[1,1,1,72,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 24 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 72 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,72,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,300,512,bf16]> <br> tensor<[64,512,1,1,bf16]> <br> tensor<[1,1,300,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 15 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,300,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,1280,bf16]> <br> tensor<[1280,1280,3,3,bf16]> <br> tensor<[1,1,1024,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,19200,128,bf16]> <br> tensor<[64,128,3,3,bf16]> <br> tensor<[1,1,19200,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 120 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,19200,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,192,bf16]> <br> tensor<[32,192,1,1,bf16]> <br> tensor<[1,1,784,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 192 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 32 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,384,bf16]> <br> tensor<[64,384,1,1,bf16]> <br> tensor<[1,1,196,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 384 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,512,bf16]> <br> tensor<[1024,512,3,3,bf16]> <br> tensor<[1,1,196,1024,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,1024,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,14400,512,bf16]> <br> tensor<[1024,512,1,1,bf16]> <br> tensor<[1,1,3600,1024,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 90 : i32 <br> input_width: 160 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,3600,1024,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,1920,bf16]> <br> tensor<[640,1920,3,3,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1920 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,14400,512,bf16]> <br> tensor<[128,512,1,1,bf16]> <br> tensor<[1,1,14400,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 90 : i32 <br> input_width: 160 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,14400,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,16384,256,bf16]> <br> tensor<[150,256,1,1,bf16]> <br> tensor<[1,1,16384,150,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 150 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,150,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,1920,bf16]> <br> tensor<[1280,1920,1,1,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1920 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,16384,128,bf16]> <br> tensor<[256,128,3,3,bf16]> <br> tensor<[1,1,4096,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,4096,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,65536,32,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,1,65536,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,65536,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,256,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,1,3136,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,256,bf16]> <br> tensor<[128,256,1,1,bf16]> <br> tensor<[1,1,3136,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[1024,3,16,16,bf16]> <br> tensor<[1,1,196,1024,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 16 : i32 <br> kernel_width: 16 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 16 : i32 <br> stride_width: 16 : i32 | tensor<[1,1,196,1024,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[38,128,1,1,bf16]> <br> tensor<[1,1,784,38,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 38 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,38,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,768,bf16]> <br> tensor<[256,768,1,1,bf16]> <br> tensor<[1,1,1024,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 768 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,192,bf16]> <br> tensor<[64,192,1,1,bf16]> <br> tensor<[1,1,196,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 192 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,184,f32]> <br> tensor<[184,1,3,3,f32]> <br> tensor<[1,1,400,184,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 184 : i32 <br> in_channels: 184 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 184 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,184,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,512,bf16]> <br> tensor<[1024,512,3,3,bf16]> <br> tensor<[1,1,256,1024,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1024,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1,480,f32]> <br> tensor<[120,480,1,1,f32]> <br> tensor<[1,1,1,120,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 480 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 120 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,120,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[256,128,1,1,bf16]> <br> tensor<[1,1,784,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,34,bf16]> <br> tensor<[20,34,3,3,bf16]> <br> tensor<[1,1,784,20,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 34 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 20 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,20,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4,256,f32]> <br> tensor<[256,1,3,3,f32]> <br> tensor<[1,1,4,256,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 256 : i32 <br> in_channels: 256 : i32 <br> input_height: 2 : i32 <br> input_width: 2 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4,256,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,49,320,bf16]> <br> tensor<[1280,320,1,1,bf16]> <br> tensor<[1,1,49,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,200,f32]> <br> tensor<[80,200,1,1,f32]> <br> tensor<[1,1,400,80,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 200 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 80 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,80,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,256,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,1,1024,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,16384,32,bf16]> <br> tensor<[32,32,8,8,bf16]> <br> tensor<[1,1,256,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 8 : i32 <br> kernel_width: 8 : i32 <br> out_channels: 32 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 8 : i32 <br> stride_width: 8 : i32 | tensor<[1,1,256,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,1024,bf16]> <br> tensor<[512,1024,1,1,bf16]> <br> tensor<[1,1,196,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,384,bf16]> <br> tensor<[96,384,1,1,bf16]> <br> tensor<[1,1,196,96,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 384 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 96 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,96,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1600,40,f32]> <br> tensor<[120,40,1,1,f32]> <br> tensor<[1,1,1600,120,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 40 : i32 <br> input_height: 40 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 120 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1600,120,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4800,64,bf16]> <br> tensor<[32,64,3,3,bf16]> <br> tensor<[1,1,4800,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 60 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4800,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,78,bf16]> <br> tensor<[34,78,3,3,bf16]> <br> tensor<[1,1,784,34,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 78 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 34 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,34,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4,64,f32]> <br> tensor<[64,1,3,3,f32]> <br> tensor<[1,1,1,64,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 64 : i32 <br> in_channels: 64 : i32 <br> input_height: 2 : i32 <br> input_width: 2 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,1,64,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,262144,32,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,1,65536,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 512 : i32 <br> input_width: 512 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,65536,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,640,bf16]> <br> tensor<[640,640,3,3,bf16]> <br> tensor<[1,1,4096,640,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,640,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,24,bf16]> <br> tensor<[144,24,1,1,bf16]> <br> tensor<[1,1,3136,144,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 24 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 144 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,144,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,80,f32]> <br> tensor<[480,80,1,1,f32]> <br> tensor<[1,1,400,480,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 80 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 480 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,480,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,740,bf16]> <br> tensor<[334,740,3,3,bf16]> <br> tensor<[1,1,196,334,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 740 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 334 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,334,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,14400,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,14400,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 90 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,14400,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,276,bf16]> <br> tensor<[34,276,3,3,bf16]> <br> tensor<[1,1,784,34,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 276 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 34 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,34,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,4,bf16]> <br> tensor<[320,4,3,3,bf16]> <br> tensor<[1,1,4096,320,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 4 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 320 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,320,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,1280,bf16]> <br> tensor<[1280,1280,3,3,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,466,bf16]> <br> tensor<[168,466,3,3,bf16]> <br> tensor<[1,1,784,168,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 466 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 168 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,168,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,96,bf16]> <br> tensor<[24,96,1,1,bf16]> <br> tensor<[1,1,3136,24,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 96 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,24,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,16384,128,bf16]> <br> tensor<[64,128,3,3,bf16]> <br> tensor<[1,1,16384,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[64,3,3,3,bf16]> <br> tensor<[1,1,50176,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,50176,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[128,64,1,1,bf16]> <br> tensor<[1,1,3136,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,100,480,f32]> <br> tensor<[256,480,1,1,f32]> <br> tensor<[1,1,100,256,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 480 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,256,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,19200,256,bf16]> <br> tensor<[256,1,3,3,bf16]> <br> tensor<[1,1,19200,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 256 : i32 <br> in_channels: 256 : i32 <br> input_height: 120 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,19200,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,16384,32,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,1,16384,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1200,320,bf16]> <br> tensor<[64,320,1,1,bf16]> <br> tensor<[1,1,1200,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 30 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1200,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,256,bf16]> <br> tensor<[512,256,1,1,bf16]> <br> tensor<[1,1,49,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,49,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,12544,256,bf16]> <br> tensor<[128,256,3,3,bf16]> <br> tensor<[1,1,12544,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,12544,16,bf16]> <br> tensor<[96,16,1,1,bf16]> <br> tensor<[1,1,12544,96,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 16 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 96 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,96,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,49,160,bf16]> <br> tensor<[960,160,1,1,bf16]> <br> tensor<[1,1,49,960,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 160 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 960 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,960,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,25600,64,f32]> <br> tensor<[64,1,3,3,f32]> <br> tensor<[1,1,6400,64,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 64 : i32 <br> in_channels: 64 : i32 <br> input_height: 160 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,6400,64,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,80,f32]> <br> tensor<[184,80,1,1,f32]> <br> tensor<[1,1,400,184,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 80 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 184 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,184,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,49,800,bf16]> <br> tensor<[272,800,3,3,bf16]> <br> tensor<[1,1,49,272,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 800 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 272 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,272,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[14,64,3,3,bf16]> <br> tensor<[1,1,3136,14,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 14 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,14,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,320,bf16]> <br> tensor<[640,320,1,1,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 640 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[38,512,1,1,bf16]> <br> tensor<[1,1,784,38,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 38 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,38,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[128,128,1,1,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,236,bf16]> <br> tensor<[68,236,3,3,bf16]> <br> tensor<[1,1,196,68,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 236 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 68 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,68,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[768,3,32,32,bf16]> <br> tensor<[1,1,49,768,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 32 : i32 <br> kernel_width: 32 : i32 <br> out_channels: 768 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 32 : i32 <br> stride_width: 32 : i32 | tensor<[1,1,49,768,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4800,32,bf16]> <br> tensor<[2,32,3,3,bf16]> <br> tensor<[1,1,4800,2,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 60 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 2 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4800,2,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,16,bf16]> <br> tensor<[4,16,3,3,bf16]> <br> tensor<[1,1,196,4,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 16 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 4 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,4,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[64,64,3,3,bf16]> <br> tensor<[1,1,3136,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,256,bf16]> <br> tensor<[256,1,3,3,bf16]> <br> tensor<[1,1,784,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 256 : i32 <br> in_channels: 256 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,256,bf16]> <br> tensor<[20,256,3,3,bf16]> <br> tensor<[1,1,784,20,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 20 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,20,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,25600,16,f32]> <br> tensor<[64,16,1,1,f32]> <br> tensor<[1,1,25600,64,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 16 : i32 <br> input_height: 160 : i32 <br> input_width: 160 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25600,64,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,64,2560,bf16]> <br> tensor<[1280,2560,1,1,bf16]> <br> tensor<[1,1,64,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 2560 : i32 <br> input_height: 8 : i32 <br> input_width: 8 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,64,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,1920,bf16]> <br> tensor<[640,1920,1,1,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1920 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 640 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3600,1024,bf16]> <br> tensor<[512,1024,1,1,bf16]> <br> tensor<[1,1,3600,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 45 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3600,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,304,bf16]> <br> tensor<[116,304,3,3,bf16]> <br> tensor<[1,1,196,116,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 304 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 116 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,116,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,256,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,1,196,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,196,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,6400,72,f32]> <br> tensor<[72,1,3,3,f32]> <br> tensor<[1,1,6400,72,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 72 : i32 <br> in_channels: 72 : i32 <br> input_height: 80 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 72 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,6400,72,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,64,1280,bf16]> <br> tensor<[1280,1280,3,3,bf16]> <br> tensor<[1,1,64,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 8 : i32 <br> input_width: 8 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,64,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,512,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,1,256,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,25600,16,f32]> <br> tensor<[16,1,3,3,f32]> <br> tensor<[1,1,25600,16,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 16 : i32 <br> in_channels: 16 : i32 <br> input_height: 160 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25600,16,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,576,bf16]> <br> tensor<[576,1,3,3,bf16]> <br> tensor<[1,1,49,576,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 576 : i32 <br> in_channels: 576 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 576 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,49,576,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,58,bf16]> <br> tensor<[20,58,3,3,bf16]> <br> tensor<[1,1,784,20,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 58 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 20 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,20,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,144,bf16]> <br> tensor<[28,144,3,3,bf16]> <br> tensor<[1,1,784,28,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 144 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 28 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,28,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,344064,3,bf16]> <br> tensor<[192,3,16,16,bf16]> <br> tensor<[1,1,1344,192,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 512 : i32 <br> input_width: 672 : i32 <br> kernel_height: 16 : i32 <br> kernel_width: 16 : i32 <br> out_channels: 192 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 16 : i32 <br> stride_width: 16 : i32 | tensor<[1,1,1344,192,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,40,bf16]> <br> tensor<[14,40,3,3,bf16]> <br> tensor<[1,1,3136,14,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 40 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 14 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,14,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,576,bf16]> <br> tensor<[576,1,3,3,bf16]> <br> tensor<[1,1,196,576,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 576 : i32 <br> in_channels: 576 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 576 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,576,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,640,bf16]> <br> tensor<[1280,640,3,3,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,320,bf16]> <br> tensor<[640,320,3,3,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,49,640,bf16]> <br> tensor<[160,640,3,3,bf16]> <br> tensor<[1,1,49,160,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 160 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,160,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,1280,bf16]> <br> tensor<[640,1280,1,1,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 640 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,49,576,bf16]> <br> tensor<[160,576,1,1,bf16]> <br> tensor<[1,1,49,160,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 576 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 160 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,160,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4,256,f32]> <br> tensor<[546,256,1,1,f32]> <br> tensor<[1,1,4,546,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 2 : i32 <br> input_width: 2 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 546 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4,546,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,256,bf16]> <br> tensor<[128,256,3,3,bf16]> <br> tensor<[1,1,4096,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,1024,bf16]> <br> tensor<[512,1024,1,1,bf16]> <br> tensor<[1,1,256,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1600,72,f32]> <br> tensor<[40,72,1,1,f32]> <br> tensor<[1,1,1600,40,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 72 : i32 <br> input_height: 40 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 40 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1600,40,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,9,256,f32]> <br> tensor<[128,256,1,1,f32]> <br> tensor<[1,1,9,128,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 3 : i32 <br> input_width: 3 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,9,128,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,19200,64,bf16]> <br> tensor<[64,64,8,8,bf16]> <br> tensor<[1,1,300,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 120 : i32 <br> input_width: 160 : i32 <br> kernel_height: 8 : i32 <br> kernel_width: 8 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 8 : i32 <br> stride_width: 8 : i32 | tensor<[1,1,300,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1600,240,f32]> <br> tensor<[240,1,3,3,f32]> <br> tensor<[1,1,400,240,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 240 : i32 <br> in_channels: 240 : i32 <br> input_height: 40 : i32 <br> input_width: 40 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 240 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,400,240,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,49,960,bf16]> <br> tensor<[320,960,1,1,bf16]> <br> tensor<[1,1,49,320,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 960 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 320 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,320,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,1024,bf16]> <br> tensor<[1024,1024,3,3,bf16]> <br> tensor<[1,1,196,1024,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,1024,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,9,128,f32]> <br> tensor<[128,1,3,3,f32]> <br> tensor<[1,1,4,128,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 128 : i32 <br> in_channels: 128 : i32 <br> input_height: 3 : i32 <br> input_width: 3 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,4,128,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1200,64,bf16]> <br> tensor<[32,64,3,3,bf16]> <br> tensor<[1,1,1200,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 30 : i32 <br> input_width: 40 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1200,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,25,512,f32]> <br> tensor<[24,512,1,1,f32]> <br> tensor<[1,1,25,24,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 5 : i32 <br> input_width: 5 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25,24,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4,256,f32]> <br> tensor<[24,256,1,1,f32]> <br> tensor<[1,1,4,24,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 2 : i32 <br> input_width: 2 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4,24,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,9,256,f32]> <br> tensor<[24,256,1,1,f32]> <br> tensor<[1,1,9,24,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 3 : i32 <br> input_width: 3 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,9,24,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,192,bf16]> <br> tensor<[192,1,3,3,bf16]> <br> tensor<[1,1,196,192,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 192 : i32 <br> in_channels: 192 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 192 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,196,192,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,12544,32,bf16]> <br> tensor<[64,32,1,1,bf16]> <br> tensor<[1,1,12544,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,310,bf16]> <br> tensor<[58,310,3,3,bf16]> <br> tensor<[1,1,784,58,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 310 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 58 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,58,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,920,2048,bf16]> <br> tensor<[512,2048,1,1,bf16]> <br> tensor<[1,1,920,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 2048 : i32 <br> input_height: 23 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,920,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,360,bf16]> <br> tensor<[68,360,3,3,bf16]> <br> tensor<[1,1,196,68,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 360 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 68 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,68,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,112,f32]> <br> tensor<[672,112,1,1,f32]> <br> tensor<[1,1,400,672,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 112 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 672 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,672,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,240,f32]> <br> tensor<[80,240,1,1,f32]> <br> tensor<[1,1,400,80,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 240 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 80 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,80,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,12544,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,12544,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4800,512,bf16]> <br> tensor<[512,1,3,3,bf16]> <br> tensor<[1,1,4800,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 512 : i32 <br> in_channels: 512 : i32 <br> input_height: 60 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4800,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3600,1024,bf16]> <br> tensor<[2048,1024,1,1,bf16]> <br> tensor<[1,1,920,2048,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 45 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 2048 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,920,2048,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,9,256,f32]> <br> tensor<[546,256,1,1,f32]> <br> tensor<[1,1,9,546,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 3 : i32 <br> input_width: 3 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 546 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,9,546,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,672,f32]> <br> tensor<[672,1,3,3,f32]> <br> tensor<[1,1,400,672,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 672 : i32 <br> in_channels: 672 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 672 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,672,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1200,320,bf16]> <br> tensor<[320,320,2,2,bf16]> <br> tensor<[1,1,300,320,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 30 : i32 <br> input_width: 40 : i32 <br> kernel_height: 2 : i32 <br> kernel_width: 2 : i32 <br> out_channels: 320 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,300,320,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,300,2048,bf16]> <br> tensor<[2048,1,3,3,bf16]> <br> tensor<[1,1,300,2048,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 2048 : i32 <br> in_channels: 2048 : i32 <br> input_height: 15 : i32 <br> input_width: 20 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 2048 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,300,2048,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,54,bf16]> <br> tensor<[24,54,3,3,bf16]> <br> tensor<[1,1,3136,24,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 54 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 24 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,24,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,640,bf16]> <br> tensor<[640,640,1,1,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 640 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,19200,64,bf16]> <br> tensor<[32,64,3,3,bf16]> <br> tensor<[1,1,19200,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 120 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,19200,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,64,bf16]> <br> tensor<[64,64,4,4,bf16]> <br> tensor<[1,1,256,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 4 : i32 <br> kernel_width: 4 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 4 : i32 <br> stride_width: 4 : i32 | tensor<[1,1,256,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,256,bf16]> <br> tensor<[512,256,1,1,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,142,bf16]> <br> tensor<[68,142,3,3,bf16]> <br> tensor<[1,1,3136,68,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 142 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 68 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,68,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[256,64,1,1,bf16]> <br> tensor<[1,1,3136,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,1024,bf16]> <br> tensor<[512,1024,3,3,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3600,256,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,1,3600,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 45 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3600,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,64,1280,bf16]> <br> tensor<[1280,1280,1,1,bf16]> <br> tensor<[1,1,64,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 8 : i32 <br> input_width: 8 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,64,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,64,bf16]> <br> tensor<[160,64,3,3,bf16]> <br> tensor<[1,1,1024,160,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 160 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,1024,160,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,25,128,f32]> <br> tensor<[128,1,3,3,f32]> <br> tensor<[1,1,9,128,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 128 : i32 <br> in_channels: 128 : i32 <br> input_height: 5 : i32 <br> input_width: 5 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,9,128,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,256,bf16]> <br> tensor<[64,256,1,1,bf16]> <br> tensor<[1,1,3136,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,256,bf16]> <br> tensor<[512,256,3,3,bf16]> <br> tensor<[1,1,1024,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,1024,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1,168,f32]> <br> tensor<[672,168,1,1,f32]> <br> tensor<[1,1,1,672,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 168 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 672 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,672,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,320,bf16]> <br> tensor<[40,320,3,3,bf16]> <br> tensor<[1,1,196,40,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 40 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,40,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,256,2560,bf16]> <br> tensor<[1280,2560,3,3,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 2560 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,384,bf16]> <br> tensor<[128,384,1,1,bf16]> <br> tensor<[1,1,4096,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 384 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,256,bf16]> <br> tensor<[512,256,3,3,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,218,bf16]> <br> tensor<[78,218,3,3,bf16]> <br> tensor<[1,1,784,78,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 218 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 78 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,78,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,128,bf16]> <br> tensor<[128,128,1,1,bf16]> <br> tensor<[1,1,3136,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,320,bf16]> <br> tensor<[320,320,3,3,bf16]> <br> tensor<[1,1,4096,320,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 320 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,320,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,576,bf16]> <br> tensor<[96,576,1,1,bf16]> <br> tensor<[1,1,196,96,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 576 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 96 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,96,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[19,512,1,1,bf16]> <br> tensor<[1,1,784,19,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 19 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,19,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[256,512,1,1,bf16]> <br> tensor<[1,1,784,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,262144,3,bf16]> <br> tensor<[32,3,7,7,bf16]> <br> tensor<[1,1,16384,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 512 : i32 <br> input_width: 512 : i32 <br> kernel_height: 7 : i32 <br> kernel_width: 7 : i32 <br> out_channels: 32 : i32 <br> padding_height: 3 : i32 <br> padding_width: 3 : i32 <br> stride_height: 4 : i32 <br> stride_width: 4 : i32 | tensor<[1,1,16384,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,160,bf16]> <br> tensor<[160,160,2,2,bf16]> <br> tensor<[1,1,256,160,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 160 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 2 : i32 <br> kernel_width: 2 : i32 <br> out_channels: 160 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,256,160,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,12544,96,bf16]> <br> tensor<[96,1,3,3,bf16]> <br> tensor<[1,1,3136,96,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 96 : i32 <br> in_channels: 96 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 96 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,3136,96,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1200,32,bf16]> <br> tensor<[2,32,3,3,bf16]> <br> tensor<[1,1,1200,2,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 30 : i32 <br> input_width: 40 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 2 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1200,2,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[512,1,3,3,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 512 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,400,200,f32]> <br> tensor<[200,1,3,3,f32]> <br> tensor<[1,1,400,200,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 200 : i32 <br> in_channels: 200 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 200 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,200,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[256,128,1,1,bf16]> <br> tensor<[1,1,196,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,196,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,16384,64,bf16]> <br> tensor<[64,64,3,3,bf16]> <br> tensor<[1,1,16384,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,1,bf16]> <br> tensor<[32,1,3,3,bf16]> <br> tensor<[1,1,676,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,676,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,68,bf16]> <br> tensor<[40,68,3,3,bf16]> <br> tensor<[1,1,196,40,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 68 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 40 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,40,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,118,bf16]> <br> tensor<[34,118,3,3,bf16]> <br> tensor<[1,1,784,34,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 118 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 34 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,34,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,57600,64,bf16]> <br> tensor<[64,64,3,3,bf16]> <br> tensor<[1,1,57600,64,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 180 : i32 <br> input_width: 320 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,57600,64,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4800,128,bf16]> <br> tensor<[128,128,4,4,bf16]> <br> tensor<[1,1,300,128,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 60 : i32 <br> input_width: 80 : i32 <br> kernel_height: 4 : i32 <br> kernel_width: 4 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 4 : i32 <br> stride_width: 4 : i32 | tensor<[1,1,300,128,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,144,bf16]> <br> tensor<[24,144,1,1,bf16]> <br> tensor<[1,1,3136,24,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 144 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,24,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,784,144,bf16]> <br> tensor<[32,144,1,1,bf16]> <br> tensor<[1,1,784,32,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 144 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 32 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,32,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1,32,f32]> <br> tensor<[120,32,1,1,f32]> <br> tensor<[1,1,1,120,f32]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 120 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,120,f32]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,1024,1280,bf16]> <br> tensor<[640,1280,3,3,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,3136,128,bf16]> <br> tensor<[256,128,3,3,bf16]> <br> tensor<[1,1,3136,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,196,156,bf16]> <br> tensor<[68,156,3,3,bf16]> <br> tensor<[1,1,196,68,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 156 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 68 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,68,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
| ttnn.conv2d | tensor<[1,1,4096,128,bf16]> <br> tensor<[256,128,3,3,bf16]> <br> tensor<[1,1,4096,256,bf16]> <br> !tt.device<#device> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A <br> mapping_from: N/A, mapping_to: N/A, memory_config: N/A | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,256,bf16]> | mapping_from: N/A, mapping_to: N/A, memory_config: N/A |
