Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Mon Jul 23 14:25:36 2018
| Host             : Admin-pc running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file deal_voice_power_routed.rpt -pb deal_voice_power_summary_routed.pb -rpx deal_voice_power_routed.rpx
| Design           : deal_voice
| Device           : xc7a200tfbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.248 |
| Dynamic (W)              | 0.110 |
| Device Static (W)        | 0.139 |
| Effective TJA (C/W)      | 2.5   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        6 |       --- |             --- |
| Slice Logic              |     0.004 |     5266 |       --- |             --- |
|   LUT as Logic           |     0.003 |     2283 |    133800 |            1.71 |
|   LUT as Distributed RAM |    <0.001 |      704 |     46200 |            1.52 |
|   Register               |    <0.001 |     1471 |    267600 |            0.55 |
|   F7/F8 Muxes            |    <0.001 |      230 |    133800 |            0.17 |
|   CARRY4                 |    <0.001 |       17 |     33450 |            0.05 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       57 |       --- |             --- |
| Signals                  |     0.003 |     4270 |       --- |             --- |
| PLL                      |     0.095 |        1 |        10 |           10.00 |
| I/O                      |     0.006 |       11 |       285 |            3.86 |
| Static Power             |     0.139 |          |           |                 |
| Total                    |     0.248 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.047 |       0.016 |      0.031 |
| Vccaux    |       1.800 |     0.080 |       0.049 |      0.031 |
| Vcco33    |       3.300 |     0.007 |       0.002 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+---------------------------+-----------------+
| Clock            | Domain                    | Constraint (ns) |
+------------------+---------------------------+-----------------+
| clk              | clk                       |            10.0 |
| clk_out1_DCM_PLL | DCM/inst/clk_out1_DCM_PLL |            40.0 |
| clk_out2_DCM_PLL | DCM/inst/clk_out2_DCM_PLL |            80.0 |
| clkfbout_DCM_PLL | DCM/inst/clkfbout_DCM_PLL |            40.0 |
+------------------+---------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| deal_voice                            |     0.110 |
|   D1                                  |    <0.001 |
|   D2                                  |    <0.001 |
|   DCM                                 |     0.095 |
|     inst                              |     0.095 |
|   SCL_IOBUF_inst                      |     0.004 |
|   SDA_IOBUF_inst                      |     0.000 |
|   changevoice                         |     0.007 |
|     Fir                               |     0.003 |
|       booth_multiplier0               |     0.002 |
|         subMultiply0                  |     0.002 |
|       counterT                        |    <0.001 |
|       dffre32                         |    <0.001 |
|       dffre33                         |    <0.001 |
|     InOutBuf                          |    <0.001 |
|       U0                              |    <0.001 |
|         synth_options.dist_mem_inst   |    <0.001 |
|           gen_sdp_ram.sdpram_inst     |    <0.001 |
|             ram_reg_0_63_0_2          |    <0.001 |
|             ram_reg_0_63_12_14        |    <0.001 |
|             ram_reg_0_63_15_15        |    <0.001 |
|             ram_reg_0_63_3_5          |    <0.001 |
|             ram_reg_0_63_6_8          |    <0.001 |
|             ram_reg_0_63_9_11         |    <0.001 |
|             ram_reg_128_191_0_2       |    <0.001 |
|             ram_reg_128_191_12_14     |    <0.001 |
|             ram_reg_128_191_15_15     |    <0.001 |
|             ram_reg_128_191_3_5       |    <0.001 |
|             ram_reg_128_191_6_8       |    <0.001 |
|             ram_reg_128_191_9_11      |    <0.001 |
|             ram_reg_192_255_0_2       |    <0.001 |
|             ram_reg_192_255_12_14     |    <0.001 |
|             ram_reg_192_255_15_15     |    <0.001 |
|             ram_reg_192_255_3_5       |    <0.001 |
|             ram_reg_192_255_6_8       |    <0.001 |
|             ram_reg_192_255_9_11      |    <0.001 |
|             ram_reg_256_319_0_2       |    <0.001 |
|             ram_reg_256_319_12_14     |    <0.001 |
|             ram_reg_256_319_15_15     |    <0.001 |
|             ram_reg_256_319_3_5       |    <0.001 |
|             ram_reg_256_319_6_8       |    <0.001 |
|             ram_reg_256_319_9_11      |    <0.001 |
|             ram_reg_320_383_0_2       |    <0.001 |
|             ram_reg_320_383_12_14     |    <0.001 |
|             ram_reg_320_383_15_15     |    <0.001 |
|             ram_reg_320_383_3_5       |    <0.001 |
|             ram_reg_320_383_6_8       |    <0.001 |
|             ram_reg_320_383_9_11      |    <0.001 |
|             ram_reg_384_447_0_2       |    <0.001 |
|             ram_reg_384_447_12_14     |    <0.001 |
|             ram_reg_384_447_15_15     |    <0.001 |
|             ram_reg_384_447_3_5       |    <0.001 |
|             ram_reg_384_447_6_8       |    <0.001 |
|             ram_reg_384_447_9_11      |    <0.001 |
|             ram_reg_448_511_0_2       |    <0.001 |
|             ram_reg_448_511_12_14     |    <0.001 |
|             ram_reg_448_511_15_15     |    <0.001 |
|             ram_reg_448_511_3_5       |    <0.001 |
|             ram_reg_448_511_6_8       |    <0.001 |
|             ram_reg_448_511_9_11      |    <0.001 |
|             ram_reg_512_575_0_2       |    <0.001 |
|             ram_reg_512_575_12_14     |    <0.001 |
|             ram_reg_512_575_15_15     |    <0.001 |
|             ram_reg_512_575_3_5       |    <0.001 |
|             ram_reg_512_575_6_8       |    <0.001 |
|             ram_reg_512_575_9_11      |    <0.001 |
|             ram_reg_576_639_0_2       |    <0.001 |
|             ram_reg_576_639_12_14     |    <0.001 |
|             ram_reg_576_639_15_15     |    <0.001 |
|             ram_reg_576_639_3_5       |    <0.001 |
|             ram_reg_576_639_6_8       |    <0.001 |
|             ram_reg_576_639_9_11      |    <0.001 |
|             ram_reg_640_703_0_2       |    <0.001 |
|             ram_reg_640_703_12_14     |    <0.001 |
|             ram_reg_640_703_15_15     |    <0.001 |
|             ram_reg_640_703_3_5       |    <0.001 |
|             ram_reg_640_703_6_8       |    <0.001 |
|             ram_reg_640_703_9_11      |    <0.001 |
|             ram_reg_64_127_0_2        |    <0.001 |
|             ram_reg_64_127_12_14      |    <0.001 |
|             ram_reg_64_127_15_15      |    <0.001 |
|             ram_reg_64_127_3_5        |    <0.001 |
|             ram_reg_64_127_6_8        |    <0.001 |
|             ram_reg_64_127_9_11       |    <0.001 |
|             ram_reg_704_767_0_2       |    <0.001 |
|             ram_reg_704_767_12_14     |    <0.001 |
|             ram_reg_704_767_15_15     |    <0.001 |
|             ram_reg_704_767_3_5       |    <0.001 |
|             ram_reg_704_767_6_8       |    <0.001 |
|             ram_reg_704_767_9_11      |    <0.001 |
|             ram_reg_768_831_0_2       |    <0.001 |
|             ram_reg_768_831_12_14     |    <0.001 |
|             ram_reg_768_831_15_15     |    <0.001 |
|             ram_reg_768_831_3_5       |    <0.001 |
|             ram_reg_768_831_6_8       |    <0.001 |
|             ram_reg_768_831_9_11      |    <0.001 |
|             ram_reg_832_895_0_2       |    <0.001 |
|             ram_reg_832_895_12_14     |    <0.001 |
|             ram_reg_832_895_15_15     |    <0.001 |
|             ram_reg_832_895_3_5       |    <0.001 |
|             ram_reg_832_895_6_8       |    <0.001 |
|             ram_reg_832_895_9_11      |    <0.001 |
|             ram_reg_896_959_0_2       |    <0.001 |
|             ram_reg_896_959_12_14     |    <0.001 |
|             ram_reg_896_959_15_15     |    <0.001 |
|             ram_reg_896_959_3_5       |    <0.001 |
|             ram_reg_896_959_6_8       |    <0.001 |
|             ram_reg_896_959_9_11      |    <0.001 |
|             ram_reg_960_1023_0_2      |    <0.001 |
|             ram_reg_960_1023_12_14    |    <0.001 |
|             ram_reg_960_1023_15_15    |    <0.001 |
|             ram_reg_960_1023_3_5      |    <0.001 |
|             ram_reg_960_1023_6_8      |    <0.001 |
|             ram_reg_960_1023_9_11     |    <0.001 |
|     control                           |    <0.001 |
|     counter2_1                        |    <0.001 |
|     counter2_2                        |    <0.001 |
|     inputaddr                         |    <0.001 |
|       Firaddr                         |    <0.001 |
|       c1                              |    <0.001 |
|       c2                              |    <0.001 |
|       c3                              |    <0.001 |
|       c4                              |    <0.001 |
|       d1                              |    <0.001 |
|     smoothFilter                      |     0.002 |
|       InOutbuf1                       |    <0.001 |
|         U0                            |    <0.001 |
|           synth_options.dist_mem_inst |    <0.001 |
|             gen_sdp_ram.sdpram_inst   |    <0.001 |
|               ram_reg_0_63_0_2        |    <0.001 |
|               ram_reg_0_63_12_14      |    <0.001 |
|               ram_reg_0_63_15_15      |    <0.001 |
|               ram_reg_0_63_3_5        |    <0.001 |
|               ram_reg_0_63_6_8        |    <0.001 |
|               ram_reg_0_63_9_11       |    <0.001 |
|               ram_reg_128_191_0_2     |    <0.001 |
|               ram_reg_128_191_12_14   |    <0.001 |
|               ram_reg_128_191_15_15   |    <0.001 |
|               ram_reg_128_191_3_5     |    <0.001 |
|               ram_reg_128_191_6_8     |    <0.001 |
|               ram_reg_128_191_9_11    |    <0.001 |
|               ram_reg_192_255_0_2     |    <0.001 |
|               ram_reg_192_255_12_14   |    <0.001 |
|               ram_reg_192_255_15_15   |    <0.001 |
|               ram_reg_192_255_3_5     |    <0.001 |
|               ram_reg_192_255_6_8     |    <0.001 |
|               ram_reg_192_255_9_11    |    <0.001 |
|               ram_reg_256_319_0_2     |    <0.001 |
|               ram_reg_256_319_12_14   |    <0.001 |
|               ram_reg_256_319_15_15   |    <0.001 |
|               ram_reg_256_319_3_5     |    <0.001 |
|               ram_reg_256_319_6_8     |    <0.001 |
|               ram_reg_256_319_9_11    |    <0.001 |
|               ram_reg_320_383_0_2     |    <0.001 |
|               ram_reg_320_383_12_14   |    <0.001 |
|               ram_reg_320_383_15_15   |    <0.001 |
|               ram_reg_320_383_3_5     |    <0.001 |
|               ram_reg_320_383_6_8     |    <0.001 |
|               ram_reg_320_383_9_11    |    <0.001 |
|               ram_reg_384_447_0_2     |    <0.001 |
|               ram_reg_384_447_12_14   |    <0.001 |
|               ram_reg_384_447_15_15   |    <0.001 |
|               ram_reg_384_447_3_5     |    <0.001 |
|               ram_reg_384_447_6_8     |    <0.001 |
|               ram_reg_384_447_9_11    |    <0.001 |
|               ram_reg_448_511_0_2     |    <0.001 |
|               ram_reg_448_511_12_14   |    <0.001 |
|               ram_reg_448_511_15_15   |    <0.001 |
|               ram_reg_448_511_3_5     |    <0.001 |
|               ram_reg_448_511_6_8     |    <0.001 |
|               ram_reg_448_511_9_11    |    <0.001 |
|               ram_reg_512_575_0_2     |    <0.001 |
|               ram_reg_512_575_12_14   |    <0.001 |
|               ram_reg_512_575_15_15   |    <0.001 |
|               ram_reg_512_575_3_5     |    <0.001 |
|               ram_reg_512_575_6_8     |    <0.001 |
|               ram_reg_512_575_9_11    |    <0.001 |
|               ram_reg_576_639_0_2     |    <0.001 |
|               ram_reg_576_639_12_14   |    <0.001 |
|               ram_reg_576_639_15_15   |    <0.001 |
|               ram_reg_576_639_3_5     |    <0.001 |
|               ram_reg_576_639_6_8     |    <0.001 |
|               ram_reg_576_639_9_11    |    <0.001 |
|               ram_reg_640_703_0_2     |    <0.001 |
|               ram_reg_640_703_12_14   |    <0.001 |
|               ram_reg_640_703_15_15   |    <0.001 |
|               ram_reg_640_703_3_5     |    <0.001 |
|               ram_reg_640_703_6_8     |    <0.001 |
|               ram_reg_640_703_9_11    |    <0.001 |
|               ram_reg_64_127_0_2      |    <0.001 |
|               ram_reg_64_127_12_14    |    <0.001 |
|               ram_reg_64_127_15_15    |    <0.001 |
|               ram_reg_64_127_3_5      |    <0.001 |
|               ram_reg_64_127_6_8      |    <0.001 |
|               ram_reg_64_127_9_11     |    <0.001 |
|               ram_reg_704_767_0_2     |    <0.001 |
|               ram_reg_704_767_12_14   |    <0.001 |
|               ram_reg_704_767_15_15   |    <0.001 |
|               ram_reg_704_767_3_5     |    <0.001 |
|               ram_reg_704_767_6_8     |    <0.001 |
|               ram_reg_704_767_9_11    |    <0.001 |
|               ram_reg_768_831_0_2     |    <0.001 |
|               ram_reg_768_831_12_14   |    <0.001 |
|               ram_reg_768_831_15_15   |    <0.001 |
|               ram_reg_768_831_3_5     |    <0.001 |
|               ram_reg_768_831_6_8     |    <0.001 |
|               ram_reg_768_831_9_11    |    <0.001 |
|               ram_reg_832_895_0_2     |    <0.001 |
|               ram_reg_832_895_12_14   |    <0.001 |
|               ram_reg_832_895_15_15   |    <0.001 |
|               ram_reg_832_895_3_5     |    <0.001 |
|               ram_reg_832_895_6_8     |    <0.001 |
|               ram_reg_832_895_9_11    |    <0.001 |
|               ram_reg_896_959_0_2     |    <0.001 |
|               ram_reg_896_959_12_14   |    <0.001 |
|               ram_reg_896_959_15_15   |    <0.001 |
|               ram_reg_896_959_3_5     |    <0.001 |
|               ram_reg_896_959_6_8     |    <0.001 |
|               ram_reg_896_959_9_11    |    <0.001 |
|               ram_reg_960_1023_0_2    |    <0.001 |
|               ram_reg_960_1023_12_14  |    <0.001 |
|               ram_reg_960_1023_15_15  |    <0.001 |
|               ram_reg_960_1023_3_5    |    <0.001 |
|               ram_reg_960_1023_6_8    |    <0.001 |
|               ram_reg_960_1023_9_11   |    <0.001 |
|       counter3                        |     0.002 |
|       dffre0                          |    <0.001 |
|       dffre1                          |    <0.001 |
|       signalGenerate0                 |    <0.001 |
|       smoothController0               |    <0.001 |
|   de_coder                            |    <0.001 |
|     c1                                |    <0.001 |
|       c1                              |    <0.001 |
|       counter                         |    <0.001 |
|     i1                                |    <0.001 |
|       div                             |    <0.001 |
|       i1                              |    <0.001 |
|       sub1                            |    <0.001 |
|     v1                                |    <0.001 |
|       d1                              |    <0.001 |
|       d2                              |    <0.001 |
|       q_8                             |    <0.001 |
|       r1                              |    <0.001 |
|       r2                              |    <0.001 |
|   firh1                               |    <0.001 |
|     D_32                              |    <0.001 |
|     D_y                               |    <0.001 |
|     counter                           |    <0.001 |
|     firControl0                       |    <0.001 |
|     mu                                |     0.000 |
|       subMultiply0                    |     0.000 |
|   firh2                               |    <0.001 |
|     D_32                              |    <0.001 |
|     D_y                               |    <0.001 |
|     counter                           |    <0.001 |
|     firControl0                       |    <0.001 |
|     mu                                |     0.000 |
|       subMultiply0                    |     0.000 |
+---------------------------------------+-----------+


