Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 17 17:22:38 2021
| Host         : LAPTOP-43UBS83S running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   |  168 |     0 |    242400 |  0.07 |
|   LUT as Logic             |  128 |     0 |    242400 |  0.05 |
|   LUT as Memory            |   40 |     0 |    112800 |  0.04 |
|     LUT as Distributed RAM |   40 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| CLB Registers              |  166 |     0 |    484800 |  0.03 |
|   Register as Flip Flop    |  166 |     0 |    484800 |  0.03 |
|   Register as Latch        |    0 |     0 |    484800 |  0.00 |
| CARRY8                     |    0 |     0 |     30300 |  0.00 |
| F7 Muxes                   |    3 |     0 |    121200 | <0.01 |
| F8 Muxes                   |    0 |     0 |     60600 |  0.00 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 27    |          Yes |           - |        Reset |
| 7     |          Yes |         Set |            - |
| 132   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |   42 |     0 |     30300 |  0.14 |
|   CLBL                                     |   25 |     0 |           |       |
|   CLBM                                     |   17 |     0 |           |       |
| LUT as Logic                               |  128 |     0 |    242400 |  0.05 |
|   using O5 output only                     |   13 |       |           |       |
|   using O6 output only                     |   51 |       |           |       |
|   using O5 and O6                          |   64 |       |           |       |
| LUT as Memory                              |   40 |     0 |    112800 |  0.04 |
|   LUT as Distributed RAM                   |   40 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   40 |       |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| CLB Registers                              |  166 |     0 |    484800 |  0.03 |
|   Register driven from within the CLB      |  135 |       |           |       |
|   Register driven from outside the CLB     |   31 |       |           |       |
|     LUT in front of the register is unused |   31 |       |           |       |
|     LUT in front of the register is used   |    0 |       |           |       |
| Unique Control Sets                        |   30 |       |     60600 |  0.05 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       600 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       600 |  0.00 |
|   RAMB18       |    0 |     0 |      1200 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   10 |    10 |       520 |  1.92 |
| HPIOB            |    1 |     1 |       416 |  0.24 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    9 |     9 |       104 |  8.65 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    8 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    4 |     4 |        48 |  8.33 |
|   OBUFDS         |    4 |     4 |           |       |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    4 |     4 |       520 |  0.77 |
|   OSERDES        |    4 |     4 |           |       |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       480 |  0.63 |
|   BUFGCE             |    3 |     0 |       240 |  1.25 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       |  132 |            Register |
| RAMD32     |   80 |                 CLB |
| LUT3       |   47 |                 CLB |
| LUT6       |   45 |                 CLB |
| LUT4       |   34 |                 CLB |
| LUT2       |   32 |                 CLB |
| FDCE       |   27 |            Register |
| LUT1       |   19 |                 CLB |
| LUT5       |   15 |                 CLB |
| FDSE       |    7 |            Register |
| OSERDESE3  |    4 |                 I/O |
| OBUFDS     |    4 |                 I/O |
| MUXF7      |    3 |                 CLB |
| BUFGCE     |    3 |               Clock |
| INBUF      |    2 |                 I/O |
| IBUFCTRL   |    2 |              Others |
| MMCME3_ADV |    1 |               Clock |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------+------+
|  Ref Name | Used |
+-----------+------+
| clk_wiz_0 |    1 |
+-----------+------+


