/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [8:0] _01_;
  reg [12:0] _02_;
  wire [2:0] _03_;
  reg [6:0] _04_;
  wire [37:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [24:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [4:0] celloutsig_0_46z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_56z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_70z;
  wire [15:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  reg [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(celloutsig_0_0z[17] | celloutsig_0_22z[0]);
  assign celloutsig_0_56z = ~(celloutsig_0_12z | celloutsig_0_1z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z[22] | celloutsig_0_2z);
  assign celloutsig_0_24z = ~(celloutsig_0_18z[8] | celloutsig_0_6z);
  assign celloutsig_0_34z = ~((celloutsig_0_25z | celloutsig_0_5z[2]) & celloutsig_0_2z);
  assign celloutsig_0_36z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_34z);
  assign celloutsig_0_42z = ~((celloutsig_0_29z | celloutsig_0_40z) & celloutsig_0_18z[3]);
  assign celloutsig_0_52z = ~((in_data[85] | celloutsig_0_22z[3]) & celloutsig_0_3z);
  assign celloutsig_1_16z = ~((in_data[181] | celloutsig_1_9z) & celloutsig_1_7z);
  assign celloutsig_0_11z = ~((celloutsig_0_1z | celloutsig_0_0z[2]) & celloutsig_0_7z[8]);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 9'h000;
    else _01_ <= { celloutsig_0_23z[6:0], celloutsig_0_14z, celloutsig_0_30z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 13'h0000;
    else _02_ <= { celloutsig_0_18z[8:3], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_52z };
  reg [2:0] _17_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _17_ <= 3'h0;
    else _17_ <= celloutsig_1_4z[3:1];
  assign { _03_[2:1], _00_ } = _17_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 7'h00;
    else _04_ <= { celloutsig_0_7z[9:8], celloutsig_0_15z };
  assign celloutsig_0_8z = { celloutsig_0_7z[11], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z } & in_data[81:70];
  assign celloutsig_0_69z = { celloutsig_0_8z[11], celloutsig_0_31z, celloutsig_0_37z, celloutsig_0_46z } >= { celloutsig_0_46z[4:1], celloutsig_0_56z, celloutsig_0_21z };
  assign celloutsig_1_3z = { in_data[145:137], celloutsig_1_1z, celloutsig_1_1z } >= { in_data[157:152], celloutsig_1_0z };
  assign celloutsig_0_29z = { celloutsig_0_28z[9:1], celloutsig_0_24z } >= { celloutsig_0_0z[18:15], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_3z = { in_data[10:3], celloutsig_0_1z, celloutsig_0_2z } > celloutsig_0_0z[27:18];
  assign celloutsig_0_40z = { celloutsig_0_8z[11], celloutsig_0_10z } > { celloutsig_0_13z[3:0], celloutsig_0_25z, celloutsig_0_25z };
  assign celloutsig_1_2z = { celloutsig_1_0z[4:1], celloutsig_1_1z } > celloutsig_1_0z;
  assign celloutsig_1_18z = { celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_9z, _03_[2:1], _00_, celloutsig_1_3z, celloutsig_1_11z } > { in_data[190:180], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_13z, _03_[2:1], _00_, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_7z, _03_[2:1], _00_ };
  assign celloutsig_1_1z = { in_data[131:120], celloutsig_1_0z } <= in_data[137:121];
  assign celloutsig_1_13z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z } <= { celloutsig_1_4z[1:0], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, _03_[2:1], _00_ };
  assign celloutsig_0_25z = in_data[81:77] && { celloutsig_0_10z[4:3], celloutsig_0_21z };
  assign celloutsig_0_45z = { celloutsig_0_8z[11:8], celloutsig_0_36z } < in_data[5:1];
  assign celloutsig_1_15z = celloutsig_1_4z < { in_data[145:144], _03_[2:1], _00_, celloutsig_1_13z };
  assign celloutsig_0_12z = { celloutsig_0_9z[5:3], celloutsig_0_11z } < celloutsig_0_0z[29:26];
  assign celloutsig_0_20z = { _04_, celloutsig_0_6z } < { celloutsig_0_8z[11:6], celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_37z = celloutsig_0_17z[18:6] != { _01_[3:0], celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_31z, celloutsig_0_14z, celloutsig_0_22z };
  assign celloutsig_1_7z = { celloutsig_1_4z[4:2], celloutsig_1_2z } != celloutsig_1_0z[3:0];
  assign celloutsig_1_8z = { celloutsig_1_4z[5], celloutsig_1_2z, celloutsig_1_0z } != { celloutsig_1_5z[1], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[78:76] != celloutsig_0_0z[2:0];
  assign celloutsig_0_44z = | { celloutsig_0_23z[11:10], celloutsig_0_12z };
  assign celloutsig_1_6z = | { celloutsig_1_5z[2:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_9z = | { in_data[170:167], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_30z = | { celloutsig_0_18z[1:0], celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_46z = { celloutsig_0_0z[25:23], celloutsig_0_45z, celloutsig_0_44z } >> { _04_[2:0], celloutsig_0_42z, celloutsig_0_30z };
  assign celloutsig_1_0z = in_data[129:125] >> in_data[188:184];
  assign celloutsig_0_9z = { celloutsig_0_8z[2:0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z } >> celloutsig_0_4z[5:0];
  assign celloutsig_0_15z = celloutsig_0_9z[5:1] >> celloutsig_0_7z[15:11];
  assign celloutsig_0_17z = { celloutsig_0_10z[2:0], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_10z, _04_ } >> { celloutsig_0_0z[31:8], celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_6z } >> { _04_[5], celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_28z = { in_data[53:46], celloutsig_0_20z, celloutsig_0_2z } >> { celloutsig_0_19z[8:2], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_70z = { celloutsig_0_9z[5], celloutsig_0_25z, celloutsig_0_36z } >> _02_[2:0];
  assign celloutsig_0_10z = { celloutsig_0_8z[11], celloutsig_0_1z, celloutsig_0_5z } <<< celloutsig_0_4z[8:4];
  assign celloutsig_0_22z = celloutsig_0_13z <<< celloutsig_0_0z[20:16];
  assign celloutsig_0_23z = celloutsig_0_0z[36:22] <<< { celloutsig_0_7z[12:0], celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_4z = { celloutsig_0_0z[25:19], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } >>> in_data[62:52];
  assign celloutsig_0_7z = celloutsig_0_0z[21:6] >>> { celloutsig_0_0z[3:0], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_4z = { celloutsig_1_0z[3:0], celloutsig_1_1z, celloutsig_1_1z } >>> { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_0z[4:1], celloutsig_1_4z } >>> { in_data[129:124], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_18z = { celloutsig_0_17z[2:0], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_6z } >>> { celloutsig_0_4z[5:3], _04_ };
  assign celloutsig_0_19z = { in_data[39:36], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_18z } >>> { celloutsig_0_15z[2:1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[80:43] - in_data[40:3];
  assign celloutsig_0_5z = { celloutsig_0_0z[19:18], celloutsig_0_3z } ~^ celloutsig_0_0z[37:35];
  assign celloutsig_0_13z = { celloutsig_0_9z[4:1], celloutsig_0_11z } ~^ celloutsig_0_8z[7:3];
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 6'h00;
    else if (clkin_data[160]) celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_31z = ~((celloutsig_0_30z & celloutsig_0_21z[1]) | (celloutsig_0_8z[11] & celloutsig_0_13z[4]));
  assign celloutsig_1_19z = ~((celloutsig_1_9z & celloutsig_1_13z) | (celloutsig_1_1z & celloutsig_1_1z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[2] & in_data[47]) | (celloutsig_0_0z[21] & in_data[51]));
  assign celloutsig_0_14z = ~((celloutsig_0_7z[9] & celloutsig_0_12z) | (celloutsig_0_1z & in_data[9]));
  assign _03_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
