# myHDL simple implementations
Simple digital components written in python using myHDL library, which converts python code to Verilog synthesizable code.

This project was prepared by a group of KAU students, as a part of computer orgnization and architecture (EE361) course.
