// Seed: 847268821
module module_0 (
    output tri  id_0,
    input  wand id_1,
    input  tri0 id_2,
    input  wire id_3
);
  assign id_0 = id_1;
  logic id_5 = id_3;
  assign module_1.id_32 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd86,
    parameter id_8 = 32'd65
) (
    input tri1 id_0,
    output uwire id_1,
    output tri0 id_2,
    input wire id_3[1 'd0 : -1],
    input wire _id_4,
    output wand id_5,
    output tri0 id_6
    , id_22,
    output supply0 id_7,
    input tri1 _id_8,
    input wor id_9,
    input tri0 id_10,
    output supply1 id_11,
    output tri id_12,
    input tri0 id_13,
    output tri0 id_14,
    input tri1 id_15,
    input tri id_16,
    input tri0 id_17,
    input supply1 id_18,
    output tri0 id_19,
    input supply0 id_20
);
  assign id_11 = (1);
  assign id_6  = id_8;
  wire id_23;
  module_0 modCall_1 (
      id_19,
      id_15,
      id_18,
      id_3
  );
  assign id_2 = id_15;
  struct packed {
    struct packed {
      logic id_24;
      logic id_25;
      logic id_26;
      logic id_27;
    } id_28 = 1;
    id_29   id_30;
    integer id_31;
  }
      id_32 = -1'b0, id_33[id_8 : ~  1];
  wire ['h0 : id_4] id_34;
  logic id_35 = id_32.id_30;
endmodule
