// Seed: 3421828056
`timescale 1ps / 1 ps
module module_0;
  type_5(
      id_0, 1 >= id_0, id_0, 1
  );
  logic id_1 = id_1;
  type_7(
      1 < id_2, 1, 1, 1'b0, 1'b0, 1, 1, id_3 * 1
  );
endmodule : id_4
