
*** Running vivado
    with args -log BD_xbar_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_xbar_1.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BD_xbar_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1115.617 ; gain = 203.301 ; free physical = 1496 ; free virtual = 124447
INFO: [Synth 8-638] synthesizing module 'BD_xbar_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_xbar_1/synth/BD_xbar_1.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_axi_crossbar' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_crossbar_sasd' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_addr_decoder' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (2#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (2#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (2#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (2#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_addr_decoder' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_decerr_slave' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_decerr_slave' (4#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_addr_arbiter_sasd' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_addr_arbiter_sasd' (5#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_splitter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_splitter' (6#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_splitter__parameterized0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_splitter__parameterized0' (6#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (7#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (7#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' (8#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (8#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_crossbar_sasd' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_axi_crossbar' (10#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'BD_xbar_1' (11#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_xbar_1/synth/BD_xbar_1.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1237.086 ; gain = 324.770 ; free physical = 1227 ; free virtual = 124179
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1237.086 ; gain = 324.770 ; free physical = 1222 ; free virtual = 124173
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1546.961 ; gain = 0.000 ; free physical = 1351 ; free virtual = 124310
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1178 ; free virtual = 124135
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1178 ; free virtual = 124135
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1176 ; free virtual = 124133
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1168 ; free virtual = 124126
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1027 ; free virtual = 123984
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1153 ; free virtual = 124116
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1109 ; free virtual = 124075
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1092 ; free virtual = 124058
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1042 ; free virtual = 124006
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1042 ; free virtual = 124006
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1038 ; free virtual = 124002
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1038 ; free virtual = 124002
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1023 ; free virtual = 123986
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1021 ; free virtual = 123984

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |    20|
|3     |LUT3  |    50|
|4     |LUT4  |    61|
|5     |LUT5  |    67|
|6     |LUT6  |   106|
|7     |MUXF7 |     2|
|8     |FDRE  |   136|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1546.961 ; gain = 634.645 ; free physical = 1021 ; free virtual = 123984
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1546.961 ; gain = 521.926 ; free physical = 1247 ; free virtual = 124211
