
*** Running vivado
    with args -log control_sub_axis_fifo_10g_tx_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_sub_axis_fifo_10g_tx_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source control_sub_axis_fifo_10g_tx_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP control_sub_axis_fifo_10g_tx_0, cache-ID = 2f4a33d040ca5f9a.
