module brc (
	input logic [31:0] i_rs1_data,
	input logic [31:0] i_rs2,data,
	input logic i_br_un,
	output logic o_br_less,
	output logic o_br_equal
	);
	
endmodule
	