---
layout: default
title: "ğŸ“¡ SPI Protocol"
description: "32-bit SPI communication protocol with CRC-8 (SAE J1850)"
nav_order: 2
parent: "ğŸ“š Documentation"
permalink: /docs/02_SPI_Protocol/
---

# SPI Protocol

## Overview

The TLE92466ED uses a 32-bit SPI protocol with 8-bit CRC (SAE J1850) for robust
communication. This is a full-duplex, synchronous serial interface operating in
SPI Mode 0.

### Protocol Specifications

| Parameter | Value | Notes |
|-----------|-------|-------|
| Frame Size | 32 bits | Single transaction |
| CRC | 8-bit SAE J1850 | Polynomial 0x1D |
| Mode | 0 (CPOL=0, CPHA=0) | Data sampled on rising edge |
| Frequency | 100 kHz - 10 MHz | Typical: 1-2 MHz |
| Bit Order | MSB first | Most significant bit first |
| CS Polarity | Active low | Pull low during transfer |

## Frame Structure

### 32-Bit Frame Layout

```text
   Bit Position:  31  30  29  28  27  26  25  24  23  22  21  20  19  18  17  16  15 ...  0
                 â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   MOSI (Write): â”‚              CRC (8)              â”‚    ADDR (7)   â”‚R/Wâ”‚   DATA (16)   â”‚
                 â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                 
                 â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   MISO (Reply): â”‚              CRC (8)              â”‚RM â”‚ STATUS(5) â”‚R/Wâ”‚   DATA (16)   â”‚
                 â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

   Field Breakdown:
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚ Bits [31:24] â”‚ CRC      â”‚ 8-bit CRC checksum (SAE J1850)              â”‚
   â”‚ Bits [23:17] â”‚ ADDRESS  â”‚ 7-bit register address (MOSI)               â”‚
   â”‚ Bits [23:22] â”‚ RPLY_MOD â”‚ Reply mode indicator (MISO)                 â”‚
   â”‚ Bits [21:17] â”‚ STATUS   â”‚ 5-bit status field (MISO)                   â”‚
   â”‚ Bit  [16]    â”‚ R/W      â”‚ 1=Write, 0=Read                             â”‚
   â”‚ Bits [15:0]  â”‚ DATA     â”‚ 16-bit data payload                         â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```text

### MOSI (Master Out, Slave In) - Write Frame

```text
    Write Transaction Format:

    31                24  23        17  16  15                 0
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚     CRC (8)       â”‚  ADDR (7)   â”‚ 1 â”‚    DATA (16)      â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         Computed            Target       Write    Value to
         checksum           register      flag     write

    Example: Write 0x1234 to register 0x0002 (GLOBAL_CONFIG)
    
    Step 1: Build frame without CRC
      Bits [23:17] = 0x01      (0x0002 >> 3 = 0x01, upper 7 bits)
      Bit  [16]    = 1         (Write operation)
      Bits [15:0]  = 0x1234    (Data to write)
      
    Step 2: Calculate CRC on bits [23:0]
      Input: 0x00 0x02 0x34 (3 bytes, address + R/W + data)
      CRC  : 0xXX (computed)
      
    Step 3: Complete frame
      [31:24] = CRC, [23:0] = 0x012341234
```text

### MOSI (Master Out, Slave In) - Read Frame

```text
    Read Transaction Format:

    31                24  23        17  16  15                 0
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚     CRC (8)       â”‚  Don't Care â”‚ 0 â”‚    ADDRESS (16)   â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         Computed           Ignored    Read    Full register
         checksum                      flag    address

    Example: Read register 0x0100 (CH0 SETPOINT)
    
    Step 1: Build frame without CRC
      Bits [23:17] = Don't care
      Bit  [16]    = 0         (Read operation)
      Bits [15:0]  = 0x0100    (Register address)
      
    Step 2: Calculate CRC on bits [23:0]
      Input: 0x00 0x00 0x01 0x00 (3 bytes)
      CRC  : 0xXX (computed)
      
    Step 3: Complete frame
      [31:24] = CRC, [23:0] = 0x00000100
```text

### MISO (Master In, Slave Out) - Reply Frame Types

#### Type 1: 16-Bit Reply Frame (Standard)

```text
    31                24  23 22  21        17  16  15                 0
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚     CRC (8)       â”‚ 0â”‚ 0â”‚ STATUS (5) â”‚R/Wâ”‚    DATA (16)      â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         Computed        Reply  Status      Echo   Register
         checksum        Mode   flags       R/W    contents

    Reply Mode [23:22] = 00b: Standard 16-bit data
    Status [21:17]: Error/status indication
    R/W [16]: Echoes request R/W bit
    Data [15:0]: Register value or last write acknowledgment
```text

#### Type 2: 22-Bit Reply Frame (Extended Data)

```text
    31                24  23 22  21                             0
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚     CRC (8)       â”‚ 0â”‚ 1â”‚       EXTENDED DATA (22)        â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         Computed        Reply     Extended feedback data
         checksum        Mode      (e.g., current measurements)

    Reply Mode [23:22] = 01b: Extended 22-bit data
    Used for: High-resolution feedback registers
```text

#### Type 3: Critical Fault Frame

```text
    31                24  23 22  21                             0
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚     CRC (8)       â”‚ 1â”‚ 0â”‚        Don't Care               â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         Computed        Reply     Undefined
         checksum        Mode

    Reply Mode [23:22] = 10b: Critical fault condition
    Indicates: Severe hardware fault, device in safe state
```text

## SPI Status Codes

### Status Field [21:17] Encoding

```text
    Status Bits: 5-bit field in MISO reply

    â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ Code â”‚ Meaning                                         â”‚
    â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
    â”‚00000 â”‚ No error - transaction successful               â”‚
    â”‚00001 â”‚ SPI frame error - invalid frame format          â”‚
    â”‚00010 â”‚ Parity/CRC error - checksum mismatch            â”‚
    â”‚00011 â”‚ Write to read-only register - access denied     â”‚
    â”‚00100 â”‚ Internal bus fault - hardware issue             â”‚
    â”‚00101 â”‚ Internal bus fault - alternate code             â”‚
    â”‚00110 â”‚ Internal bus fault - alternate code             â”‚
    â”‚xxxxx â”‚ Other codes reserved                            â”‚
    â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

    Priority: Lower encoding = higher priority
    (If multiple errors, lowest code is reported)
```text

## CRC Calculation

### SAE J1850 CRC-8 Algorithm

```text
    Polynomial: 0x1D (x^8 + x^4 + x^3 + x^2 + 1)
    Init Value: 0xFF
    Final XOR:  0xFF
    Bit Order:  MSB first

    Algorithm Pseudocode:
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ function calculate_crc8(data[], length):               â”‚
    â”‚     crc = 0xFF              // Initialize              â”‚
    â”‚     for each byte in data:                             â”‚
    â”‚         crc = crc XOR byte  // Mix in data byte        â”‚
    â”‚         for bit = 0 to 7:   // Process 8 bits          â”‚
    â”‚             if crc & 0x80:  // Check MSB               â”‚
    â”‚                 crc = (crc << 1) XOR 0x1D              â”‚
    â”‚             else:                                       â”‚
    â”‚                 crc = (crc << 1)                       â”‚
    â”‚     return crc XOR 0xFF     // Final inversion         â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```text

### CRC Calculation Example

```text
    Example: Calculate CRC for write to GLOBAL_CONFIG
    
    Frame contents (before CRC):
      Address [23:17] = 0x01
      R/W [16]        = 1
      Data [15:0]     = 0x4005
      
    Bytes to CRC (bits [23:0] = 3 bytes):
      Byte 0: 0x02      (bits [23:16])
      Byte 1: 0x40      (bits [15:8])
      Byte 2: 0x05      (bits [7:0])
      
    Step-by-step:
      crc = 0xFF
      
      Process 0x02:
        crc = 0xFF XOR 0x02 = 0xFD
        [bit processing yields]
        crc = 0xC5
        
      Process 0x40:
        crc = 0xC5 XOR 0x40 = 0x85
        [bit processing yields]
        crc = 0x7A
        
      Process 0x05:
        crc = 0x7A XOR 0x05 = 0x7F
        [bit processing yields]
        crc = 0x23
        
      Final XOR:
        crc = 0x23 XOR 0xFF = 0xDC
        
    Result: CRC = 0xDC
    Complete frame: 0xDC024005
```text

## Communication Timing

### SPI Timing Diagram

```text
    CSN     â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                         â”Œâ”€â”€â”€â”€â”€â”€
                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                       tCSS                           tCSH
                     
    SCK     â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€
                     â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚
                     â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜
                      tSCKH tSCKL      32 clock cycles
                       
    SI/SO   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ B31â”‚ B30â”‚ B29â”‚ ... â”‚ B2 â”‚ B1 â”‚ B0 â”œâ”€â”€â”€â”€â”€â”€
                     â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
                      tSU  tH
    
    Timing Parameters:
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
    â”‚ Parameter          â”‚ Min  â”‚ Typical â”‚ Max  â”‚ Unit â”‚
    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤
    â”‚ tSCK (Clock period)â”‚ 100  â”‚   -     â”‚  -   â”‚  ns  â”‚
    â”‚ tCSS (CS setup)    â”‚  50  â”‚   -     â”‚  -   â”‚  ns  â”‚
    â”‚ tCSH (CS hold)     â”‚  50  â”‚   -     â”‚  -   â”‚  ns  â”‚
    â”‚ tSU (Data setup)   â”‚  20  â”‚   -     â”‚  -   â”‚  ns  â”‚
    â”‚ tH (Data hold)     â”‚  20  â”‚   -     â”‚  -   â”‚  ns  â”‚
    â”‚ tCSI (CS inactive) â”‚ 100  â”‚   -     â”‚  -   â”‚  ns  â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜
```text

### Transaction Sequence

```text
    Complete Read/Write Sequence:

    Transaction 1: Write Command
    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    MCU â†’ IC:  [WRITE CMD: 0xXX + CRC + ADDR + DATA]
    IC â†’ MCU:  [RESPONSE: Previous register state]
    
    Transaction 2: Read Back (optional verify)
    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    MCU â†’ IC:  [READ CMD: 0xXX + CRC + ADDR]
    IC â†’ MCU:  [RESPONSE: Current register state]
    
    Timing:
    CSN  â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€
         â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜
          T1      T2
          
    Notes:
    - Response to write contains previous value
    - Read returns current value from addressed register
    - Minimum 100ns between transactions
```text

## Transaction Examples

### Example 1: Initialize Global Configuration

```text
    Objective: Enable CRC, watchdogs, 3.3V VIO
    
    Register: GLOBAL_CONFIG (0x0002)
    Value: 0x4005 (CLK_WD_EN | SPI_WD_EN | CRC_EN)
    
    Transaction Breakdown:
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ Step 1: Build MOSI frame                               â”‚
    â”‚   Address: 0x0002 â†’ [23:17] = 0x00, [16] = 1 (write)  â”‚
    â”‚   Data: 0x4005                                         â”‚
    â”‚   Bytes for CRC: [0x02, 0x40, 0x05]                   â”‚
    â”‚   CRC: 0xDC (calculated)                               â”‚
    â”‚   Complete: 0xDC024005                                 â”‚
    â”‚                                                        â”‚
    â”‚ Step 2: SPI Transfer                                   â”‚
    â”‚   MOSI: 0xDC024005                                     â”‚
    â”‚   MISO: 0xXXXXXXXX (previous register value + status) â”‚
    â”‚                                                        â”‚
    â”‚ Step 3: Verify (optional)                              â”‚
    â”‚   Read back GLOBAL_CONFIG to confirm                   â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```text

### Example 2: Read Channel Status

```text
    Objective: Read CH0 current setpoint
    
    Register: CH0_SETPOINT (0x0100)
    
    Transaction Breakdown:
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ Step 1: Build MOSI frame                               â”‚
    â”‚   Address: 0x0100 â†’ [15:0] = 0x0100, [16] = 0 (read)  â”‚
    â”‚   Bytes for CRC: [0x00, 0x01, 0x00]                   â”‚
    â”‚   CRC: 0xXX (calculated)                               â”‚
    â”‚   Complete: 0xXX000100                                 â”‚
    â”‚                                                        â”‚
    â”‚ Step 2: SPI Transfer                                   â”‚
    â”‚   MOSI: 0xXX000100                                     â”‚
    â”‚   MISO: 0xYY000567 (register value = 0x0567)          â”‚
    â”‚           â””â”€â”¬â”€â”˜                                        â”‚
    â”‚            CRC                                         â”‚
    â”‚                                                        â”‚
    â”‚ Step 3: Verify CRC & Extract Data                      â”‚
    â”‚   Status [21:17]: Check for errors                     â”‚
    â”‚   Data [15:0]: 0x0567 = current setpoint              â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```text

### Example 3: Error Handling

```text
    Scenario: Write to read-only register
    
    Transaction:
      MOSI: Write to ICVID (0x0200, read-only)
      MISO: Status = 0b00011 (Write to RO register)
      
    Response Handling:
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ Parse MISO frame:                                       â”‚
    â”‚   [31:24]: CRC â†’ Verify                                â”‚
    â”‚   [23:22]: Reply Mode = 00 (normal)                    â”‚
    â”‚   [21:17]: Status = 0b00011 â†’ ERROR!                   â”‚
    â”‚   [16]:    R/W echo                                     â”‚
    â”‚   [15:0]:  Undefined (ignore)                          â”‚
    â”‚                                                        â”‚
    â”‚ Error Response:                                         â”‚
    â”‚   - Retry not recommended                              â”‚
    â”‚   - Check register address                             â”‚
    â”‚   - Verify register is writable                        â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```text

## Best Practices

### Transaction Management

1. **CRC Verification**
   ```
   Always verify:
   - Outgoing CRC before transmission
   - Incoming CRC after reception
   - Reject frames with CRC mismatch
   ```text

2. **Status Checking**
   ```text
   After every transaction:
   - Parse status field [21:17]
   - Handle errors appropriately
   - Log unexpected status codes
   ```

3. **Timing Compliance**
   ```text
   Ensure:
   - Minimum CS inactive time (100ns)
   - Proper setup/hold times
   - Clock frequency within limits
   ```

4. **Error Recovery**
   ```text
   On error:
   - Check CRC first
   - Verify register address
   - Retry with exponential backoff (max 3)
   - Reset communication if persistent
   ```

### Performance Optimization

```text
Recommended SPI Frequency:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Application         â”‚ Frequency                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Debug/Development   â”‚ 100-500 kHz (easier to debug)    â”‚
â”‚ Normal Operation    â”‚ 1-2 MHz (good balance)           â”‚
â”‚ High Performance    â”‚ 5-10 MHz (maximum throughput)    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Transaction Rate:
- 32 bits @ 1 MHz = 32 Âµs per transaction
- +100ns CS gap = ~33 Âµs total
- Max rate: ~30,000 transactions/second
```text

---

**Navigation**: [â† IC Overview](01_IC_Overview.md) | [Next: Register Map â†’](03_Register_Map.md)
