{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620755434973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620755434986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 10:50:34 2021 " "Processing started: Tue May 11 10:50:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620755434986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620755434986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620755434986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1620755435444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620755435444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620755444837 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620755444837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620755444837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file bit_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "bit_counter.sv" "" { Text "D:/UW/ee371labs/lab4/bit_counter.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620755444839 ""} { "Info" "ISGN_ENTITY_NAME" "2 bit_counter_testbench " "Found entity 2: bit_counter_testbench" {  } { { "bit_counter.sv" "" { Text "D:/UW/ee371labs/lab4/bit_counter.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620755444839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620755444839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_search.sv 2 2 " "Found 2 design units, including 2 entities, in source file binary_search.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary_search " "Found entity 1: binary_search" {  } { { "binary_search.sv" "" { Text "D:/UW/ee371labs/lab4/binary_search.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620755444840 ""} { "Info" "ISGN_ENTITY_NAME" "2 binary_search_testbench " "Found entity 2: binary_search_testbench" {  } { { "binary_search.sv" "" { Text "D:/UW/ee371labs/lab4/binary_search.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620755444840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620755444840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC_2.sv(14) " "Verilog HDL Declaration information at DE1_SoC_2.sv(14): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620755444842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC_2.sv(14) " "Verilog HDL Declaration information at DE1_SoC_2.sv(14): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620755444842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_2 " "Found entity 1: DE1_SoC_2" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620755444843 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_2_testbench " "Found entity 2: DE1_SoC_2_testbench" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620755444843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620755444843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x8.sv 2 2 " "Found 2 design units, including 2 entities, in source file ram32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x8 " "Found entity 1: ram32x8" {  } { { "ram32x8.sv" "" { Text "D:/UW/ee371labs/lab4/ram32x8.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620755444844 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram32x8_testbench " "Found entity 2: ram32x8_testbench" {  } { { "ram32x8.sv" "" { Text "D:/UW/ee371labs/lab4/ram32x8.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620755444844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620755444844 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(38) " "Verilog HDL warning at seg7.sv(38): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "D:/UW/ee371labs/lab4/seg7.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1620755444846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 2 2 " "Found 2 design units, including 2 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "D:/UW/ee371labs/lab4/seg7.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620755444846 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7_testbench " "Found entity 2: seg7_testbench" {  } { { "seg7.sv" "" { Text "D:/UW/ee371labs/lab4/seg7.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620755444846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620755444846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_2 " "Elaborating entity \"DE1_SoC_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620755444892 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..0\] DE1_SoC_2.sv(15) " "Output port \"LEDR\[7..0\]\" at DE1_SoC_2.sv(15) has no driver" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1620755444893 "|DE1_SoC_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_search binary_search:bs1 " "Elaborating entity \"binary_search\" for hierarchy \"binary_search:bs1\"" {  } { { "DE1_SoC_2.sv" "bs1" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620755444894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 binary_search.sv(59) " "Verilog HDL assignment warning at binary_search.sv(59): truncated value with size 32 to match size of target (6)" {  } { { "binary_search.sv" "" { Text "D:/UW/ee371labs/lab4/binary_search.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620755444896 "|DE1_SoC_2|binary_search:bs1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 binary_search.sv(60) " "Verilog HDL assignment warning at binary_search.sv(60): truncated value with size 32 to match size of target (5)" {  } { { "binary_search.sv" "" { Text "D:/UW/ee371labs/lab4/binary_search.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620755444896 "|DE1_SoC_2|binary_search:bs1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 binary_search.sv(61) " "Verilog HDL assignment warning at binary_search.sv(61): truncated value with size 32 to match size of target (6)" {  } { { "binary_search.sv" "" { Text "D:/UW/ee371labs/lab4/binary_search.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620755444896 "|DE1_SoC_2|binary_search:bs1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 binary_search.sv(65) " "Verilog HDL assignment warning at binary_search.sv(65): truncated value with size 32 to match size of target (6)" {  } { { "binary_search.sv" "" { Text "D:/UW/ee371labs/lab4/binary_search.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620755444896 "|DE1_SoC_2|binary_search:bs1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 binary_search.sv(66) " "Verilog HDL assignment warning at binary_search.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "binary_search.sv" "" { Text "D:/UW/ee371labs/lab4/binary_search.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620755444896 "|DE1_SoC_2|binary_search:bs1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 binary_search.sv(67) " "Verilog HDL assignment warning at binary_search.sv(67): truncated value with size 32 to match size of target (6)" {  } { { "binary_search.sv" "" { Text "D:/UW/ee371labs/lab4/binary_search.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620755444896 "|DE1_SoC_2|binary_search:bs1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram32x8 binary_search:bs1\|ram32x8:RAM " "Elaborating entity \"ram32x8\" for hierarchy \"binary_search:bs1\|ram32x8:RAM\"" {  } { { "binary_search.sv" "RAM" { Text "D:/UW/ee371labs/lab4/binary_search.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620755444897 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory_array ram32x8.sv(16) " "Verilog HDL warning at ram32x8.sv(16): object memory_array used but never assigned" {  } { { "ram32x8.sv" "" { Text "D:/UW/ee371labs/lab4/ram32x8.sv" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1620755444897 "|DE1_SoC_2|binary_search:bs1|ram32x8:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:hex0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:hex0\"" {  } { { "DE1_SoC_2.sv" "hex0" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620755444898 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "binary_search:bs1\|ram32x8:RAM\|memory_array " "RAM logic \"binary_search:bs1\|ram32x8:RAM\|memory_array\" is uninferred due to inappropriate RAM size" {  } { { "ram32x8.sv" "memory_array" { Text "D:/UW/ee371labs/lab4/ram32x8.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620755445201 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1620755445201 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620755445422 "|DE1_SoC_2|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1620755445422 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620755445513 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UW/ee371labs/lab4/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/UW/ee371labs/lab4/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620755445772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620755445915 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620755445915 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620755445954 "|DE1_SoC_2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620755445954 "|DE1_SoC_2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620755445954 "|DE1_SoC_2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC_2.sv" "" { Text "D:/UW/ee371labs/lab4/DE1_SoC_2.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620755445954 "|DE1_SoC_2|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1620755445954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620755445955 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620755445955 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620755445955 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620755445955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620755445976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 10:50:45 2021 " "Processing ended: Tue May 11 10:50:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620755445976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620755445976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620755445976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620755445976 ""}
