
sensor_acelerometro2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ac8  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  08009d20  08009d20  0000ad20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a148  0800a148  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a148  0800a148  0000b148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a150  0800a150  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a150  0800a150  0000b150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a154  0800a154  0000b154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a158  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000398  200001d4  0800a32c  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000056c  0800a32c  0000c56c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010fff  00000000  00000000  0000c20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002030  00000000  00000000  0001d209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd8  00000000  00000000  0001f240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009fb  00000000  00000000  0001ff18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002062f  00000000  00000000  00020913  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001190c  00000000  00000000  00040f42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c67ac  00000000  00000000  0005284e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00118ffa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047c0  00000000  00000000  00119040  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0011d800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	200001d4 	.word	0x200001d4
 8000274:	00000000 	.word	0x00000000
 8000278:	08009d08 	.word	0x08009d08

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	200001d8 	.word	0x200001d8
 8000294:	08009d08 	.word	0x08009d08

08000298 <strlen>:
 8000298:	4603      	mov	r3, r0
 800029a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800029e:	2a00      	cmp	r2, #0
 80002a0:	d1fb      	bne.n	800029a <strlen+0x2>
 80002a2:	1a18      	subs	r0, r3, r0
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr

080002a8 <__aeabi_drsub>:
 80002a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	e002      	b.n	80002b4 <__adddf3>
 80002ae:	bf00      	nop

080002b0 <__aeabi_dsub>:
 80002b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b4 <__adddf3>:
 80002b4:	b530      	push	{r4, r5, lr}
 80002b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002be:	ea94 0f05 	teq	r4, r5
 80002c2:	bf08      	it	eq
 80002c4:	ea90 0f02 	teqeq	r0, r2
 80002c8:	bf1f      	itttt	ne
 80002ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002da:	f000 80e2 	beq.w	80004a2 <__adddf3+0x1ee>
 80002de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e6:	bfb8      	it	lt
 80002e8:	426d      	neglt	r5, r5
 80002ea:	dd0c      	ble.n	8000306 <__adddf3+0x52>
 80002ec:	442c      	add	r4, r5
 80002ee:	ea80 0202 	eor.w	r2, r0, r2
 80002f2:	ea81 0303 	eor.w	r3, r1, r3
 80002f6:	ea82 0000 	eor.w	r0, r2, r0
 80002fa:	ea83 0101 	eor.w	r1, r3, r1
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	2d36      	cmp	r5, #54	@ 0x36
 8000308:	bf88      	it	hi
 800030a:	bd30      	pophi	{r4, r5, pc}
 800030c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000310:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000314:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000318:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x70>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000328:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800032c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000330:	d002      	beq.n	8000338 <__adddf3+0x84>
 8000332:	4252      	negs	r2, r2
 8000334:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000338:	ea94 0f05 	teq	r4, r5
 800033c:	f000 80a7 	beq.w	800048e <__adddf3+0x1da>
 8000340:	f1a4 0401 	sub.w	r4, r4, #1
 8000344:	f1d5 0e20 	rsbs	lr, r5, #32
 8000348:	db0d      	blt.n	8000366 <__adddf3+0xb2>
 800034a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034e:	fa22 f205 	lsr.w	r2, r2, r5
 8000352:	1880      	adds	r0, r0, r2
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	fa03 f20e 	lsl.w	r2, r3, lr
 800035c:	1880      	adds	r0, r0, r2
 800035e:	fa43 f305 	asr.w	r3, r3, r5
 8000362:	4159      	adcs	r1, r3
 8000364:	e00e      	b.n	8000384 <__adddf3+0xd0>
 8000366:	f1a5 0520 	sub.w	r5, r5, #32
 800036a:	f10e 0e20 	add.w	lr, lr, #32
 800036e:	2a01      	cmp	r2, #1
 8000370:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000374:	bf28      	it	cs
 8000376:	f04c 0c02 	orrcs.w	ip, ip, #2
 800037a:	fa43 f305 	asr.w	r3, r3, r5
 800037e:	18c0      	adds	r0, r0, r3
 8000380:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000384:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000388:	d507      	bpl.n	800039a <__adddf3+0xe6>
 800038a:	f04f 0e00 	mov.w	lr, #0
 800038e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000392:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000396:	eb6e 0101 	sbc.w	r1, lr, r1
 800039a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039e:	d31b      	bcc.n	80003d8 <__adddf3+0x124>
 80003a0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a4:	d30c      	bcc.n	80003c0 <__adddf3+0x10c>
 80003a6:	0849      	lsrs	r1, r1, #1
 80003a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b0:	f104 0401 	add.w	r4, r4, #1
 80003b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003bc:	f080 809a 	bcs.w	80004f4 <__adddf3+0x240>
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c4:	bf08      	it	eq
 80003c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ca:	f150 0000 	adcs.w	r0, r0, #0
 80003ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003d2:	ea41 0105 	orr.w	r1, r1, r5
 80003d6:	bd30      	pop	{r4, r5, pc}
 80003d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003dc:	4140      	adcs	r0, r0
 80003de:	eb41 0101 	adc.w	r1, r1, r1
 80003e2:	3c01      	subs	r4, #1
 80003e4:	bf28      	it	cs
 80003e6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ea:	d2e9      	bcs.n	80003c0 <__adddf3+0x10c>
 80003ec:	f091 0f00 	teq	r1, #0
 80003f0:	bf04      	itt	eq
 80003f2:	4601      	moveq	r1, r0
 80003f4:	2000      	moveq	r0, #0
 80003f6:	fab1 f381 	clz	r3, r1
 80003fa:	bf08      	it	eq
 80003fc:	3320      	addeq	r3, #32
 80003fe:	f1a3 030b 	sub.w	r3, r3, #11
 8000402:	f1b3 0220 	subs.w	r2, r3, #32
 8000406:	da0c      	bge.n	8000422 <__adddf3+0x16e>
 8000408:	320c      	adds	r2, #12
 800040a:	dd08      	ble.n	800041e <__adddf3+0x16a>
 800040c:	f102 0c14 	add.w	ip, r2, #20
 8000410:	f1c2 020c 	rsb	r2, r2, #12
 8000414:	fa01 f00c 	lsl.w	r0, r1, ip
 8000418:	fa21 f102 	lsr.w	r1, r1, r2
 800041c:	e00c      	b.n	8000438 <__adddf3+0x184>
 800041e:	f102 0214 	add.w	r2, r2, #20
 8000422:	bfd8      	it	le
 8000424:	f1c2 0c20 	rsble	ip, r2, #32
 8000428:	fa01 f102 	lsl.w	r1, r1, r2
 800042c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000430:	bfdc      	itt	le
 8000432:	ea41 010c 	orrle.w	r1, r1, ip
 8000436:	4090      	lslle	r0, r2
 8000438:	1ae4      	subs	r4, r4, r3
 800043a:	bfa2      	ittt	ge
 800043c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000440:	4329      	orrge	r1, r5
 8000442:	bd30      	popge	{r4, r5, pc}
 8000444:	ea6f 0404 	mvn.w	r4, r4
 8000448:	3c1f      	subs	r4, #31
 800044a:	da1c      	bge.n	8000486 <__adddf3+0x1d2>
 800044c:	340c      	adds	r4, #12
 800044e:	dc0e      	bgt.n	800046e <__adddf3+0x1ba>
 8000450:	f104 0414 	add.w	r4, r4, #20
 8000454:	f1c4 0220 	rsb	r2, r4, #32
 8000458:	fa20 f004 	lsr.w	r0, r0, r4
 800045c:	fa01 f302 	lsl.w	r3, r1, r2
 8000460:	ea40 0003 	orr.w	r0, r0, r3
 8000464:	fa21 f304 	lsr.w	r3, r1, r4
 8000468:	ea45 0103 	orr.w	r1, r5, r3
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f1c4 040c 	rsb	r4, r4, #12
 8000472:	f1c4 0220 	rsb	r2, r4, #32
 8000476:	fa20 f002 	lsr.w	r0, r0, r2
 800047a:	fa01 f304 	lsl.w	r3, r1, r4
 800047e:	ea40 0003 	orr.w	r0, r0, r3
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	fa21 f004 	lsr.w	r0, r1, r4
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f094 0f00 	teq	r4, #0
 8000492:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000496:	bf06      	itte	eq
 8000498:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800049c:	3401      	addeq	r4, #1
 800049e:	3d01      	subne	r5, #1
 80004a0:	e74e      	b.n	8000340 <__adddf3+0x8c>
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf18      	it	ne
 80004a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ac:	d029      	beq.n	8000502 <__adddf3+0x24e>
 80004ae:	ea94 0f05 	teq	r4, r5
 80004b2:	bf08      	it	eq
 80004b4:	ea90 0f02 	teqeq	r0, r2
 80004b8:	d005      	beq.n	80004c6 <__adddf3+0x212>
 80004ba:	ea54 0c00 	orrs.w	ip, r4, r0
 80004be:	bf04      	itt	eq
 80004c0:	4619      	moveq	r1, r3
 80004c2:	4610      	moveq	r0, r2
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	ea91 0f03 	teq	r1, r3
 80004ca:	bf1e      	ittt	ne
 80004cc:	2100      	movne	r1, #0
 80004ce:	2000      	movne	r0, #0
 80004d0:	bd30      	popne	{r4, r5, pc}
 80004d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d6:	d105      	bne.n	80004e4 <__adddf3+0x230>
 80004d8:	0040      	lsls	r0, r0, #1
 80004da:	4149      	adcs	r1, r1
 80004dc:	bf28      	it	cs
 80004de:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e8:	bf3c      	itt	cc
 80004ea:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ee:	bd30      	popcc	{r4, r5, pc}
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004fc:	f04f 0000 	mov.w	r0, #0
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000506:	bf1a      	itte	ne
 8000508:	4619      	movne	r1, r3
 800050a:	4610      	movne	r0, r2
 800050c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000510:	bf1c      	itt	ne
 8000512:	460b      	movne	r3, r1
 8000514:	4602      	movne	r2, r0
 8000516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800051a:	bf06      	itte	eq
 800051c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000520:	ea91 0f03 	teqeq	r1, r3
 8000524:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	bf00      	nop

0800052c <__aeabi_ui2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f04f 0500 	mov.w	r5, #0
 8000544:	f04f 0100 	mov.w	r1, #0
 8000548:	e750      	b.n	80003ec <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_i2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000564:	bf48      	it	mi
 8000566:	4240      	negmi	r0, r0
 8000568:	f04f 0100 	mov.w	r1, #0
 800056c:	e73e      	b.n	80003ec <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_f2d>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000576:	ea4f 0131 	mov.w	r1, r1, rrx
 800057a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057e:	bf1f      	itttt	ne
 8000580:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000584:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000588:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800058c:	4770      	bxne	lr
 800058e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000592:	bf08      	it	eq
 8000594:	4770      	bxeq	lr
 8000596:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800059a:	bf04      	itt	eq
 800059c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b0:	e71c      	b.n	80003ec <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aed8 	beq.w	800039a <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6bd      	b.n	800039a <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__gedf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__ledf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpdf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6e:	d01b      	beq.n	8000aa8 <__cmpdf2+0x54>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a76:	bf0c      	ite	eq
 8000a78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a7c:	ea91 0f03 	teqne	r1, r3
 8000a80:	bf02      	ittt	eq
 8000a82:	ea90 0f02 	teqeq	r0, r2
 8000a86:	2000      	moveq	r0, #0
 8000a88:	4770      	bxeq	lr
 8000a8a:	f110 0f00 	cmn.w	r0, #0
 8000a8e:	ea91 0f03 	teq	r1, r3
 8000a92:	bf58      	it	pl
 8000a94:	4299      	cmppl	r1, r3
 8000a96:	bf08      	it	eq
 8000a98:	4290      	cmpeq	r0, r2
 8000a9a:	bf2c      	ite	cs
 8000a9c:	17d8      	asrcs	r0, r3, #31
 8000a9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aa2:	f040 0001 	orr.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__cmpdf2+0x64>
 8000ab2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab6:	d107      	bne.n	8000ac8 <__cmpdf2+0x74>
 8000ab8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d1d6      	bne.n	8000a70 <__cmpdf2+0x1c>
 8000ac2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac6:	d0d3      	beq.n	8000a70 <__cmpdf2+0x1c>
 8000ac8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdrcmple>:
 8000ad0:	4684      	mov	ip, r0
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4662      	mov	r2, ip
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4663      	mov	r3, ip
 8000adc:	e000      	b.n	8000ae0 <__aeabi_cdcmpeq>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdcmpeq>:
 8000ae0:	b501      	push	{r0, lr}
 8000ae2:	f7ff ffb7 	bl	8000a54 <__cmpdf2>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	bf48      	it	mi
 8000aea:	f110 0f00 	cmnmi.w	r0, #0
 8000aee:	bd01      	pop	{r0, pc}

08000af0 <__aeabi_dcmpeq>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff fff4 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000af8:	bf0c      	ite	eq
 8000afa:	2001      	moveq	r0, #1
 8000afc:	2000      	movne	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmplt>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffea 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b0c:	bf34      	ite	cc
 8000b0e:	2001      	movcc	r0, #1
 8000b10:	2000      	movcs	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmple>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffe0 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpge>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffce 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b34:	bf94      	ite	ls
 8000b36:	2001      	movls	r0, #1
 8000b38:	2000      	movhi	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpgt>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffc4 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b48:	bf34      	ite	cc
 8000b4a:	2001      	movcc	r0, #1
 8000b4c:	2000      	movcs	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpun>:
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x10>
 8000b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b62:	d10a      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x20>
 8000b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0001 	mov.w	r0, #1
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2iz>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b88:	d215      	bcs.n	8000bb6 <__aeabi_d2iz+0x36>
 8000b8a:	d511      	bpl.n	8000bb0 <__aeabi_d2iz+0x30>
 8000b8c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b94:	d912      	bls.n	8000bbc <__aeabi_d2iz+0x3c>
 8000b96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d105      	bne.n	8000bc8 <__aeabi_d2iz+0x48>
 8000bbc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc0:	bf08      	it	eq
 8000bc2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_d2f>:
 8000bd0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd8:	bf24      	itt	cs
 8000bda:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bde:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000be2:	d90d      	bls.n	8000c00 <__aeabi_d2f+0x30>
 8000be4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bec:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bf4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf8:	bf08      	it	eq
 8000bfa:	f020 0001 	biceq.w	r0, r0, #1
 8000bfe:	4770      	bx	lr
 8000c00:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c04:	d121      	bne.n	8000c4a <__aeabi_d2f+0x7a>
 8000c06:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c0a:	bfbc      	itt	lt
 8000c0c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c10:	4770      	bxlt	lr
 8000c12:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c16:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c1a:	f1c2 0218 	rsb	r2, r2, #24
 8000c1e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c22:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c26:	fa20 f002 	lsr.w	r0, r0, r2
 8000c2a:	bf18      	it	ne
 8000c2c:	f040 0001 	orrne.w	r0, r0, #1
 8000c30:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c34:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c38:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c3c:	ea40 000c 	orr.w	r0, r0, ip
 8000c40:	fa23 f302 	lsr.w	r3, r3, r2
 8000c44:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c48:	e7cc      	b.n	8000be4 <__aeabi_d2f+0x14>
 8000c4a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4e:	d107      	bne.n	8000c60 <__aeabi_d2f+0x90>
 8000c50:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c54:	bf1e      	ittt	ne
 8000c56:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c5a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c5e:	4770      	bxne	lr
 8000c60:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c64:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c68:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop

08000c70 <__aeabi_uldivmod>:
 8000c70:	b953      	cbnz	r3, 8000c88 <__aeabi_uldivmod+0x18>
 8000c72:	b94a      	cbnz	r2, 8000c88 <__aeabi_uldivmod+0x18>
 8000c74:	2900      	cmp	r1, #0
 8000c76:	bf08      	it	eq
 8000c78:	2800      	cmpeq	r0, #0
 8000c7a:	bf1c      	itt	ne
 8000c7c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c80:	f04f 30ff 	movne.w	r0, #4294967295
 8000c84:	f000 b9b0 	b.w	8000fe8 <__aeabi_idiv0>
 8000c88:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c8c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c90:	f000 f806 	bl	8000ca0 <__udivmoddi4>
 8000c94:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c9c:	b004      	add	sp, #16
 8000c9e:	4770      	bx	lr

08000ca0 <__udivmoddi4>:
 8000ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ca4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000ca6:	4688      	mov	r8, r1
 8000ca8:	4604      	mov	r4, r0
 8000caa:	468e      	mov	lr, r1
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d14a      	bne.n	8000d46 <__udivmoddi4+0xa6>
 8000cb0:	428a      	cmp	r2, r1
 8000cb2:	4617      	mov	r7, r2
 8000cb4:	d95f      	bls.n	8000d76 <__udivmoddi4+0xd6>
 8000cb6:	fab2 f682 	clz	r6, r2
 8000cba:	b14e      	cbz	r6, 8000cd0 <__udivmoddi4+0x30>
 8000cbc:	f1c6 0320 	rsb	r3, r6, #32
 8000cc0:	fa01 fe06 	lsl.w	lr, r1, r6
 8000cc4:	40b7      	lsls	r7, r6
 8000cc6:	40b4      	lsls	r4, r6
 8000cc8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ccc:	ea43 0e0e 	orr.w	lr, r3, lr
 8000cd0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cd4:	fa1f fc87 	uxth.w	ip, r7
 8000cd8:	0c23      	lsrs	r3, r4, #16
 8000cda:	fbbe f1f8 	udiv	r1, lr, r8
 8000cde:	fb08 ee11 	mls	lr, r8, r1, lr
 8000ce2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ce6:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000cea:	429a      	cmp	r2, r3
 8000cec:	d907      	bls.n	8000cfe <__udivmoddi4+0x5e>
 8000cee:	18fb      	adds	r3, r7, r3
 8000cf0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cf4:	d202      	bcs.n	8000cfc <__udivmoddi4+0x5c>
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	f200 8154 	bhi.w	8000fa4 <__udivmoddi4+0x304>
 8000cfc:	4601      	mov	r1, r0
 8000cfe:	1a9b      	subs	r3, r3, r2
 8000d00:	b2a2      	uxth	r2, r4
 8000d02:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d06:	fb08 3310 	mls	r3, r8, r0, r3
 8000d0a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d0e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d12:	4594      	cmp	ip, r2
 8000d14:	d90b      	bls.n	8000d2e <__udivmoddi4+0x8e>
 8000d16:	18ba      	adds	r2, r7, r2
 8000d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1c:	bf2c      	ite	cs
 8000d1e:	2401      	movcs	r4, #1
 8000d20:	2400      	movcc	r4, #0
 8000d22:	4594      	cmp	ip, r2
 8000d24:	d902      	bls.n	8000d2c <__udivmoddi4+0x8c>
 8000d26:	2c00      	cmp	r4, #0
 8000d28:	f000 813f 	beq.w	8000faa <__udivmoddi4+0x30a>
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d32:	eba2 020c 	sub.w	r2, r2, ip
 8000d36:	2100      	movs	r1, #0
 8000d38:	b11d      	cbz	r5, 8000d42 <__udivmoddi4+0xa2>
 8000d3a:	40f2      	lsrs	r2, r6
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	e9c5 2300 	strd	r2, r3, [r5]
 8000d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d46:	428b      	cmp	r3, r1
 8000d48:	d905      	bls.n	8000d56 <__udivmoddi4+0xb6>
 8000d4a:	b10d      	cbz	r5, 8000d50 <__udivmoddi4+0xb0>
 8000d4c:	e9c5 0100 	strd	r0, r1, [r5]
 8000d50:	2100      	movs	r1, #0
 8000d52:	4608      	mov	r0, r1
 8000d54:	e7f5      	b.n	8000d42 <__udivmoddi4+0xa2>
 8000d56:	fab3 f183 	clz	r1, r3
 8000d5a:	2900      	cmp	r1, #0
 8000d5c:	d14e      	bne.n	8000dfc <__udivmoddi4+0x15c>
 8000d5e:	4543      	cmp	r3, r8
 8000d60:	f0c0 8112 	bcc.w	8000f88 <__udivmoddi4+0x2e8>
 8000d64:	4282      	cmp	r2, r0
 8000d66:	f240 810f 	bls.w	8000f88 <__udivmoddi4+0x2e8>
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	2d00      	cmp	r5, #0
 8000d6e:	d0e8      	beq.n	8000d42 <__udivmoddi4+0xa2>
 8000d70:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d74:	e7e5      	b.n	8000d42 <__udivmoddi4+0xa2>
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	f000 80ac 	beq.w	8000ed4 <__udivmoddi4+0x234>
 8000d7c:	fab2 f682 	clz	r6, r2
 8000d80:	2e00      	cmp	r6, #0
 8000d82:	f040 80bb 	bne.w	8000efc <__udivmoddi4+0x25c>
 8000d86:	1a8b      	subs	r3, r1, r2
 8000d88:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000d8c:	b2bc      	uxth	r4, r7
 8000d8e:	2101      	movs	r1, #1
 8000d90:	0c02      	lsrs	r2, r0, #16
 8000d92:	b280      	uxth	r0, r0
 8000d94:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d98:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d9c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000da0:	fb04 f20c 	mul.w	r2, r4, ip
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d90e      	bls.n	8000dc6 <__udivmoddi4+0x126>
 8000da8:	18fb      	adds	r3, r7, r3
 8000daa:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dae:	bf2c      	ite	cs
 8000db0:	f04f 0901 	movcs.w	r9, #1
 8000db4:	f04f 0900 	movcc.w	r9, #0
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d903      	bls.n	8000dc4 <__udivmoddi4+0x124>
 8000dbc:	f1b9 0f00 	cmp.w	r9, #0
 8000dc0:	f000 80ec 	beq.w	8000f9c <__udivmoddi4+0x2fc>
 8000dc4:	46c4      	mov	ip, r8
 8000dc6:	1a9b      	subs	r3, r3, r2
 8000dc8:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dcc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000dd0:	fb04 f408 	mul.w	r4, r4, r8
 8000dd4:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000dd8:	4294      	cmp	r4, r2
 8000dda:	d90b      	bls.n	8000df4 <__udivmoddi4+0x154>
 8000ddc:	18ba      	adds	r2, r7, r2
 8000dde:	f108 33ff 	add.w	r3, r8, #4294967295
 8000de2:	bf2c      	ite	cs
 8000de4:	2001      	movcs	r0, #1
 8000de6:	2000      	movcc	r0, #0
 8000de8:	4294      	cmp	r4, r2
 8000dea:	d902      	bls.n	8000df2 <__udivmoddi4+0x152>
 8000dec:	2800      	cmp	r0, #0
 8000dee:	f000 80d1 	beq.w	8000f94 <__udivmoddi4+0x2f4>
 8000df2:	4698      	mov	r8, r3
 8000df4:	1b12      	subs	r2, r2, r4
 8000df6:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000dfa:	e79d      	b.n	8000d38 <__udivmoddi4+0x98>
 8000dfc:	f1c1 0620 	rsb	r6, r1, #32
 8000e00:	408b      	lsls	r3, r1
 8000e02:	fa08 f401 	lsl.w	r4, r8, r1
 8000e06:	fa00 f901 	lsl.w	r9, r0, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	fa28 f806 	lsr.w	r8, r8, r6
 8000e12:	408a      	lsls	r2, r1
 8000e14:	431f      	orrs	r7, r3
 8000e16:	fa20 f306 	lsr.w	r3, r0, r6
 8000e1a:	0c38      	lsrs	r0, r7, #16
 8000e1c:	4323      	orrs	r3, r4
 8000e1e:	fa1f fc87 	uxth.w	ip, r7
 8000e22:	0c1c      	lsrs	r4, r3, #16
 8000e24:	fbb8 fef0 	udiv	lr, r8, r0
 8000e28:	fb00 881e 	mls	r8, r0, lr, r8
 8000e2c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000e30:	fb0e f80c 	mul.w	r8, lr, ip
 8000e34:	45a0      	cmp	r8, r4
 8000e36:	d90e      	bls.n	8000e56 <__udivmoddi4+0x1b6>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e3e:	bf2c      	ite	cs
 8000e40:	f04f 0b01 	movcs.w	fp, #1
 8000e44:	f04f 0b00 	movcc.w	fp, #0
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	d903      	bls.n	8000e54 <__udivmoddi4+0x1b4>
 8000e4c:	f1bb 0f00 	cmp.w	fp, #0
 8000e50:	f000 80b8 	beq.w	8000fc4 <__udivmoddi4+0x324>
 8000e54:	46d6      	mov	lr, sl
 8000e56:	eba4 0408 	sub.w	r4, r4, r8
 8000e5a:	fa1f f883 	uxth.w	r8, r3
 8000e5e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e62:	fb00 4413 	mls	r4, r0, r3, r4
 8000e66:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e6a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000e6e:	45a4      	cmp	ip, r4
 8000e70:	d90e      	bls.n	8000e90 <__udivmoddi4+0x1f0>
 8000e72:	193c      	adds	r4, r7, r4
 8000e74:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e78:	bf2c      	ite	cs
 8000e7a:	f04f 0801 	movcs.w	r8, #1
 8000e7e:	f04f 0800 	movcc.w	r8, #0
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d903      	bls.n	8000e8e <__udivmoddi4+0x1ee>
 8000e86:	f1b8 0f00 	cmp.w	r8, #0
 8000e8a:	f000 809f 	beq.w	8000fcc <__udivmoddi4+0x32c>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e94:	eba4 040c 	sub.w	r4, r4, ip
 8000e98:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e9c:	4564      	cmp	r4, ip
 8000e9e:	4673      	mov	r3, lr
 8000ea0:	46e0      	mov	r8, ip
 8000ea2:	d302      	bcc.n	8000eaa <__udivmoddi4+0x20a>
 8000ea4:	d107      	bne.n	8000eb6 <__udivmoddi4+0x216>
 8000ea6:	45f1      	cmp	r9, lr
 8000ea8:	d205      	bcs.n	8000eb6 <__udivmoddi4+0x216>
 8000eaa:	ebbe 0302 	subs.w	r3, lr, r2
 8000eae:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb2:	3801      	subs	r0, #1
 8000eb4:	46e0      	mov	r8, ip
 8000eb6:	b15d      	cbz	r5, 8000ed0 <__udivmoddi4+0x230>
 8000eb8:	ebb9 0203 	subs.w	r2, r9, r3
 8000ebc:	eb64 0408 	sbc.w	r4, r4, r8
 8000ec0:	fa04 f606 	lsl.w	r6, r4, r6
 8000ec4:	fa22 f301 	lsr.w	r3, r2, r1
 8000ec8:	40cc      	lsrs	r4, r1
 8000eca:	431e      	orrs	r6, r3
 8000ecc:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	e736      	b.n	8000d42 <__udivmoddi4+0xa2>
 8000ed4:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ed8:	0c01      	lsrs	r1, r0, #16
 8000eda:	4614      	mov	r4, r2
 8000edc:	b280      	uxth	r0, r0
 8000ede:	4696      	mov	lr, r2
 8000ee0:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	4690      	mov	r8, r2
 8000ee8:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000eec:	4610      	mov	r0, r2
 8000eee:	fbb1 f1f2 	udiv	r1, r1, r2
 8000ef2:	eba3 0308 	sub.w	r3, r3, r8
 8000ef6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000efa:	e74b      	b.n	8000d94 <__udivmoddi4+0xf4>
 8000efc:	40b7      	lsls	r7, r6
 8000efe:	f1c6 0320 	rsb	r3, r6, #32
 8000f02:	fa01 f206 	lsl.w	r2, r1, r6
 8000f06:	fa21 f803 	lsr.w	r8, r1, r3
 8000f0a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f0e:	fa20 f303 	lsr.w	r3, r0, r3
 8000f12:	b2bc      	uxth	r4, r7
 8000f14:	40b0      	lsls	r0, r6
 8000f16:	4313      	orrs	r3, r2
 8000f18:	0c02      	lsrs	r2, r0, #16
 8000f1a:	0c19      	lsrs	r1, r3, #16
 8000f1c:	b280      	uxth	r0, r0
 8000f1e:	fbb8 f9fe 	udiv	r9, r8, lr
 8000f22:	fb0e 8819 	mls	r8, lr, r9, r8
 8000f26:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f2a:	fb09 f804 	mul.w	r8, r9, r4
 8000f2e:	4588      	cmp	r8, r1
 8000f30:	d951      	bls.n	8000fd6 <__udivmoddi4+0x336>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f109 3cff 	add.w	ip, r9, #4294967295
 8000f38:	bf2c      	ite	cs
 8000f3a:	f04f 0a01 	movcs.w	sl, #1
 8000f3e:	f04f 0a00 	movcc.w	sl, #0
 8000f42:	4588      	cmp	r8, r1
 8000f44:	d902      	bls.n	8000f4c <__udivmoddi4+0x2ac>
 8000f46:	f1ba 0f00 	cmp.w	sl, #0
 8000f4a:	d031      	beq.n	8000fb0 <__udivmoddi4+0x310>
 8000f4c:	eba1 0108 	sub.w	r1, r1, r8
 8000f50:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f54:	fb09 f804 	mul.w	r8, r9, r4
 8000f58:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f62:	4543      	cmp	r3, r8
 8000f64:	d235      	bcs.n	8000fd2 <__udivmoddi4+0x332>
 8000f66:	18fb      	adds	r3, r7, r3
 8000f68:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f6c:	bf2c      	ite	cs
 8000f6e:	f04f 0a01 	movcs.w	sl, #1
 8000f72:	f04f 0a00 	movcc.w	sl, #0
 8000f76:	4543      	cmp	r3, r8
 8000f78:	d2bb      	bcs.n	8000ef2 <__udivmoddi4+0x252>
 8000f7a:	f1ba 0f00 	cmp.w	sl, #0
 8000f7e:	d1b8      	bne.n	8000ef2 <__udivmoddi4+0x252>
 8000f80:	f1a9 0102 	sub.w	r1, r9, #2
 8000f84:	443b      	add	r3, r7
 8000f86:	e7b4      	b.n	8000ef2 <__udivmoddi4+0x252>
 8000f88:	1a84      	subs	r4, r0, r2
 8000f8a:	eb68 0203 	sbc.w	r2, r8, r3
 8000f8e:	2001      	movs	r0, #1
 8000f90:	4696      	mov	lr, r2
 8000f92:	e6eb      	b.n	8000d6c <__udivmoddi4+0xcc>
 8000f94:	443a      	add	r2, r7
 8000f96:	f1a8 0802 	sub.w	r8, r8, #2
 8000f9a:	e72b      	b.n	8000df4 <__udivmoddi4+0x154>
 8000f9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa0:	443b      	add	r3, r7
 8000fa2:	e710      	b.n	8000dc6 <__udivmoddi4+0x126>
 8000fa4:	3902      	subs	r1, #2
 8000fa6:	443b      	add	r3, r7
 8000fa8:	e6a9      	b.n	8000cfe <__udivmoddi4+0x5e>
 8000faa:	443a      	add	r2, r7
 8000fac:	3802      	subs	r0, #2
 8000fae:	e6be      	b.n	8000d2e <__udivmoddi4+0x8e>
 8000fb0:	eba7 0808 	sub.w	r8, r7, r8
 8000fb4:	f1a9 0c02 	sub.w	ip, r9, #2
 8000fb8:	4441      	add	r1, r8
 8000fba:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fbe:	fb09 f804 	mul.w	r8, r9, r4
 8000fc2:	e7c9      	b.n	8000f58 <__udivmoddi4+0x2b8>
 8000fc4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fc8:	443c      	add	r4, r7
 8000fca:	e744      	b.n	8000e56 <__udivmoddi4+0x1b6>
 8000fcc:	3b02      	subs	r3, #2
 8000fce:	443c      	add	r4, r7
 8000fd0:	e75e      	b.n	8000e90 <__udivmoddi4+0x1f0>
 8000fd2:	4649      	mov	r1, r9
 8000fd4:	e78d      	b.n	8000ef2 <__udivmoddi4+0x252>
 8000fd6:	eba1 0108 	sub.w	r1, r1, r8
 8000fda:	46cc      	mov	ip, r9
 8000fdc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe0:	fb09 f804 	mul.w	r8, r9, r4
 8000fe4:	e7b8      	b.n	8000f58 <__udivmoddi4+0x2b8>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	0000      	movs	r0, r0
	...

08000ff0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff6:	f000 ff49 	bl	8001e8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ffa:	f000 f9a3 	bl	8001344 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ffe:	f000 fadb 	bl	80015b8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001002:	f000 fa01 	bl	8001408 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001006:	f000 fa3f 	bl	8001488 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800100a:	f000 fa89 	bl	8001520 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  datos.startMeasure=false;
 800100e:	4bb2      	ldr	r3, [pc, #712]	@ (80012d8 <main+0x2e8>)
 8001010:	2200      	movs	r2, #0
 8001012:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  datos.x_axis=0;
 8001016:	4bb0      	ldr	r3, [pc, #704]	@ (80012d8 <main+0x2e8>)
 8001018:	f04f 0200 	mov.w	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
  datos.y_axis=0;
 800101e:	4bae      	ldr	r3, [pc, #696]	@ (80012d8 <main+0x2e8>)
 8001020:	f04f 0200 	mov.w	r2, #0
 8001024:	605a      	str	r2, [r3, #4]
  datos.z_axis=0;
 8001026:	4bac      	ldr	r3, [pc, #688]	@ (80012d8 <main+0x2e8>)
 8001028:	f04f 0200 	mov.w	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  datos.acelX_filtrada=0;
 800102e:	4baa      	ldr	r3, [pc, #680]	@ (80012d8 <main+0x2e8>)
 8001030:	f04f 0200 	mov.w	r2, #0
 8001034:	60da      	str	r2, [r3, #12]
  datos.acelY_filtrada=0;
 8001036:	4ba8      	ldr	r3, [pc, #672]	@ (80012d8 <main+0x2e8>)
 8001038:	f04f 0200 	mov.w	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  datos.acelZ_filtrada=0;
 800103e:	4ba6      	ldr	r3, [pc, #664]	@ (80012d8 <main+0x2e8>)
 8001040:	f04f 0200 	mov.w	r2, #0
 8001044:	615a      	str	r2, [r3, #20]
  datos.deltaX=0;
 8001046:	4ba4      	ldr	r3, [pc, #656]	@ (80012d8 <main+0x2e8>)
 8001048:	f04f 0200 	mov.w	r2, #0
 800104c:	619a      	str	r2, [r3, #24]
  datos.deltaY=0;
 800104e:	4ba2      	ldr	r3, [pc, #648]	@ (80012d8 <main+0x2e8>)
 8001050:	f04f 0200 	mov.w	r2, #0
 8001054:	61da      	str	r2, [r3, #28]
  datos.deltaZ=0;
 8001056:	4ba0      	ldr	r3, [pc, #640]	@ (80012d8 <main+0x2e8>)
 8001058:	f04f 0200 	mov.w	r2, #0
 800105c:	621a      	str	r2, [r3, #32]
  datos.prevX=0;
 800105e:	4b9e      	ldr	r3, [pc, #632]	@ (80012d8 <main+0x2e8>)
 8001060:	f04f 0200 	mov.w	r2, #0
 8001064:	625a      	str	r2, [r3, #36]	@ 0x24
  datos.prevY=0;
 8001066:	4b9c      	ldr	r3, [pc, #624]	@ (80012d8 <main+0x2e8>)
 8001068:	f04f 0200 	mov.w	r2, #0
 800106c:	629a      	str	r2, [r3, #40]	@ 0x28


  //confirmacion de que existe acelerometro
  HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DEVID, 1, &acelerometro.ID, 1, 100);
 800106e:	2364      	movs	r3, #100	@ 0x64
 8001070:	9302      	str	r3, [sp, #8]
 8001072:	2301      	movs	r3, #1
 8001074:	9301      	str	r3, [sp, #4]
 8001076:	4b99      	ldr	r3, [pc, #612]	@ (80012dc <main+0x2ec>)
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	2301      	movs	r3, #1
 800107c:	2200      	movs	r2, #0
 800107e:	21a6      	movs	r1, #166	@ 0xa6
 8001080:	4897      	ldr	r0, [pc, #604]	@ (80012e0 <main+0x2f0>)
 8001082:	f001 fc6f 	bl	8002964 <HAL_I2C_Mem_Read>
  if (acelerometro.ID==0xE5) {
 8001086:	4b95      	ldr	r3, [pc, #596]	@ (80012dc <main+0x2ec>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2be5      	cmp	r3, #229	@ 0xe5
 800108c:	d103      	bne.n	8001096 <main+0xa6>
	  acelerometro.deviceReady=true;
 800108e:	4b93      	ldr	r3, [pc, #588]	@ (80012dc <main+0x2ec>)
 8001090:	2201      	movs	r2, #1
 8001092:	705a      	strb	r2, [r3, #1]
 8001094:	e002      	b.n	800109c <main+0xac>
  } else{
	  acelerometro.deviceReady=false;
 8001096:	4b91      	ldr	r3, [pc, #580]	@ (80012dc <main+0x2ec>)
 8001098:	2200      	movs	r2, #0
 800109a:	705a      	strb	r2, [r3, #1]
  }

  //configuracion de acelerometro
  if(acelerometro.deviceReady){
 800109c:	4b8f      	ldr	r3, [pc, #572]	@ (80012dc <main+0x2ec>)
 800109e:	785b      	ldrb	r3, [r3, #1]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <main+0xb8>
	  ADXL_Init();
 80010a4:	f000 faec 	bl	8001680 <ADXL_Init>
  {
	  //obtencion de datos crudos
	    uint8_t buffer[2];

	    // Leer X
	    HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAX0, 1, buffer, 2, 100);
 80010a8:	2364      	movs	r3, #100	@ 0x64
 80010aa:	9302      	str	r3, [sp, #8]
 80010ac:	2302      	movs	r3, #2
 80010ae:	9301      	str	r3, [sp, #4]
 80010b0:	463b      	mov	r3, r7
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	2301      	movs	r3, #1
 80010b6:	2232      	movs	r2, #50	@ 0x32
 80010b8:	21a6      	movs	r1, #166	@ 0xa6
 80010ba:	4889      	ldr	r0, [pc, #548]	@ (80012e0 <main+0x2f0>)
 80010bc:	f001 fc52 	bl	8002964 <HAL_I2C_Mem_Read>
	    acelerometro.rawX = (buffer[1] << 8 | buffer[0]);
 80010c0:	787b      	ldrb	r3, [r7, #1]
 80010c2:	b21b      	sxth	r3, r3
 80010c4:	021b      	lsls	r3, r3, #8
 80010c6:	b21a      	sxth	r2, r3
 80010c8:	783b      	ldrb	r3, [r7, #0]
 80010ca:	b21b      	sxth	r3, r3
 80010cc:	4313      	orrs	r3, r2
 80010ce:	b21a      	sxth	r2, r3
 80010d0:	4b82      	ldr	r3, [pc, #520]	@ (80012dc <main+0x2ec>)
 80010d2:	815a      	strh	r2, [r3, #10]

	    // Leer Y
	    HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAY0, 1, buffer, 2, 100);
 80010d4:	2364      	movs	r3, #100	@ 0x64
 80010d6:	9302      	str	r3, [sp, #8]
 80010d8:	2302      	movs	r3, #2
 80010da:	9301      	str	r3, [sp, #4]
 80010dc:	463b      	mov	r3, r7
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	2301      	movs	r3, #1
 80010e2:	2234      	movs	r2, #52	@ 0x34
 80010e4:	21a6      	movs	r1, #166	@ 0xa6
 80010e6:	487e      	ldr	r0, [pc, #504]	@ (80012e0 <main+0x2f0>)
 80010e8:	f001 fc3c 	bl	8002964 <HAL_I2C_Mem_Read>
	    acelerometro.rawY =(buffer[1] << 8 | buffer[0]);
 80010ec:	787b      	ldrb	r3, [r7, #1]
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	021b      	lsls	r3, r3, #8
 80010f2:	b21a      	sxth	r2, r3
 80010f4:	783b      	ldrb	r3, [r7, #0]
 80010f6:	b21b      	sxth	r3, r3
 80010f8:	4313      	orrs	r3, r2
 80010fa:	b21a      	sxth	r2, r3
 80010fc:	4b77      	ldr	r3, [pc, #476]	@ (80012dc <main+0x2ec>)
 80010fe:	819a      	strh	r2, [r3, #12]

	    //Leer Z
	    HAL_I2C_Mem_Read(&hi2c1, ADXL345_ADDR, REG_DATAZ0, 1, buffer, 2, 100);
 8001100:	2364      	movs	r3, #100	@ 0x64
 8001102:	9302      	str	r3, [sp, #8]
 8001104:	2302      	movs	r3, #2
 8001106:	9301      	str	r3, [sp, #4]
 8001108:	463b      	mov	r3, r7
 800110a:	9300      	str	r3, [sp, #0]
 800110c:	2301      	movs	r3, #1
 800110e:	2236      	movs	r2, #54	@ 0x36
 8001110:	21a6      	movs	r1, #166	@ 0xa6
 8001112:	4873      	ldr	r0, [pc, #460]	@ (80012e0 <main+0x2f0>)
 8001114:	f001 fc26 	bl	8002964 <HAL_I2C_Mem_Read>
	    acelerometro.rawZ = (buffer[1] << 8 | buffer[0]);
 8001118:	787b      	ldrb	r3, [r7, #1]
 800111a:	b21b      	sxth	r3, r3
 800111c:	021b      	lsls	r3, r3, #8
 800111e:	b21a      	sxth	r2, r3
 8001120:	783b      	ldrb	r3, [r7, #0]
 8001122:	b21b      	sxth	r3, r3
 8001124:	4313      	orrs	r3, r2
 8001126:	b21a      	sxth	r2, r3
 8001128:	4b6c      	ldr	r3, [pc, #432]	@ (80012dc <main+0x2ec>)
 800112a:	81da      	strh	r2, [r3, #14]

	    Value_Conversion();
 800112c:	f000 fae4 	bl	80016f8 <Value_Conversion>
	    Send_USART();
 8001130:	f000 fb28 	bl	8001784 <Send_USART>

	    datos.acelX_filtrada = filtroSuavizado(datos.x_axis, datos.acelX_filtrada);
 8001134:	4b68      	ldr	r3, [pc, #416]	@ (80012d8 <main+0x2e8>)
 8001136:	edd3 7a00 	vldr	s15, [r3]
 800113a:	4b67      	ldr	r3, [pc, #412]	@ (80012d8 <main+0x2e8>)
 800113c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001140:	eef0 0a47 	vmov.f32	s1, s14
 8001144:	eeb0 0a67 	vmov.f32	s0, s15
 8001148:	f000 fb5e 	bl	8001808 <filtroSuavizado>
 800114c:	eef0 7a40 	vmov.f32	s15, s0
 8001150:	4b61      	ldr	r3, [pc, #388]	@ (80012d8 <main+0x2e8>)
 8001152:	edc3 7a03 	vstr	s15, [r3, #12]
	    datos.acelY_filtrada = filtroSuavizado(datos.y_axis, datos.acelY_filtrada);
 8001156:	4b60      	ldr	r3, [pc, #384]	@ (80012d8 <main+0x2e8>)
 8001158:	edd3 7a01 	vldr	s15, [r3, #4]
 800115c:	4b5e      	ldr	r3, [pc, #376]	@ (80012d8 <main+0x2e8>)
 800115e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001162:	eef0 0a47 	vmov.f32	s1, s14
 8001166:	eeb0 0a67 	vmov.f32	s0, s15
 800116a:	f000 fb4d 	bl	8001808 <filtroSuavizado>
 800116e:	eef0 7a40 	vmov.f32	s15, s0
 8001172:	4b59      	ldr	r3, [pc, #356]	@ (80012d8 <main+0x2e8>)
 8001174:	edc3 7a04 	vstr	s15, [r3, #16]
	    datos.acelZ_filtrada = filtroSuavizado(datos.z_axis, datos.acelZ_filtrada);
 8001178:	4b57      	ldr	r3, [pc, #348]	@ (80012d8 <main+0x2e8>)
 800117a:	edd3 7a02 	vldr	s15, [r3, #8]
 800117e:	4b56      	ldr	r3, [pc, #344]	@ (80012d8 <main+0x2e8>)
 8001180:	ed93 7a05 	vldr	s14, [r3, #20]
 8001184:	eef0 0a47 	vmov.f32	s1, s14
 8001188:	eeb0 0a67 	vmov.f32	s0, s15
 800118c:	f000 fb3c 	bl	8001808 <filtroSuavizado>
 8001190:	eef0 7a40 	vmov.f32	s15, s0
 8001194:	4b50      	ldr	r3, [pc, #320]	@ (80012d8 <main+0x2e8>)
 8001196:	edc3 7a05 	vstr	s15, [r3, #20]


	    // Calcular deltas
	    datos.deltaX = datos.acelX_filtrada - datos.prevX;
 800119a:	4b4f      	ldr	r3, [pc, #316]	@ (80012d8 <main+0x2e8>)
 800119c:	ed93 7a03 	vldr	s14, [r3, #12]
 80011a0:	4b4d      	ldr	r3, [pc, #308]	@ (80012d8 <main+0x2e8>)
 80011a2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80011a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011aa:	4b4b      	ldr	r3, [pc, #300]	@ (80012d8 <main+0x2e8>)
 80011ac:	edc3 7a06 	vstr	s15, [r3, #24]
	    datos.deltaY = datos.acelY_filtrada - datos.prevY;
 80011b0:	4b49      	ldr	r3, [pc, #292]	@ (80012d8 <main+0x2e8>)
 80011b2:	ed93 7a04 	vldr	s14, [r3, #16]
 80011b6:	4b48      	ldr	r3, [pc, #288]	@ (80012d8 <main+0x2e8>)
 80011b8:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80011bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011c0:	4b45      	ldr	r3, [pc, #276]	@ (80012d8 <main+0x2e8>)
 80011c2:	edc3 7a07 	vstr	s15, [r3, #28]

	    datos.prevX = datos.acelX_filtrada;
 80011c6:	4b44      	ldr	r3, [pc, #272]	@ (80012d8 <main+0x2e8>)
 80011c8:	68db      	ldr	r3, [r3, #12]
 80011ca:	4a43      	ldr	r2, [pc, #268]	@ (80012d8 <main+0x2e8>)
 80011cc:	6253      	str	r3, [r2, #36]	@ 0x24
	    datos.prevY = datos.acelY_filtrada;
 80011ce:	4b42      	ldr	r3, [pc, #264]	@ (80012d8 <main+0x2e8>)
 80011d0:	691b      	ldr	r3, [r3, #16]
 80011d2:	4a41      	ldr	r2, [pc, #260]	@ (80012d8 <main+0x2e8>)
 80011d4:	6293      	str	r3, [r2, #40]	@ 0x28

	    // Magnitud lateral (evitar gravedad)
	    float magnitudLateral = sqrt(datos.deltaX*datos.deltaX + datos.deltaY*datos.deltaY);
 80011d6:	4b40      	ldr	r3, [pc, #256]	@ (80012d8 <main+0x2e8>)
 80011d8:	ed93 7a06 	vldr	s14, [r3, #24]
 80011dc:	4b3e      	ldr	r3, [pc, #248]	@ (80012d8 <main+0x2e8>)
 80011de:	edd3 7a06 	vldr	s15, [r3, #24]
 80011e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011e6:	4b3c      	ldr	r3, [pc, #240]	@ (80012d8 <main+0x2e8>)
 80011e8:	edd3 6a07 	vldr	s13, [r3, #28]
 80011ec:	4b3a      	ldr	r3, [pc, #232]	@ (80012d8 <main+0x2e8>)
 80011ee:	edd3 7a07 	vldr	s15, [r3, #28]
 80011f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011fa:	ee17 0a90 	vmov	r0, s15
 80011fe:	f7ff f9b7 	bl	8000570 <__aeabi_f2d>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	ec43 2b10 	vmov	d0, r2, r3
 800120a:	f008 fc77 	bl	8009afc <sqrt>
 800120e:	ec53 2b10 	vmov	r2, r3, d0
 8001212:	4610      	mov	r0, r2
 8001214:	4619      	mov	r1, r3
 8001216:	f7ff fcdb 	bl	8000bd0 <__aeabi_d2f>
 800121a:	4603      	mov	r3, r0
 800121c:	607b      	str	r3, [r7, #4]

	    // Deteccin
	    if (magnitudLateral > 0.01 && magnitudLateral < 0.03) {
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f7ff f9a6 	bl	8000570 <__aeabi_f2d>
 8001224:	a326      	add	r3, pc, #152	@ (adr r3, 80012c0 <main+0x2d0>)
 8001226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122a:	f7ff fc89 	bl	8000b40 <__aeabi_dcmpgt>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d01b      	beq.n	800126c <main+0x27c>
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f7ff f99b 	bl	8000570 <__aeabi_f2d>
 800123a:	a323      	add	r3, pc, #140	@ (adr r3, 80012c8 <main+0x2d8>)
 800123c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001240:	f7ff fc60 	bl	8000b04 <__aeabi_dcmplt>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d010      	beq.n	800126c <main+0x27c>
	        snprintf((char*)tx.bytes, sizeof(tx.bytes), "Temblor leve detectado\r\n");
 800124a:	4a26      	ldr	r2, [pc, #152]	@ (80012e4 <main+0x2f4>)
 800124c:	2164      	movs	r1, #100	@ 0x64
 800124e:	4826      	ldr	r0, [pc, #152]	@ (80012e8 <main+0x2f8>)
 8001250:	f006 faf0 	bl	8007834 <sniprintf>
	        HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001254:	4824      	ldr	r0, [pc, #144]	@ (80012e8 <main+0x2f8>)
 8001256:	f7ff f81f 	bl	8000298 <strlen>
 800125a:	4603      	mov	r3, r0
 800125c:	b29a      	uxth	r2, r3
 800125e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001262:	4921      	ldr	r1, [pc, #132]	@ (80012e8 <main+0x2f8>)
 8001264:	4821      	ldr	r0, [pc, #132]	@ (80012ec <main+0x2fc>)
 8001266:	f005 f88d 	bl	8006384 <HAL_UART_Transmit>
	    if (magnitudLateral > 0.01 && magnitudLateral < 0.03) {
 800126a:	e05e      	b.n	800132a <main+0x33a>
	    }

	    else if (magnitudLateral >= 0.03 && magnitudLateral < 0.06) {
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff f97f 	bl	8000570 <__aeabi_f2d>
 8001272:	a315      	add	r3, pc, #84	@ (adr r3, 80012c8 <main+0x2d8>)
 8001274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001278:	f7ff fc58 	bl	8000b2c <__aeabi_dcmpge>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d038      	beq.n	80012f4 <main+0x304>
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f7ff f974 	bl	8000570 <__aeabi_f2d>
 8001288:	a311      	add	r3, pc, #68	@ (adr r3, 80012d0 <main+0x2e0>)
 800128a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128e:	f7ff fc39 	bl	8000b04 <__aeabi_dcmplt>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d02d      	beq.n	80012f4 <main+0x304>
	    	        snprintf((char*)tx.bytes, sizeof(tx.bytes), "Temblor fuerte detectado\r\n");
 8001298:	4a15      	ldr	r2, [pc, #84]	@ (80012f0 <main+0x300>)
 800129a:	2164      	movs	r1, #100	@ 0x64
 800129c:	4812      	ldr	r0, [pc, #72]	@ (80012e8 <main+0x2f8>)
 800129e:	f006 fac9 	bl	8007834 <sniprintf>
	    	        HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 80012a2:	4811      	ldr	r0, [pc, #68]	@ (80012e8 <main+0x2f8>)
 80012a4:	f7fe fff8 	bl	8000298 <strlen>
 80012a8:	4603      	mov	r3, r0
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012b0:	490d      	ldr	r1, [pc, #52]	@ (80012e8 <main+0x2f8>)
 80012b2:	480e      	ldr	r0, [pc, #56]	@ (80012ec <main+0x2fc>)
 80012b4:	f005 f866 	bl	8006384 <HAL_UART_Transmit>
	    else if (magnitudLateral >= 0.03 && magnitudLateral < 0.06) {
 80012b8:	e037      	b.n	800132a <main+0x33a>
 80012ba:	bf00      	nop
 80012bc:	f3af 8000 	nop.w
 80012c0:	47ae147b 	.word	0x47ae147b
 80012c4:	3f847ae1 	.word	0x3f847ae1
 80012c8:	eb851eb8 	.word	0xeb851eb8
 80012cc:	3f9eb851 	.word	0x3f9eb851
 80012d0:	eb851eb8 	.word	0xeb851eb8
 80012d4:	3faeb851 	.word	0x3faeb851
 80012d8:	200001f0 	.word	0x200001f0
 80012dc:	20000220 	.word	0x20000220
 80012e0:	2000029c 	.word	0x2000029c
 80012e4:	08009d20 	.word	0x08009d20
 80012e8:	20000234 	.word	0x20000234
 80012ec:	20000384 	.word	0x20000384
 80012f0:	08009d3c 	.word	0x08009d3c
	    	    }

	    else if (magnitudLateral >= 0.6) {
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f7ff f93b 	bl	8000570 <__aeabi_f2d>
 80012fa:	a310      	add	r3, pc, #64	@ (adr r3, 800133c <main+0x34c>)
 80012fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001300:	f7ff fc14 	bl	8000b2c <__aeabi_dcmpge>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d00f      	beq.n	800132a <main+0x33a>
	        snprintf((char*)tx.bytes, sizeof(tx.bytes), "Alerta\r\n");
 800130a:	4a09      	ldr	r2, [pc, #36]	@ (8001330 <main+0x340>)
 800130c:	2164      	movs	r1, #100	@ 0x64
 800130e:	4809      	ldr	r0, [pc, #36]	@ (8001334 <main+0x344>)
 8001310:	f006 fa90 	bl	8007834 <sniprintf>
	        HAL_UART_Transmit(&huart3, tx.bytes, strlen((char*)tx.bytes), 1000);
 8001314:	4807      	ldr	r0, [pc, #28]	@ (8001334 <main+0x344>)
 8001316:	f7fe ffbf 	bl	8000298 <strlen>
 800131a:	4603      	mov	r3, r0
 800131c:	b29a      	uxth	r2, r3
 800131e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001322:	4904      	ldr	r1, [pc, #16]	@ (8001334 <main+0x344>)
 8001324:	4804      	ldr	r0, [pc, #16]	@ (8001338 <main+0x348>)
 8001326:	f005 f82d 	bl	8006384 <HAL_UART_Transmit>
  {
 800132a:	e6bd      	b.n	80010a8 <main+0xb8>
 800132c:	f3af 8000 	nop.w
 8001330:	08009d58 	.word	0x08009d58
 8001334:	20000234 	.word	0x20000234
 8001338:	20000384 	.word	0x20000384
 800133c:	33333333 	.word	0x33333333
 8001340:	3fe33333 	.word	0x3fe33333

08001344 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b09c      	sub	sp, #112	@ 0x70
 8001348:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800134a:	f107 0320 	add.w	r3, r7, #32
 800134e:	2250      	movs	r2, #80	@ 0x50
 8001350:	2100      	movs	r1, #0
 8001352:	4618      	mov	r0, r3
 8001354:	f006 fae7 	bl	8007926 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001358:	f107 0308 	add.w	r3, r7, #8
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
 8001368:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800136a:	4b25      	ldr	r3, [pc, #148]	@ (8001400 <SystemClock_Config+0xbc>)
 800136c:	691b      	ldr	r3, [r3, #16]
 800136e:	4a24      	ldr	r2, [pc, #144]	@ (8001400 <SystemClock_Config+0xbc>)
 8001370:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001374:	6113      	str	r3, [r2, #16]
 8001376:	4b22      	ldr	r3, [pc, #136]	@ (8001400 <SystemClock_Config+0xbc>)
 8001378:	691b      	ldr	r3, [r3, #16]
 800137a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001382:	bf00      	nop
 8001384:	4b1e      	ldr	r3, [pc, #120]	@ (8001400 <SystemClock_Config+0xbc>)
 8001386:	695b      	ldr	r3, [r3, #20]
 8001388:	f003 0308 	and.w	r3, r3, #8
 800138c:	2b08      	cmp	r3, #8
 800138e:	d1f9      	bne.n	8001384 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001390:	2302      	movs	r3, #2
 8001392:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001394:	2301      	movs	r3, #1
 8001396:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001398:	2300      	movs	r3, #0
 800139a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800139c:	2340      	movs	r3, #64	@ 0x40
 800139e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013a0:	2300      	movs	r3, #0
 80013a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013a4:	f107 0320 	add.w	r3, r7, #32
 80013a8:	4618      	mov	r0, r3
 80013aa:	f001 ff4f 	bl	800324c <HAL_RCC_OscConfig>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80013b4:	f000 fa60 	bl	8001878 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013b8:	231f      	movs	r3, #31
 80013ba:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013bc:	2300      	movs	r3, #0
 80013be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013c0:	2300      	movs	r3, #0
 80013c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013c4:	2300      	movs	r3, #0
 80013c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013c8:	2300      	movs	r3, #0
 80013ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80013cc:	2300      	movs	r3, #0
 80013ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80013d0:	f107 0308 	add.w	r3, r7, #8
 80013d4:	2103      	movs	r1, #3
 80013d6:	4618      	mov	r0, r3
 80013d8:	f002 fb70 	bl	8003abc <HAL_RCC_ClockConfig>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80013e2:	f000 fa49 	bl	8001878 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_1);
 80013e6:	4b07      	ldr	r3, [pc, #28]	@ (8001404 <SystemClock_Config+0xc0>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80013ee:	4a05      	ldr	r2, [pc, #20]	@ (8001404 <SystemClock_Config+0xc0>)
 80013f0:	f043 0310 	orr.w	r3, r3, #16
 80013f4:	6013      	str	r3, [r2, #0]
}
 80013f6:	bf00      	nop
 80013f8:	3770      	adds	r7, #112	@ 0x70
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	44020800 	.word	0x44020800
 8001404:	40022000 	.word	0x40022000

08001408 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800140c:	4b1b      	ldr	r3, [pc, #108]	@ (800147c <MX_I2C1_Init+0x74>)
 800140e:	4a1c      	ldr	r2, [pc, #112]	@ (8001480 <MX_I2C1_Init+0x78>)
 8001410:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 8001412:	4b1a      	ldr	r3, [pc, #104]	@ (800147c <MX_I2C1_Init+0x74>)
 8001414:	4a1b      	ldr	r2, [pc, #108]	@ (8001484 <MX_I2C1_Init+0x7c>)
 8001416:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001418:	4b18      	ldr	r3, [pc, #96]	@ (800147c <MX_I2C1_Init+0x74>)
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800141e:	4b17      	ldr	r3, [pc, #92]	@ (800147c <MX_I2C1_Init+0x74>)
 8001420:	2201      	movs	r2, #1
 8001422:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001424:	4b15      	ldr	r3, [pc, #84]	@ (800147c <MX_I2C1_Init+0x74>)
 8001426:	2200      	movs	r2, #0
 8001428:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800142a:	4b14      	ldr	r3, [pc, #80]	@ (800147c <MX_I2C1_Init+0x74>)
 800142c:	2200      	movs	r2, #0
 800142e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001430:	4b12      	ldr	r3, [pc, #72]	@ (800147c <MX_I2C1_Init+0x74>)
 8001432:	2200      	movs	r2, #0
 8001434:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001436:	4b11      	ldr	r3, [pc, #68]	@ (800147c <MX_I2C1_Init+0x74>)
 8001438:	2200      	movs	r2, #0
 800143a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800143c:	4b0f      	ldr	r3, [pc, #60]	@ (800147c <MX_I2C1_Init+0x74>)
 800143e:	2200      	movs	r2, #0
 8001440:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001442:	480e      	ldr	r0, [pc, #56]	@ (800147c <MX_I2C1_Init+0x74>)
 8001444:	f001 f8de 	bl	8002604 <HAL_I2C_Init>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800144e:	f000 fa13 	bl	8001878 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001452:	2100      	movs	r1, #0
 8001454:	4809      	ldr	r0, [pc, #36]	@ (800147c <MX_I2C1_Init+0x74>)
 8001456:	f001 fe61 	bl	800311c <HAL_I2CEx_ConfigAnalogFilter>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001460:	f000 fa0a 	bl	8001878 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001464:	2100      	movs	r1, #0
 8001466:	4805      	ldr	r0, [pc, #20]	@ (800147c <MX_I2C1_Init+0x74>)
 8001468:	f001 fea3 	bl	80031b2 <HAL_I2CEx_ConfigDigitalFilter>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001472:	f000 fa01 	bl	8001878 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	2000029c 	.word	0x2000029c
 8001480:	40005400 	.word	0x40005400
 8001484:	10707dbc 	.word	0x10707dbc

08001488 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800148c:	4b22      	ldr	r3, [pc, #136]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 800148e:	4a23      	ldr	r2, [pc, #140]	@ (800151c <MX_USART2_UART_Init+0x94>)
 8001490:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001492:	4b21      	ldr	r3, [pc, #132]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 8001494:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001498:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800149a:	4b1f      	ldr	r3, [pc, #124]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 800149c:	2200      	movs	r2, #0
 800149e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 80014ae:	220c      	movs	r2, #12
 80014b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014b2:	4b19      	ldr	r3, [pc, #100]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014b8:	4b17      	ldr	r3, [pc, #92]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014be:	4b16      	ldr	r3, [pc, #88]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014c4:	4b14      	ldr	r3, [pc, #80]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014ca:	4b13      	ldr	r3, [pc, #76]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014d0:	4811      	ldr	r0, [pc, #68]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 80014d2:	f004 ff07 	bl	80062e4 <HAL_UART_Init>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80014dc:	f000 f9cc 	bl	8001878 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014e0:	2100      	movs	r1, #0
 80014e2:	480d      	ldr	r0, [pc, #52]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 80014e4:	f005 fbc2 	bl	8006c6c <HAL_UARTEx_SetTxFifoThreshold>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80014ee:	f000 f9c3 	bl	8001878 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014f2:	2100      	movs	r1, #0
 80014f4:	4808      	ldr	r0, [pc, #32]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 80014f6:	f005 fbf7 	bl	8006ce8 <HAL_UARTEx_SetRxFifoThreshold>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001500:	f000 f9ba 	bl	8001878 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001504:	4804      	ldr	r0, [pc, #16]	@ (8001518 <MX_USART2_UART_Init+0x90>)
 8001506:	f005 fb78 	bl	8006bfa <HAL_UARTEx_DisableFifoMode>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001510:	f000 f9b2 	bl	8001878 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}
 8001518:	200002f0 	.word	0x200002f0
 800151c:	40004400 	.word	0x40004400

08001520 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001524:	4b22      	ldr	r3, [pc, #136]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 8001526:	4a23      	ldr	r2, [pc, #140]	@ (80015b4 <MX_USART3_UART_Init+0x94>)
 8001528:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800152a:	4b21      	ldr	r3, [pc, #132]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 800152c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001530:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001532:	4b1f      	ldr	r3, [pc, #124]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001538:	4b1d      	ldr	r3, [pc, #116]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 800153a:	2200      	movs	r2, #0
 800153c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800153e:	4b1c      	ldr	r3, [pc, #112]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001544:	4b1a      	ldr	r3, [pc, #104]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 8001546:	220c      	movs	r2, #12
 8001548:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800154a:	4b19      	ldr	r3, [pc, #100]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 800154c:	2200      	movs	r2, #0
 800154e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001550:	4b17      	ldr	r3, [pc, #92]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 8001552:	2200      	movs	r2, #0
 8001554:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001556:	4b16      	ldr	r3, [pc, #88]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 8001558:	2200      	movs	r2, #0
 800155a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800155c:	4b14      	ldr	r3, [pc, #80]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 800155e:	2200      	movs	r2, #0
 8001560:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001562:	4b13      	ldr	r3, [pc, #76]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 8001564:	2200      	movs	r2, #0
 8001566:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001568:	4811      	ldr	r0, [pc, #68]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 800156a:	f004 febb 	bl	80062e4 <HAL_UART_Init>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001574:	f000 f980 	bl	8001878 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001578:	2100      	movs	r1, #0
 800157a:	480d      	ldr	r0, [pc, #52]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 800157c:	f005 fb76 	bl	8006c6c <HAL_UARTEx_SetTxFifoThreshold>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001586:	f000 f977 	bl	8001878 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800158a:	2100      	movs	r1, #0
 800158c:	4808      	ldr	r0, [pc, #32]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 800158e:	f005 fbab 	bl	8006ce8 <HAL_UARTEx_SetRxFifoThreshold>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001598:	f000 f96e 	bl	8001878 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800159c:	4804      	ldr	r0, [pc, #16]	@ (80015b0 <MX_USART3_UART_Init+0x90>)
 800159e:	f005 fb2c 	bl	8006bfa <HAL_UARTEx_DisableFifoMode>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80015a8:	f000 f966 	bl	8001878 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015ac:	bf00      	nop
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20000384 	.word	0x20000384
 80015b4:	40004800 	.word	0x40004800

080015b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b088      	sub	sp, #32
 80015bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015be:	f107 030c 	add.w	r3, r7, #12
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	609a      	str	r2, [r3, #8]
 80015ca:	60da      	str	r2, [r3, #12]
 80015cc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ce:	4b28      	ldr	r3, [pc, #160]	@ (8001670 <MX_GPIO_Init+0xb8>)
 80015d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015d4:	4a26      	ldr	r2, [pc, #152]	@ (8001670 <MX_GPIO_Init+0xb8>)
 80015d6:	f043 0304 	orr.w	r3, r3, #4
 80015da:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80015de:	4b24      	ldr	r3, [pc, #144]	@ (8001670 <MX_GPIO_Init+0xb8>)
 80015e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015e4:	f003 0304 	and.w	r3, r3, #4
 80015e8:	60bb      	str	r3, [r7, #8]
 80015ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ec:	4b20      	ldr	r3, [pc, #128]	@ (8001670 <MX_GPIO_Init+0xb8>)
 80015ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015f2:	4a1f      	ldr	r2, [pc, #124]	@ (8001670 <MX_GPIO_Init+0xb8>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80015fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001670 <MX_GPIO_Init+0xb8>)
 80015fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800160a:	4b19      	ldr	r3, [pc, #100]	@ (8001670 <MX_GPIO_Init+0xb8>)
 800160c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001610:	4a17      	ldr	r2, [pc, #92]	@ (8001670 <MX_GPIO_Init+0xb8>)
 8001612:	f043 0302 	orr.w	r3, r3, #2
 8001616:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800161a:	4b15      	ldr	r3, [pc, #84]	@ (8001670 <MX_GPIO_Init+0xb8>)
 800161c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001620:	f003 0302 	and.w	r3, r3, #2
 8001624:	603b      	str	r3, [r7, #0]
 8001626:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_VERDE_GPIO_Port, LED_VERDE_Pin, GPIO_PIN_RESET);
 8001628:	2200      	movs	r2, #0
 800162a:	2120      	movs	r1, #32
 800162c:	4811      	ldr	r0, [pc, #68]	@ (8001674 <MX_GPIO_Init+0xbc>)
 800162e:	f000 ffd1 	bl	80025d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8001632:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001636:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001638:	4b0f      	ldr	r3, [pc, #60]	@ (8001678 <MX_GPIO_Init+0xc0>)
 800163a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163c:	2300      	movs	r3, #0
 800163e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8001640:	f107 030c 	add.w	r3, r7, #12
 8001644:	4619      	mov	r1, r3
 8001646:	480d      	ldr	r0, [pc, #52]	@ (800167c <MX_GPIO_Init+0xc4>)
 8001648:	f000 fe66 	bl	8002318 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_VERDE_Pin */
  GPIO_InitStruct.Pin = LED_VERDE_Pin;
 800164c:	2320      	movs	r3, #32
 800164e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001650:	2301      	movs	r3, #1
 8001652:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001658:	2300      	movs	r3, #0
 800165a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_VERDE_GPIO_Port, &GPIO_InitStruct);
 800165c:	f107 030c 	add.w	r3, r7, #12
 8001660:	4619      	mov	r1, r3
 8001662:	4804      	ldr	r0, [pc, #16]	@ (8001674 <MX_GPIO_Init+0xbc>)
 8001664:	f000 fe58 	bl	8002318 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001668:	bf00      	nop
 800166a:	3720      	adds	r7, #32
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	44020c00 	.word	0x44020c00
 8001674:	42020000 	.word	0x42020000
 8001678:	10110000 	.word	0x10110000
 800167c:	42020800 	.word	0x42020800

08001680 <ADXL_Init>:

/* USER CODE BEGIN 4 */

//FUNCIONEEEEEEEEEESSS
void ADXL_Init(void){
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af04      	add	r7, sp, #16
	  values.bw_rate=0x0A; //100MHZ
 8001686:	4b18      	ldr	r3, [pc, #96]	@ (80016e8 <ADXL_Init+0x68>)
 8001688:	220a      	movs	r2, #10
 800168a:	709a      	strb	r2, [r3, #2]
	  values.data_format=0x00; //Rango +2g
 800168c:	4b16      	ldr	r3, [pc, #88]	@ (80016e8 <ADXL_Init+0x68>)
 800168e:	2200      	movs	r2, #0
 8001690:	701a      	strb	r2, [r3, #0]
	  values.power_ctl=0x08; //medicion activado
 8001692:	4b15      	ldr	r3, [pc, #84]	@ (80016e8 <ADXL_Init+0x68>)
 8001694:	2208      	movs	r2, #8
 8001696:	705a      	strb	r2, [r3, #1]

	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_POWER_CTL, 1, &values.power_ctl, 1, 100);
 8001698:	2364      	movs	r3, #100	@ 0x64
 800169a:	9302      	str	r3, [sp, #8]
 800169c:	2301      	movs	r3, #1
 800169e:	9301      	str	r3, [sp, #4]
 80016a0:	4b12      	ldr	r3, [pc, #72]	@ (80016ec <ADXL_Init+0x6c>)
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	2301      	movs	r3, #1
 80016a6:	222d      	movs	r2, #45	@ 0x2d
 80016a8:	21a6      	movs	r1, #166	@ 0xa6
 80016aa:	4811      	ldr	r0, [pc, #68]	@ (80016f0 <ADXL_Init+0x70>)
 80016ac:	f001 f846 	bl	800273c <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_DATA_FORMAT, 1, &values.data_format, 1, 100);
 80016b0:	2364      	movs	r3, #100	@ 0x64
 80016b2:	9302      	str	r3, [sp, #8]
 80016b4:	2301      	movs	r3, #1
 80016b6:	9301      	str	r3, [sp, #4]
 80016b8:	4b0b      	ldr	r3, [pc, #44]	@ (80016e8 <ADXL_Init+0x68>)
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	2301      	movs	r3, #1
 80016be:	2231      	movs	r2, #49	@ 0x31
 80016c0:	21a6      	movs	r1, #166	@ 0xa6
 80016c2:	480b      	ldr	r0, [pc, #44]	@ (80016f0 <ADXL_Init+0x70>)
 80016c4:	f001 f83a 	bl	800273c <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Write(&hi2c1, ADXL345_ADDR, REG_BW_RATE, 1, &values.bw_rate, 1, 100);
 80016c8:	2364      	movs	r3, #100	@ 0x64
 80016ca:	9302      	str	r3, [sp, #8]
 80016cc:	2301      	movs	r3, #1
 80016ce:	9301      	str	r3, [sp, #4]
 80016d0:	4b08      	ldr	r3, [pc, #32]	@ (80016f4 <ADXL_Init+0x74>)
 80016d2:	9300      	str	r3, [sp, #0]
 80016d4:	2301      	movs	r3, #1
 80016d6:	222c      	movs	r2, #44	@ 0x2c
 80016d8:	21a6      	movs	r1, #166	@ 0xa6
 80016da:	4805      	ldr	r0, [pc, #20]	@ (80016f0 <ADXL_Init+0x70>)
 80016dc:	f001 f82e 	bl	800273c <HAL_I2C_Mem_Write>
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20000230 	.word	0x20000230
 80016ec:	20000231 	.word	0x20000231
 80016f0:	2000029c 	.word	0x2000029c
 80016f4:	20000232 	.word	0x20000232

080016f8 <Value_Conversion>:

void Value_Conversion(void){
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
	datos.x_axis = acelerometro.rawX / 256.0;
 80016fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001778 <Value_Conversion+0x80>)
 80016fe:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001702:	4618      	mov	r0, r3
 8001704:	f7fe ff22 	bl	800054c <__aeabi_i2d>
 8001708:	f04f 0200 	mov.w	r2, #0
 800170c:	4b1b      	ldr	r3, [pc, #108]	@ (800177c <Value_Conversion+0x84>)
 800170e:	f7ff f8b1 	bl	8000874 <__aeabi_ddiv>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4610      	mov	r0, r2
 8001718:	4619      	mov	r1, r3
 800171a:	f7ff fa59 	bl	8000bd0 <__aeabi_d2f>
 800171e:	4603      	mov	r3, r0
 8001720:	4a17      	ldr	r2, [pc, #92]	@ (8001780 <Value_Conversion+0x88>)
 8001722:	6013      	str	r3, [r2, #0]
	datos.y_axis = acelerometro.rawY / 256.0;
 8001724:	4b14      	ldr	r3, [pc, #80]	@ (8001778 <Value_Conversion+0x80>)
 8001726:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe ff0e 	bl	800054c <__aeabi_i2d>
 8001730:	f04f 0200 	mov.w	r2, #0
 8001734:	4b11      	ldr	r3, [pc, #68]	@ (800177c <Value_Conversion+0x84>)
 8001736:	f7ff f89d 	bl	8000874 <__aeabi_ddiv>
 800173a:	4602      	mov	r2, r0
 800173c:	460b      	mov	r3, r1
 800173e:	4610      	mov	r0, r2
 8001740:	4619      	mov	r1, r3
 8001742:	f7ff fa45 	bl	8000bd0 <__aeabi_d2f>
 8001746:	4603      	mov	r3, r0
 8001748:	4a0d      	ldr	r2, [pc, #52]	@ (8001780 <Value_Conversion+0x88>)
 800174a:	6053      	str	r3, [r2, #4]
	datos.z_axis = acelerometro.rawZ / 256.0;
 800174c:	4b0a      	ldr	r3, [pc, #40]	@ (8001778 <Value_Conversion+0x80>)
 800174e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001752:	4618      	mov	r0, r3
 8001754:	f7fe fefa 	bl	800054c <__aeabi_i2d>
 8001758:	f04f 0200 	mov.w	r2, #0
 800175c:	4b07      	ldr	r3, [pc, #28]	@ (800177c <Value_Conversion+0x84>)
 800175e:	f7ff f889 	bl	8000874 <__aeabi_ddiv>
 8001762:	4602      	mov	r2, r0
 8001764:	460b      	mov	r3, r1
 8001766:	4610      	mov	r0, r2
 8001768:	4619      	mov	r1, r3
 800176a:	f7ff fa31 	bl	8000bd0 <__aeabi_d2f>
 800176e:	4603      	mov	r3, r0
 8001770:	4a03      	ldr	r2, [pc, #12]	@ (8001780 <Value_Conversion+0x88>)
 8001772:	6093      	str	r3, [r2, #8]
}
 8001774:	bf00      	nop
 8001776:	bd80      	pop	{r7, pc}
 8001778:	20000220 	.word	0x20000220
 800177c:	40700000 	.word	0x40700000
 8001780:	200001f0 	.word	0x200001f0

08001784 <Send_USART>:

void Send_USART() {
 8001784:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001788:	b086      	sub	sp, #24
 800178a:	af06      	add	r7, sp, #24
    tx.longitud = (uint16_t)snprintf(
        (char*)tx.bytes,               // destino
        sizeof(tx.bytes),              // tamao del buffer
        "X: %.2f  Y: %.2f  Z: %.2f\r\n", // formato con dos decimales
        (double)datos.x_axis,
 800178c:	4b1a      	ldr	r3, [pc, #104]	@ (80017f8 <Send_USART+0x74>)
 800178e:	681b      	ldr	r3, [r3, #0]
    tx.longitud = (uint16_t)snprintf(
 8001790:	4618      	mov	r0, r3
 8001792:	f7fe feed 	bl	8000570 <__aeabi_f2d>
 8001796:	4604      	mov	r4, r0
 8001798:	460d      	mov	r5, r1
        (double)datos.y_axis,
 800179a:	4b17      	ldr	r3, [pc, #92]	@ (80017f8 <Send_USART+0x74>)
 800179c:	685b      	ldr	r3, [r3, #4]
    tx.longitud = (uint16_t)snprintf(
 800179e:	4618      	mov	r0, r3
 80017a0:	f7fe fee6 	bl	8000570 <__aeabi_f2d>
 80017a4:	4680      	mov	r8, r0
 80017a6:	4689      	mov	r9, r1
        (double)datos.z_axis
 80017a8:	4b13      	ldr	r3, [pc, #76]	@ (80017f8 <Send_USART+0x74>)
 80017aa:	689b      	ldr	r3, [r3, #8]
    tx.longitud = (uint16_t)snprintf(
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7fe fedf 	bl	8000570 <__aeabi_f2d>
 80017b2:	4602      	mov	r2, r0
 80017b4:	460b      	mov	r3, r1
 80017b6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80017ba:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80017be:	e9cd 4500 	strd	r4, r5, [sp]
 80017c2:	4a0e      	ldr	r2, [pc, #56]	@ (80017fc <Send_USART+0x78>)
 80017c4:	2164      	movs	r1, #100	@ 0x64
 80017c6:	480e      	ldr	r0, [pc, #56]	@ (8001800 <Send_USART+0x7c>)
 80017c8:	f006 f834 	bl	8007834 <sniprintf>
 80017cc:	4603      	mov	r3, r0
 80017ce:	b29a      	uxth	r2, r3
 80017d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001800 <Send_USART+0x7c>)
 80017d2:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    );

    HAL_UART_Transmit(&huart3, tx.bytes, tx.longitud, 1000);
 80017d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001800 <Send_USART+0x7c>)
 80017d8:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 80017dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017e0:	4907      	ldr	r1, [pc, #28]	@ (8001800 <Send_USART+0x7c>)
 80017e2:	4808      	ldr	r0, [pc, #32]	@ (8001804 <Send_USART+0x80>)
 80017e4:	f004 fdce 	bl	8006384 <HAL_UART_Transmit>
    HAL_Delay(150);
 80017e8:	2096      	movs	r0, #150	@ 0x96
 80017ea:	f000 fc0d 	bl	8002008 <HAL_Delay>
}
 80017ee:	bf00      	nop
 80017f0:	46bd      	mov	sp, r7
 80017f2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80017f6:	bf00      	nop
 80017f8:	200001f0 	.word	0x200001f0
 80017fc:	08009d64 	.word	0x08009d64
 8001800:	20000234 	.word	0x20000234
 8001804:	20000384 	.word	0x20000384

08001808 <filtroSuavizado>:

float filtroSuavizado(float nuevo, float anterior) {
 8001808:	b5b0      	push	{r4, r5, r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001812:	edc7 0a00 	vstr	s1, [r7]
    return 0.8 * anterior + 0.2 * nuevo;  // Filtro paso bajo
 8001816:	6838      	ldr	r0, [r7, #0]
 8001818:	f7fe feaa 	bl	8000570 <__aeabi_f2d>
 800181c:	a312      	add	r3, pc, #72	@ (adr r3, 8001868 <filtroSuavizado+0x60>)
 800181e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001822:	f7fe fefd 	bl	8000620 <__aeabi_dmul>
 8001826:	4602      	mov	r2, r0
 8001828:	460b      	mov	r3, r1
 800182a:	4614      	mov	r4, r2
 800182c:	461d      	mov	r5, r3
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f7fe fe9e 	bl	8000570 <__aeabi_f2d>
 8001834:	a30e      	add	r3, pc, #56	@ (adr r3, 8001870 <filtroSuavizado+0x68>)
 8001836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183a:	f7fe fef1 	bl	8000620 <__aeabi_dmul>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4620      	mov	r0, r4
 8001844:	4629      	mov	r1, r5
 8001846:	f7fe fd35 	bl	80002b4 <__adddf3>
 800184a:	4602      	mov	r2, r0
 800184c:	460b      	mov	r3, r1
 800184e:	4610      	mov	r0, r2
 8001850:	4619      	mov	r1, r3
 8001852:	f7ff f9bd 	bl	8000bd0 <__aeabi_d2f>
 8001856:	4603      	mov	r3, r0
 8001858:	ee07 3a90 	vmov	s15, r3
}
 800185c:	eeb0 0a67 	vmov.f32	s0, s15
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bdb0      	pop	{r4, r5, r7, pc}
 8001866:	bf00      	nop
 8001868:	9999999a 	.word	0x9999999a
 800186c:	3fe99999 	.word	0x3fe99999
 8001870:	9999999a 	.word	0x9999999a
 8001874:	3fc99999 	.word	0x3fc99999

08001878 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800187c:	b672      	cpsid	i
}
 800187e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001880:	bf00      	nop
 8001882:	e7fd      	b.n	8001880 <Error_Handler+0x8>

08001884 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001888:	bf00      	nop
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
	...

08001894 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b0ae      	sub	sp, #184	@ 0xb8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	609a      	str	r2, [r3, #8]
 80018a8:	60da      	str	r2, [r3, #12]
 80018aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018ac:	f107 0318 	add.w	r3, r7, #24
 80018b0:	2288      	movs	r2, #136	@ 0x88
 80018b2:	2100      	movs	r1, #0
 80018b4:	4618      	mov	r0, r3
 80018b6:	f006 f836 	bl	8007926 <memset>
  if(hi2c->Instance==I2C1)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a39      	ldr	r2, [pc, #228]	@ (80019a4 <HAL_I2C_MspInit+0x110>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d16a      	bne.n	800199a <HAL_I2C_MspInit+0x106>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80018c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018c8:	f04f 0300 	mov.w	r3, #0
 80018cc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80018d0:	2300      	movs	r3, #0
 80018d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018d4:	f107 0318 	add.w	r3, r7, #24
 80018d8:	4618      	mov	r0, r3
 80018da:	f002 fc31 	bl	8004140 <HAL_RCCEx_PeriphCLKConfig>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 80018e4:	f7ff ffc8 	bl	8001878 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e8:	4b2f      	ldr	r3, [pc, #188]	@ (80019a8 <HAL_I2C_MspInit+0x114>)
 80018ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018ee:	4a2e      	ldr	r2, [pc, #184]	@ (80019a8 <HAL_I2C_MspInit+0x114>)
 80018f0:	f043 0302 	orr.w	r3, r3, #2
 80018f4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80018f8:	4b2b      	ldr	r3, [pc, #172]	@ (80019a8 <HAL_I2C_MspInit+0x114>)
 80018fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	617b      	str	r3, [r7, #20]
 8001904:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001906:	4b28      	ldr	r3, [pc, #160]	@ (80019a8 <HAL_I2C_MspInit+0x114>)
 8001908:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800190c:	4a26      	ldr	r2, [pc, #152]	@ (80019a8 <HAL_I2C_MspInit+0x114>)
 800190e:	f043 0304 	orr.w	r3, r3, #4
 8001912:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001916:	4b24      	ldr	r3, [pc, #144]	@ (80019a8 <HAL_I2C_MspInit+0x114>)
 8001918:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800191c:	f003 0304 	and.w	r3, r3, #4
 8001920:	613b      	str	r3, [r7, #16]
 8001922:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB10     ------> I2C1_SDA
    PC8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001924:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001928:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800192c:	2312      	movs	r3, #18
 800192e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	2300      	movs	r3, #0
 8001934:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001938:	2300      	movs	r3, #0
 800193a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_I2C1;
 800193e:	230b      	movs	r3, #11
 8001940:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001944:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001948:	4619      	mov	r1, r3
 800194a:	4818      	ldr	r0, [pc, #96]	@ (80019ac <HAL_I2C_MspInit+0x118>)
 800194c:	f000 fce4 	bl	8002318 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001950:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001954:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001958:	2312      	movs	r3, #18
 800195a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195e:	2300      	movs	r3, #0
 8001960:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001964:	2300      	movs	r3, #0
 8001966:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800196a:	2304      	movs	r3, #4
 800196c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001970:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001974:	4619      	mov	r1, r3
 8001976:	480e      	ldr	r0, [pc, #56]	@ (80019b0 <HAL_I2C_MspInit+0x11c>)
 8001978:	f000 fcce 	bl	8002318 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800197c:	4b0a      	ldr	r3, [pc, #40]	@ (80019a8 <HAL_I2C_MspInit+0x114>)
 800197e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001982:	4a09      	ldr	r2, [pc, #36]	@ (80019a8 <HAL_I2C_MspInit+0x114>)
 8001984:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001988:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800198c:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <HAL_I2C_MspInit+0x114>)
 800198e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001992:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800199a:	bf00      	nop
 800199c:	37b8      	adds	r7, #184	@ 0xb8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40005400 	.word	0x40005400
 80019a8:	44020c00 	.word	0x44020c00
 80019ac:	42020400 	.word	0x42020400
 80019b0:	42020800 	.word	0x42020800

080019b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b0b0      	sub	sp, #192	@ 0xc0
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019bc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019cc:	f107 0320 	add.w	r3, r7, #32
 80019d0:	2288      	movs	r2, #136	@ 0x88
 80019d2:	2100      	movs	r1, #0
 80019d4:	4618      	mov	r0, r3
 80019d6:	f005 ffa6 	bl	8007926 <memset>
  if(huart->Instance==USART2)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a5d      	ldr	r2, [pc, #372]	@ (8001b54 <HAL_UART_MspInit+0x1a0>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d169      	bne.n	8001ab8 <HAL_UART_MspInit+0x104>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019e4:	f04f 0202 	mov.w	r2, #2
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019f0:	2300      	movs	r3, #0
 80019f2:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019f4:	f107 0320 	add.w	r3, r7, #32
 80019f8:	4618      	mov	r0, r3
 80019fa:	f002 fba1 	bl	8004140 <HAL_RCCEx_PeriphCLKConfig>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8001a04:	f7ff ff38 	bl	8001878 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a08:	4b53      	ldr	r3, [pc, #332]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001a0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001a0e:	4a52      	ldr	r2, [pc, #328]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001a10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a14:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001a18:	4b4f      	ldr	r3, [pc, #316]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001a1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a22:	61fb      	str	r3, [r7, #28]
 8001a24:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a26:	4b4c      	ldr	r3, [pc, #304]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001a28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a2c:	4a4a      	ldr	r2, [pc, #296]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001a2e:	f043 0301 	orr.w	r3, r3, #1
 8001a32:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a36:	4b48      	ldr	r3, [pc, #288]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001a38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a3c:	f003 0301 	and.w	r3, r3, #1
 8001a40:	61bb      	str	r3, [r7, #24]
 8001a42:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a44:	4b44      	ldr	r3, [pc, #272]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001a46:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a4a:	4a43      	ldr	r2, [pc, #268]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001a4c:	f043 0302 	orr.w	r3, r3, #2
 8001a50:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a54:	4b40      	ldr	r3, [pc, #256]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001a56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	617b      	str	r3, [r7, #20]
 8001a60:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PB1     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a62:	2304      	movs	r3, #4
 8001a64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a74:	2300      	movs	r3, #0
 8001a76:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a7a:	2307      	movs	r3, #7
 8001a7c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a80:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001a84:	4619      	mov	r1, r3
 8001a86:	4835      	ldr	r0, [pc, #212]	@ (8001b5c <HAL_UART_MspInit+0x1a8>)
 8001a88:	f000 fc46 	bl	8002318 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a92:	2302      	movs	r3, #2
 8001a94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF9_USART2;
 8001aa4:	2309      	movs	r3, #9
 8001aa6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aaa:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001aae:	4619      	mov	r1, r3
 8001ab0:	482b      	ldr	r0, [pc, #172]	@ (8001b60 <HAL_UART_MspInit+0x1ac>)
 8001ab2:	f000 fc31 	bl	8002318 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001ab6:	e049      	b.n	8001b4c <HAL_UART_MspInit+0x198>
  else if(huart->Instance==USART3)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a29      	ldr	r2, [pc, #164]	@ (8001b64 <HAL_UART_MspInit+0x1b0>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d144      	bne.n	8001b4c <HAL_UART_MspInit+0x198>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001ac2:	f04f 0204 	mov.w	r2, #4
 8001ac6:	f04f 0300 	mov.w	r3, #0
 8001aca:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ad2:	f107 0320 	add.w	r3, r7, #32
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f002 fb32 	bl	8004140 <HAL_RCCEx_PeriphCLKConfig>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <HAL_UART_MspInit+0x132>
      Error_Handler();
 8001ae2:	f7ff fec9 	bl	8001878 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ae6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001ae8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001aec:	4a1a      	ldr	r2, [pc, #104]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001aee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001af2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001af6:	4b18      	ldr	r3, [pc, #96]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001af8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001afc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b04:	4b14      	ldr	r3, [pc, #80]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001b06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b0a:	4a13      	ldr	r2, [pc, #76]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001b14:	4b10      	ldr	r3, [pc, #64]	@ (8001b58 <HAL_UART_MspInit+0x1a4>)
 8001b16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8001b22:	2318      	movs	r3, #24
 8001b24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b34:	2300      	movs	r3, #0
 8001b36:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_USART3;
 8001b3a:	230d      	movs	r3, #13
 8001b3c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b40:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001b44:	4619      	mov	r1, r3
 8001b46:	4805      	ldr	r0, [pc, #20]	@ (8001b5c <HAL_UART_MspInit+0x1a8>)
 8001b48:	f000 fbe6 	bl	8002318 <HAL_GPIO_Init>
}
 8001b4c:	bf00      	nop
 8001b4e:	37c0      	adds	r7, #192	@ 0xc0
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40004400 	.word	0x40004400
 8001b58:	44020c00 	.word	0x44020c00
 8001b5c:	42020000 	.word	0x42020000
 8001b60:	42020400 	.word	0x42020400
 8001b64:	40004800 	.word	0x40004800

08001b68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b6c:	bf00      	nop
 8001b6e:	e7fd      	b.n	8001b6c <NMI_Handler+0x4>

08001b70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b74:	bf00      	nop
 8001b76:	e7fd      	b.n	8001b74 <HardFault_Handler+0x4>

08001b78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b7c:	bf00      	nop
 8001b7e:	e7fd      	b.n	8001b7c <MemManage_Handler+0x4>

08001b80 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b84:	bf00      	nop
 8001b86:	e7fd      	b.n	8001b84 <BusFault_Handler+0x4>

08001b88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b8c:	bf00      	nop
 8001b8e:	e7fd      	b.n	8001b8c <UsageFault_Handler+0x4>

08001b90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr

08001b9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bb0:	bf00      	nop
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr

08001bba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bbe:	f000 fa03 	bl	8001fc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bc2:	bf00      	nop
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	af00      	add	r7, sp, #0
  return 1;
 8001bca:	2301      	movs	r3, #1
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <_kill>:

int _kill(int pid, int sig)
{
 8001bd6:	b580      	push	{r7, lr}
 8001bd8:	b082      	sub	sp, #8
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
 8001bde:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001be0:	f005 fef4 	bl	80079cc <__errno>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2216      	movs	r2, #22
 8001be8:	601a      	str	r2, [r3, #0]
  return -1;
 8001bea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <_exit>:

void _exit (int status)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b082      	sub	sp, #8
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bfe:	f04f 31ff 	mov.w	r1, #4294967295
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f7ff ffe7 	bl	8001bd6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c08:	bf00      	nop
 8001c0a:	e7fd      	b.n	8001c08 <_exit+0x12>

08001c0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b086      	sub	sp, #24
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c18:	2300      	movs	r3, #0
 8001c1a:	617b      	str	r3, [r7, #20]
 8001c1c:	e00a      	b.n	8001c34 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c1e:	f3af 8000 	nop.w
 8001c22:	4601      	mov	r1, r0
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	1c5a      	adds	r2, r3, #1
 8001c28:	60ba      	str	r2, [r7, #8]
 8001c2a:	b2ca      	uxtb	r2, r1
 8001c2c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	3301      	adds	r3, #1
 8001c32:	617b      	str	r3, [r7, #20]
 8001c34:	697a      	ldr	r2, [r7, #20]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	dbf0      	blt.n	8001c1e <_read+0x12>
  }

  return len;
 8001c3c:	687b      	ldr	r3, [r7, #4]
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3718      	adds	r7, #24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b086      	sub	sp, #24
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	60f8      	str	r0, [r7, #12]
 8001c4e:	60b9      	str	r1, [r7, #8]
 8001c50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c52:	2300      	movs	r3, #0
 8001c54:	617b      	str	r3, [r7, #20]
 8001c56:	e009      	b.n	8001c6c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	1c5a      	adds	r2, r3, #1
 8001c5c:	60ba      	str	r2, [r7, #8]
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	617b      	str	r3, [r7, #20]
 8001c6c:	697a      	ldr	r2, [r7, #20]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	dbf1      	blt.n	8001c58 <_write+0x12>
  }
  return len;
 8001c74:	687b      	ldr	r3, [r7, #4]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3718      	adds	r7, #24
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <_close>:

int _close(int file)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	b083      	sub	sp, #12
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c96:	b480      	push	{r7}
 8001c98:	b083      	sub	sp, #12
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
 8001c9e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ca6:	605a      	str	r2, [r3, #4]
  return 0;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <_isatty>:

int _isatty(int file)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	b083      	sub	sp, #12
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cbe:	2301      	movs	r3, #1
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3714      	adds	r7, #20
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
	...

08001ce8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cf0:	4a14      	ldr	r2, [pc, #80]	@ (8001d44 <_sbrk+0x5c>)
 8001cf2:	4b15      	ldr	r3, [pc, #84]	@ (8001d48 <_sbrk+0x60>)
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cfc:	4b13      	ldr	r3, [pc, #76]	@ (8001d4c <_sbrk+0x64>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d102      	bne.n	8001d0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d04:	4b11      	ldr	r3, [pc, #68]	@ (8001d4c <_sbrk+0x64>)
 8001d06:	4a12      	ldr	r2, [pc, #72]	@ (8001d50 <_sbrk+0x68>)
 8001d08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d0a:	4b10      	ldr	r3, [pc, #64]	@ (8001d4c <_sbrk+0x64>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4413      	add	r3, r2
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d207      	bcs.n	8001d28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d18:	f005 fe58 	bl	80079cc <__errno>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	220c      	movs	r2, #12
 8001d20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d22:	f04f 33ff 	mov.w	r3, #4294967295
 8001d26:	e009      	b.n	8001d3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d28:	4b08      	ldr	r3, [pc, #32]	@ (8001d4c <_sbrk+0x64>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d2e:	4b07      	ldr	r3, [pc, #28]	@ (8001d4c <_sbrk+0x64>)
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4413      	add	r3, r2
 8001d36:	4a05      	ldr	r2, [pc, #20]	@ (8001d4c <_sbrk+0x64>)
 8001d38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3718      	adds	r7, #24
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	20008000 	.word	0x20008000
 8001d48:	00000400 	.word	0x00000400
 8001d4c:	20000418 	.word	0x20000418
 8001d50:	20000570 	.word	0x20000570

08001d54 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d5a:	4b30      	ldr	r3, [pc, #192]	@ (8001e1c <SystemInit+0xc8>)
 8001d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d60:	4a2e      	ldr	r2, [pc, #184]	@ (8001e1c <SystemInit+0xc8>)
 8001d62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d66:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8001d6a:	4b2d      	ldr	r3, [pc, #180]	@ (8001e20 <SystemInit+0xcc>)
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001d70:	4b2b      	ldr	r3, [pc, #172]	@ (8001e20 <SystemInit+0xcc>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001d76:	4b2a      	ldr	r3, [pc, #168]	@ (8001e20 <SystemInit+0xcc>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001d7c:	4b28      	ldr	r3, [pc, #160]	@ (8001e20 <SystemInit+0xcc>)
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	4927      	ldr	r1, [pc, #156]	@ (8001e20 <SystemInit+0xcc>)
 8001d82:	4b28      	ldr	r3, [pc, #160]	@ (8001e24 <SystemInit+0xd0>)
 8001d84:	4013      	ands	r3, r2
 8001d86:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8001d88:	4b25      	ldr	r3, [pc, #148]	@ (8001e20 <SystemInit+0xcc>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8001d8e:	4b24      	ldr	r3, [pc, #144]	@ (8001e20 <SystemInit+0xcc>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8001d94:	4b22      	ldr	r3, [pc, #136]	@ (8001e20 <SystemInit+0xcc>)
 8001d96:	4a24      	ldr	r2, [pc, #144]	@ (8001e28 <SystemInit+0xd4>)
 8001d98:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8001d9a:	4b21      	ldr	r3, [pc, #132]	@ (8001e20 <SystemInit+0xcc>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8001da0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e20 <SystemInit+0xcc>)
 8001da2:	4a21      	ldr	r2, [pc, #132]	@ (8001e28 <SystemInit+0xd4>)
 8001da4:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001da6:	4b1e      	ldr	r3, [pc, #120]	@ (8001e20 <SystemInit+0xcc>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001dac:	4b1c      	ldr	r3, [pc, #112]	@ (8001e20 <SystemInit+0xcc>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a1b      	ldr	r2, [pc, #108]	@ (8001e20 <SystemInit+0xcc>)
 8001db2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001db6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001db8:	4b19      	ldr	r3, [pc, #100]	@ (8001e20 <SystemInit+0xcc>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001dbe:	4b17      	ldr	r3, [pc, #92]	@ (8001e1c <SystemInit+0xc8>)
 8001dc0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001dc4:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8001dc6:	4b19      	ldr	r3, [pc, #100]	@ (8001e2c <SystemInit+0xd8>)
 8001dc8:	699b      	ldr	r3, [r3, #24]
 8001dca:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001dce:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8001dd6:	d003      	beq.n	8001de0 <SystemInit+0x8c>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001dde:	d117      	bne.n	8001e10 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8001de0:	4b12      	ldr	r3, [pc, #72]	@ (8001e2c <SystemInit+0xd8>)
 8001de2:	69db      	ldr	r3, [r3, #28]
 8001de4:	f003 0301 	and.w	r3, r3, #1
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d005      	beq.n	8001df8 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8001dec:	4b0f      	ldr	r3, [pc, #60]	@ (8001e2c <SystemInit+0xd8>)
 8001dee:	4a10      	ldr	r2, [pc, #64]	@ (8001e30 <SystemInit+0xdc>)
 8001df0:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8001df2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e2c <SystemInit+0xd8>)
 8001df4:	4a0f      	ldr	r2, [pc, #60]	@ (8001e34 <SystemInit+0xe0>)
 8001df6:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8001df8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e2c <SystemInit+0xd8>)
 8001dfa:	69db      	ldr	r3, [r3, #28]
 8001dfc:	4a0b      	ldr	r2, [pc, #44]	@ (8001e2c <SystemInit+0xd8>)
 8001dfe:	f043 0302 	orr.w	r3, r3, #2
 8001e02:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001e04:	4b09      	ldr	r3, [pc, #36]	@ (8001e2c <SystemInit+0xd8>)
 8001e06:	69db      	ldr	r3, [r3, #28]
 8001e08:	4a08      	ldr	r2, [pc, #32]	@ (8001e2c <SystemInit+0xd8>)
 8001e0a:	f043 0301 	orr.w	r3, r3, #1
 8001e0e:	61d3      	str	r3, [r2, #28]
  }
}
 8001e10:	bf00      	nop
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr
 8001e1c:	e000ed00 	.word	0xe000ed00
 8001e20:	44020c00 	.word	0x44020c00
 8001e24:	fae2eae3 	.word	0xfae2eae3
 8001e28:	01010280 	.word	0x01010280
 8001e2c:	40022000 	.word	0x40022000
 8001e30:	08192a3b 	.word	0x08192a3b
 8001e34:	4c5d6e7f 	.word	0x4c5d6e7f

08001e38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001e38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e70 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001e3c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001e3e:	e003      	b.n	8001e48 <LoopCopyDataInit>

08001e40 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001e40:	4b0c      	ldr	r3, [pc, #48]	@ (8001e74 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001e42:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001e44:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001e46:	3104      	adds	r1, #4

08001e48 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001e48:	480b      	ldr	r0, [pc, #44]	@ (8001e78 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001e4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e7c <LoopForever+0xe>)
	adds	r2, r0, r1
 8001e4c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001e4e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001e50:	d3f6      	bcc.n	8001e40 <CopyDataInit>
	ldr	r2, =_sbss
 8001e52:	4a0b      	ldr	r2, [pc, #44]	@ (8001e80 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001e54:	e002      	b.n	8001e5c <LoopFillZerobss>

08001e56 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001e56:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001e58:	f842 3b04 	str.w	r3, [r2], #4

08001e5c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001e5c:	4b09      	ldr	r3, [pc, #36]	@ (8001e84 <LoopForever+0x16>)
	cmp	r2, r3
 8001e5e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001e60:	d3f9      	bcc.n	8001e56 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e62:	f7ff ff77 	bl	8001d54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e66:	f005 fdb7 	bl	80079d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e6a:	f7ff f8c1 	bl	8000ff0 <main>

08001e6e <LoopForever>:

LoopForever:
    b LoopForever
 8001e6e:	e7fe      	b.n	8001e6e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001e70:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8001e74:	0800a158 	.word	0x0800a158
	ldr	r0, =_sdata
 8001e78:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001e7c:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 8001e80:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 8001e84:	2000056c 	.word	0x2000056c

08001e88 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e88:	e7fe      	b.n	8001e88 <ADC1_IRQHandler>
	...

08001e8c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e90:	2003      	movs	r0, #3
 8001e92:	f000 f96c 	bl	800216e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001e96:	f001 ffc9 	bl	8003e2c <HAL_RCC_GetSysClockFreq>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed0 <HAL_Init+0x44>)
 8001e9e:	6a1b      	ldr	r3, [r3, #32]
 8001ea0:	f003 030f 	and.w	r3, r3, #15
 8001ea4:	490b      	ldr	r1, [pc, #44]	@ (8001ed4 <HAL_Init+0x48>)
 8001ea6:	5ccb      	ldrb	r3, [r1, r3]
 8001ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8001eac:	4a0a      	ldr	r2, [pc, #40]	@ (8001ed8 <HAL_Init+0x4c>)
 8001eae:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001eb0:	2004      	movs	r0, #4
 8001eb2:	f000 f9a3 	bl	80021fc <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001eb6:	200f      	movs	r0, #15
 8001eb8:	f000 f810 	bl	8001edc <HAL_InitTick>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e002      	b.n	8001ecc <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001ec6:	f7ff fcdd 	bl	8001884 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	44020c00 	.word	0x44020c00
 8001ed4:	08009d80 	.word	0x08009d80
 8001ed8:	20000000 	.word	0x20000000

08001edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001ee8:	4b33      	ldr	r3, [pc, #204]	@ (8001fb8 <HAL_InitTick+0xdc>)
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d101      	bne.n	8001ef4 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e05c      	b.n	8001fae <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001ef4:	4b31      	ldr	r3, [pc, #196]	@ (8001fbc <HAL_InitTick+0xe0>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0304 	and.w	r3, r3, #4
 8001efc:	2b04      	cmp	r3, #4
 8001efe:	d10c      	bne.n	8001f1a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001f00:	4b2f      	ldr	r3, [pc, #188]	@ (8001fc0 <HAL_InitTick+0xe4>)
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	4b2c      	ldr	r3, [pc, #176]	@ (8001fb8 <HAL_InitTick+0xdc>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	4619      	mov	r1, r3
 8001f0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f16:	60fb      	str	r3, [r7, #12]
 8001f18:	e037      	b.n	8001f8a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001f1a:	f000 f9c7 	bl	80022ac <HAL_SYSTICK_GetCLKSourceConfig>
 8001f1e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d023      	beq.n	8001f6e <HAL_InitTick+0x92>
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d82d      	bhi.n	8001f88 <HAL_InitTick+0xac>
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <HAL_InitTick+0x5e>
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d00d      	beq.n	8001f54 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001f38:	e026      	b.n	8001f88 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001f3a:	4b21      	ldr	r3, [pc, #132]	@ (8001fc0 <HAL_InitTick+0xe4>)
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fb8 <HAL_InitTick+0xdc>)
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	4619      	mov	r1, r3
 8001f44:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001f48:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f50:	60fb      	str	r3, [r7, #12]
        break;
 8001f52:	e01a      	b.n	8001f8a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001f54:	4b18      	ldr	r3, [pc, #96]	@ (8001fb8 <HAL_InitTick+0xdc>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	461a      	mov	r2, r3
 8001f5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f5e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f62:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f6a:	60fb      	str	r3, [r7, #12]
        break;
 8001f6c:	e00d      	b.n	8001f8a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001f6e:	4b12      	ldr	r3, [pc, #72]	@ (8001fb8 <HAL_InitTick+0xdc>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	461a      	mov	r2, r3
 8001f74:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f78:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f7c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f84:	60fb      	str	r3, [r7, #12]
        break;
 8001f86:	e000      	b.n	8001f8a <HAL_InitTick+0xae>
        break;
 8001f88:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001f8a:	68f8      	ldr	r0, [r7, #12]
 8001f8c:	f000 f914 	bl	80021b8 <HAL_SYSTICK_Config>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e009      	b.n	8001fae <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	6879      	ldr	r1, [r7, #4]
 8001f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa2:	f000 f8ef 	bl	8002184 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001fa6:	4a07      	ldr	r2, [pc, #28]	@ (8001fc4 <HAL_InitTick+0xe8>)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3710      	adds	r7, #16
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	20000008 	.word	0x20000008
 8001fbc:	e000e010 	.word	0xe000e010
 8001fc0:	20000000 	.word	0x20000000
 8001fc4:	20000004 	.word	0x20000004

08001fc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fcc:	4b06      	ldr	r3, [pc, #24]	@ (8001fe8 <HAL_IncTick+0x20>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <HAL_IncTick+0x24>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	4a04      	ldr	r2, [pc, #16]	@ (8001fec <HAL_IncTick+0x24>)
 8001fda:	6013      	str	r3, [r2, #0]
}
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	20000008 	.word	0x20000008
 8001fec:	2000041c 	.word	0x2000041c

08001ff0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ff4:	4b03      	ldr	r3, [pc, #12]	@ (8002004 <HAL_GetTick+0x14>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	2000041c 	.word	0x2000041c

08002008 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002010:	f7ff ffee 	bl	8001ff0 <HAL_GetTick>
 8002014:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002020:	d005      	beq.n	800202e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002022:	4b0a      	ldr	r3, [pc, #40]	@ (800204c <HAL_Delay+0x44>)
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	461a      	mov	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	4413      	add	r3, r2
 800202c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800202e:	bf00      	nop
 8002030:	f7ff ffde 	bl	8001ff0 <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	429a      	cmp	r2, r3
 800203e:	d8f7      	bhi.n	8002030 <HAL_Delay+0x28>
  {
  }
}
 8002040:	bf00      	nop
 8002042:	bf00      	nop
 8002044:	3710      	adds	r7, #16
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	20000008 	.word	0x20000008

08002050 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002050:	b480      	push	{r7}
 8002052:	b085      	sub	sp, #20
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f003 0307 	and.w	r3, r3, #7
 800205e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002060:	4b0c      	ldr	r3, [pc, #48]	@ (8002094 <__NVIC_SetPriorityGrouping+0x44>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002066:	68ba      	ldr	r2, [r7, #8]
 8002068:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800206c:	4013      	ands	r3, r2
 800206e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002078:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800207c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002080:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002082:	4a04      	ldr	r2, [pc, #16]	@ (8002094 <__NVIC_SetPriorityGrouping+0x44>)
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	60d3      	str	r3, [r2, #12]
}
 8002088:	bf00      	nop
 800208a:	3714      	adds	r7, #20
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr
 8002094:	e000ed00 	.word	0xe000ed00

08002098 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800209c:	4b04      	ldr	r3, [pc, #16]	@ (80020b0 <__NVIC_GetPriorityGrouping+0x18>)
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	0a1b      	lsrs	r3, r3, #8
 80020a2:	f003 0307 	and.w	r3, r3, #7
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	e000ed00 	.word	0xe000ed00

080020b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4603      	mov	r3, r0
 80020bc:	6039      	str	r1, [r7, #0]
 80020be:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80020c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	db0a      	blt.n	80020de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	b2da      	uxtb	r2, r3
 80020cc:	490c      	ldr	r1, [pc, #48]	@ (8002100 <__NVIC_SetPriority+0x4c>)
 80020ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020d2:	0112      	lsls	r2, r2, #4
 80020d4:	b2d2      	uxtb	r2, r2
 80020d6:	440b      	add	r3, r1
 80020d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020dc:	e00a      	b.n	80020f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	b2da      	uxtb	r2, r3
 80020e2:	4908      	ldr	r1, [pc, #32]	@ (8002104 <__NVIC_SetPriority+0x50>)
 80020e4:	88fb      	ldrh	r3, [r7, #6]
 80020e6:	f003 030f 	and.w	r3, r3, #15
 80020ea:	3b04      	subs	r3, #4
 80020ec:	0112      	lsls	r2, r2, #4
 80020ee:	b2d2      	uxtb	r2, r2
 80020f0:	440b      	add	r3, r1
 80020f2:	761a      	strb	r2, [r3, #24]
}
 80020f4:	bf00      	nop
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	e000e100 	.word	0xe000e100
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002108:	b480      	push	{r7}
 800210a:	b089      	sub	sp, #36	@ 0x24
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f003 0307 	and.w	r3, r3, #7
 800211a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	f1c3 0307 	rsb	r3, r3, #7
 8002122:	2b04      	cmp	r3, #4
 8002124:	bf28      	it	cs
 8002126:	2304      	movcs	r3, #4
 8002128:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	3304      	adds	r3, #4
 800212e:	2b06      	cmp	r3, #6
 8002130:	d902      	bls.n	8002138 <NVIC_EncodePriority+0x30>
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	3b03      	subs	r3, #3
 8002136:	e000      	b.n	800213a <NVIC_EncodePriority+0x32>
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800213c:	f04f 32ff 	mov.w	r2, #4294967295
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	43da      	mvns	r2, r3
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	401a      	ands	r2, r3
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002150:	f04f 31ff 	mov.w	r1, #4294967295
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	fa01 f303 	lsl.w	r3, r1, r3
 800215a:	43d9      	mvns	r1, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002160:	4313      	orrs	r3, r2
         );
}
 8002162:	4618      	mov	r0, r3
 8002164:	3724      	adds	r7, #36	@ 0x24
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr

0800216e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b082      	sub	sp, #8
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7ff ff6a 	bl	8002050 <__NVIC_SetPriorityGrouping>
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	60b9      	str	r1, [r7, #8]
 800218e:	607a      	str	r2, [r7, #4]
 8002190:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002192:	f7ff ff81 	bl	8002098 <__NVIC_GetPriorityGrouping>
 8002196:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	68b9      	ldr	r1, [r7, #8]
 800219c:	6978      	ldr	r0, [r7, #20]
 800219e:	f7ff ffb3 	bl	8002108 <NVIC_EncodePriority>
 80021a2:	4602      	mov	r2, r0
 80021a4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80021a8:	4611      	mov	r1, r2
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff ff82 	bl	80020b4 <__NVIC_SetPriority>
}
 80021b0:	bf00      	nop
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	3b01      	subs	r3, #1
 80021c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021c8:	d301      	bcc.n	80021ce <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80021ca:	2301      	movs	r3, #1
 80021cc:	e00d      	b.n	80021ea <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80021ce:	4a0a      	ldr	r2, [pc, #40]	@ (80021f8 <HAL_SYSTICK_Config+0x40>)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3b01      	subs	r3, #1
 80021d4:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80021d6:	4b08      	ldr	r3, [pc, #32]	@ (80021f8 <HAL_SYSTICK_Config+0x40>)
 80021d8:	2200      	movs	r2, #0
 80021da:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80021dc:	4b06      	ldr	r3, [pc, #24]	@ (80021f8 <HAL_SYSTICK_Config+0x40>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a05      	ldr	r2, [pc, #20]	@ (80021f8 <HAL_SYSTICK_Config+0x40>)
 80021e2:	f043 0303 	orr.w	r3, r3, #3
 80021e6:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	e000e010 	.word	0xe000e010

080021fc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2b04      	cmp	r3, #4
 8002208:	d844      	bhi.n	8002294 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800220a:	a201      	add	r2, pc, #4	@ (adr r2, 8002210 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 800220c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002210:	08002233 	.word	0x08002233
 8002214:	08002251 	.word	0x08002251
 8002218:	08002273 	.word	0x08002273
 800221c:	08002295 	.word	0x08002295
 8002220:	08002225 	.word	0x08002225
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002224:	4b1f      	ldr	r3, [pc, #124]	@ (80022a4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a1e      	ldr	r2, [pc, #120]	@ (80022a4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800222a:	f043 0304 	orr.w	r3, r3, #4
 800222e:	6013      	str	r3, [r2, #0]
      break;
 8002230:	e031      	b.n	8002296 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002232:	4b1c      	ldr	r3, [pc, #112]	@ (80022a4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a1b      	ldr	r2, [pc, #108]	@ (80022a4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002238:	f023 0304 	bic.w	r3, r3, #4
 800223c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 800223e:	4b1a      	ldr	r3, [pc, #104]	@ (80022a8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002240:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002244:	4a18      	ldr	r2, [pc, #96]	@ (80022a8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002246:	f023 030c 	bic.w	r3, r3, #12
 800224a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800224e:	e022      	b.n	8002296 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002250:	4b14      	ldr	r3, [pc, #80]	@ (80022a4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a13      	ldr	r2, [pc, #76]	@ (80022a4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002256:	f023 0304 	bic.w	r3, r3, #4
 800225a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 800225c:	4b12      	ldr	r3, [pc, #72]	@ (80022a8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800225e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002262:	f023 030c 	bic.w	r3, r3, #12
 8002266:	4a10      	ldr	r2, [pc, #64]	@ (80022a8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002268:	f043 0304 	orr.w	r3, r3, #4
 800226c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002270:	e011      	b.n	8002296 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002272:	4b0c      	ldr	r3, [pc, #48]	@ (80022a4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a0b      	ldr	r2, [pc, #44]	@ (80022a4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002278:	f023 0304 	bic.w	r3, r3, #4
 800227c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800227e:	4b0a      	ldr	r3, [pc, #40]	@ (80022a8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002280:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002284:	f023 030c 	bic.w	r3, r3, #12
 8002288:	4a07      	ldr	r2, [pc, #28]	@ (80022a8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800228a:	f043 0308 	orr.w	r3, r3, #8
 800228e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002292:	e000      	b.n	8002296 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002294:	bf00      	nop
  }
}
 8002296:	bf00      	nop
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	e000e010 	.word	0xe000e010
 80022a8:	44020c00 	.word	0x44020c00

080022ac <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80022b2:	4b17      	ldr	r3, [pc, #92]	@ (8002310 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 0304 	and.w	r3, r3, #4
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80022be:	2304      	movs	r3, #4
 80022c0:	607b      	str	r3, [r7, #4]
 80022c2:	e01e      	b.n	8002302 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80022c4:	4b13      	ldr	r3, [pc, #76]	@ (8002314 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80022c6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80022ca:	f003 030c 	and.w	r3, r3, #12
 80022ce:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	2b08      	cmp	r3, #8
 80022d4:	d00f      	beq.n	80022f6 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	2b08      	cmp	r3, #8
 80022da:	d80f      	bhi.n	80022fc <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d003      	beq.n	80022ea <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	2b04      	cmp	r3, #4
 80022e6:	d003      	beq.n	80022f0 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80022e8:	e008      	b.n	80022fc <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80022ea:	2300      	movs	r3, #0
 80022ec:	607b      	str	r3, [r7, #4]
        break;
 80022ee:	e008      	b.n	8002302 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80022f0:	2301      	movs	r3, #1
 80022f2:	607b      	str	r3, [r7, #4]
        break;
 80022f4:	e005      	b.n	8002302 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80022f6:	2302      	movs	r3, #2
 80022f8:	607b      	str	r3, [r7, #4]
        break;
 80022fa:	e002      	b.n	8002302 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80022fc:	2300      	movs	r3, #0
 80022fe:	607b      	str	r3, [r7, #4]
        break;
 8002300:	bf00      	nop
    }
  }
  return systick_source;
 8002302:	687b      	ldr	r3, [r7, #4]
}
 8002304:	4618      	mov	r0, r3
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	e000e010 	.word	0xe000e010
 8002314:	44020c00 	.word	0x44020c00

08002318 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002318:	b480      	push	{r7}
 800231a:	b087      	sub	sp, #28
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002322:	2300      	movs	r3, #0
 8002324:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002326:	e142      	b.n	80025ae <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	2101      	movs	r1, #1
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	fa01 f303 	lsl.w	r3, r1, r3
 8002334:	4013      	ands	r3, r2
 8002336:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2b00      	cmp	r3, #0
 800233c:	f000 8134 	beq.w	80025a8 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	2b02      	cmp	r3, #2
 8002346:	d003      	beq.n	8002350 <HAL_GPIO_Init+0x38>
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	2b12      	cmp	r3, #18
 800234e:	d125      	bne.n	800239c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	08da      	lsrs	r2, r3, #3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	3208      	adds	r2, #8
 8002358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800235c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	f003 0307 	and.w	r3, r3, #7
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	220f      	movs	r2, #15
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	43db      	mvns	r3, r3
 800236e:	697a      	ldr	r2, [r7, #20]
 8002370:	4013      	ands	r3, r2
 8002372:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	691b      	ldr	r3, [r3, #16]
 8002378:	f003 020f 	and.w	r2, r3, #15
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	697a      	ldr	r2, [r7, #20]
 800238a:	4313      	orrs	r3, r2
 800238c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	08da      	lsrs	r2, r3, #3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	3208      	adds	r2, #8
 8002396:	6979      	ldr	r1, [r7, #20]
 8002398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	2203      	movs	r2, #3
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	43db      	mvns	r3, r3
 80023ae:	697a      	ldr	r2, [r7, #20]
 80023b0:	4013      	ands	r3, r2
 80023b2:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f003 0203 	and.w	r2, r3, #3
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	697a      	ldr	r2, [r7, #20]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	697a      	ldr	r2, [r7, #20]
 80023ce:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d00b      	beq.n	80023f0 <HAL_GPIO_Init+0xd8>
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d007      	beq.n	80023f0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023e4:	2b11      	cmp	r3, #17
 80023e6:	d003      	beq.n	80023f0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	2b12      	cmp	r3, #18
 80023ee:	d130      	bne.n	8002452 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	2203      	movs	r2, #3
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	43db      	mvns	r3, r3
 8002402:	697a      	ldr	r2, [r7, #20]
 8002404:	4013      	ands	r3, r2
 8002406:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	68da      	ldr	r2, [r3, #12]
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	005b      	lsls	r3, r3, #1
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	697a      	ldr	r2, [r7, #20]
 8002416:	4313      	orrs	r3, r2
 8002418:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	697a      	ldr	r2, [r7, #20]
 800241e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002426:	2201      	movs	r2, #1
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	fa02 f303 	lsl.w	r3, r2, r3
 800242e:	43db      	mvns	r3, r3
 8002430:	697a      	ldr	r2, [r7, #20]
 8002432:	4013      	ands	r3, r2
 8002434:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	091b      	lsrs	r3, r3, #4
 800243c:	f003 0201 	and.w	r2, r3, #1
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	fa02 f303 	lsl.w	r3, r2, r3
 8002446:	697a      	ldr	r2, [r7, #20]
 8002448:	4313      	orrs	r3, r2
 800244a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	697a      	ldr	r2, [r7, #20]
 8002450:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f003 0303 	and.w	r3, r3, #3
 800245a:	2b03      	cmp	r3, #3
 800245c:	d109      	bne.n	8002472 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8002466:	2b03      	cmp	r3, #3
 8002468:	d11b      	bne.n	80024a2 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	2b01      	cmp	r3, #1
 8002470:	d017      	beq.n	80024a2 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	2203      	movs	r2, #3
 800247e:	fa02 f303 	lsl.w	r3, r2, r3
 8002482:	43db      	mvns	r3, r3
 8002484:	697a      	ldr	r2, [r7, #20]
 8002486:	4013      	ands	r3, r2
 8002488:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	689a      	ldr	r2, [r3, #8]
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	fa02 f303 	lsl.w	r3, r2, r3
 8002496:	697a      	ldr	r2, [r7, #20]
 8002498:	4313      	orrs	r3, r2
 800249a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	697a      	ldr	r2, [r7, #20]
 80024a0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d07c      	beq.n	80025a8 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80024ae:	4a47      	ldr	r2, [pc, #284]	@ (80025cc <HAL_GPIO_Init+0x2b4>)
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	089b      	lsrs	r3, r3, #2
 80024b4:	3318      	adds	r3, #24
 80024b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ba:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	f003 0303 	and.w	r3, r3, #3
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	220f      	movs	r2, #15
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	43db      	mvns	r3, r3
 80024cc:	697a      	ldr	r2, [r7, #20]
 80024ce:	4013      	ands	r3, r2
 80024d0:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	0a9a      	lsrs	r2, r3, #10
 80024d6:	4b3e      	ldr	r3, [pc, #248]	@ (80025d0 <HAL_GPIO_Init+0x2b8>)
 80024d8:	4013      	ands	r3, r2
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	f002 0203 	and.w	r2, r2, #3
 80024e0:	00d2      	lsls	r2, r2, #3
 80024e2:	4093      	lsls	r3, r2
 80024e4:	697a      	ldr	r2, [r7, #20]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80024ea:	4938      	ldr	r1, [pc, #224]	@ (80025cc <HAL_GPIO_Init+0x2b4>)
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	089b      	lsrs	r3, r3, #2
 80024f0:	3318      	adds	r3, #24
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80024f8:	4b34      	ldr	r3, [pc, #208]	@ (80025cc <HAL_GPIO_Init+0x2b4>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	43db      	mvns	r3, r3
 8002502:	697a      	ldr	r2, [r7, #20]
 8002504:	4013      	ands	r3, r2
 8002506:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d003      	beq.n	800251c <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8002514:	697a      	ldr	r2, [r7, #20]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	4313      	orrs	r3, r2
 800251a:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800251c:	4a2b      	ldr	r2, [pc, #172]	@ (80025cc <HAL_GPIO_Init+0x2b4>)
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002522:	4b2a      	ldr	r3, [pc, #168]	@ (80025cc <HAL_GPIO_Init+0x2b4>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	43db      	mvns	r3, r3
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	4013      	ands	r3, r2
 8002530:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d003      	beq.n	8002546 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 800253e:	697a      	ldr	r2, [r7, #20]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	4313      	orrs	r3, r2
 8002544:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002546:	4a21      	ldr	r2, [pc, #132]	@ (80025cc <HAL_GPIO_Init+0x2b4>)
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800254c:	4b1f      	ldr	r3, [pc, #124]	@ (80025cc <HAL_GPIO_Init+0x2b4>)
 800254e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002552:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	43db      	mvns	r3, r3
 8002558:	697a      	ldr	r2, [r7, #20]
 800255a:	4013      	ands	r3, r2
 800255c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d003      	beq.n	8002572 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800256a:	697a      	ldr	r2, [r7, #20]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	4313      	orrs	r3, r2
 8002570:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002572:	4a16      	ldr	r2, [pc, #88]	@ (80025cc <HAL_GPIO_Init+0x2b4>)
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800257a:	4b14      	ldr	r3, [pc, #80]	@ (80025cc <HAL_GPIO_Init+0x2b4>)
 800257c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002580:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	43db      	mvns	r3, r3
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	4013      	ands	r3, r2
 800258a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d003      	beq.n	80025a0 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8002598:	697a      	ldr	r2, [r7, #20]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	4313      	orrs	r3, r2
 800259e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80025a0:	4a0a      	ldr	r2, [pc, #40]	@ (80025cc <HAL_GPIO_Init+0x2b4>)
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	3301      	adds	r3, #1
 80025ac:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	fa22 f303 	lsr.w	r3, r2, r3
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f47f aeb5 	bne.w	8002328 <HAL_GPIO_Init+0x10>
  }
}
 80025be:	bf00      	nop
 80025c0:	bf00      	nop
 80025c2:	371c      	adds	r7, #28
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr
 80025cc:	44022000 	.word	0x44022000
 80025d0:	002f7f7f 	.word	0x002f7f7f

080025d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	460b      	mov	r3, r1
 80025de:	807b      	strh	r3, [r7, #2]
 80025e0:	4613      	mov	r3, r2
 80025e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025e4:	787b      	ldrb	r3, [r7, #1]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025ea:	887a      	ldrh	r2, [r7, #2]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025f0:	e002      	b.n	80025f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025f2:	887a      	ldrh	r2, [r7, #2]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80025f8:	bf00      	nop
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e08d      	b.n	8002732 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d106      	bne.n	8002630 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f7ff f932 	bl	8001894 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2224      	movs	r2, #36	@ 0x24
 8002634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f022 0201 	bic.w	r2, r2, #1
 8002646:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685a      	ldr	r2, [r3, #4]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002654:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002664:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	2b01      	cmp	r3, #1
 800266c:	d107      	bne.n	800267e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	e006      	b.n	800268c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	689a      	ldr	r2, [r3, #8]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800268a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	2b02      	cmp	r3, #2
 8002692:	d108      	bne.n	80026a6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	685a      	ldr	r2, [r3, #4]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80026a2:	605a      	str	r2, [r3, #4]
 80026a4:	e007      	b.n	80026b6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	685a      	ldr	r2, [r3, #4]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	6812      	ldr	r2, [r2, #0]
 80026c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80026c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026c8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68da      	ldr	r2, [r3, #12]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80026d8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	691a      	ldr	r2, [r3, #16]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	699b      	ldr	r3, [r3, #24]
 80026ea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	430a      	orrs	r2, r1
 80026f2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	69d9      	ldr	r1, [r3, #28]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6a1a      	ldr	r2, [r3, #32]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	430a      	orrs	r2, r1
 8002702:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f042 0201 	orr.w	r2, r2, #1
 8002712:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2220      	movs	r2, #32
 800271e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
	...

0800273c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b088      	sub	sp, #32
 8002740:	af02      	add	r7, sp, #8
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	4608      	mov	r0, r1
 8002746:	4611      	mov	r1, r2
 8002748:	461a      	mov	r2, r3
 800274a:	4603      	mov	r3, r0
 800274c:	817b      	strh	r3, [r7, #10]
 800274e:	460b      	mov	r3, r1
 8002750:	813b      	strh	r3, [r7, #8]
 8002752:	4613      	mov	r3, r2
 8002754:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b20      	cmp	r3, #32
 8002760:	f040 80f9 	bne.w	8002956 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002764:	6a3b      	ldr	r3, [r7, #32]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d002      	beq.n	8002770 <HAL_I2C_Mem_Write+0x34>
 800276a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800276c:	2b00      	cmp	r3, #0
 800276e:	d105      	bne.n	800277c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002776:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e0ed      	b.n	8002958 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002782:	2b01      	cmp	r3, #1
 8002784:	d101      	bne.n	800278a <HAL_I2C_Mem_Write+0x4e>
 8002786:	2302      	movs	r3, #2
 8002788:	e0e6      	b.n	8002958 <HAL_I2C_Mem_Write+0x21c>
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2201      	movs	r2, #1
 800278e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002792:	f7ff fc2d 	bl	8001ff0 <HAL_GetTick>
 8002796:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	2319      	movs	r3, #25
 800279e:	2201      	movs	r2, #1
 80027a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80027a4:	68f8      	ldr	r0, [r7, #12]
 80027a6:	f000 fac3 	bl	8002d30 <I2C_WaitOnFlagUntilTimeout>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e0d1      	b.n	8002958 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2221      	movs	r2, #33	@ 0x21
 80027b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2240      	movs	r2, #64	@ 0x40
 80027c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2200      	movs	r2, #0
 80027c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6a3a      	ldr	r2, [r7, #32]
 80027ce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80027d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2200      	movs	r2, #0
 80027da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027dc:	88f8      	ldrh	r0, [r7, #6]
 80027de:	893a      	ldrh	r2, [r7, #8]
 80027e0:	8979      	ldrh	r1, [r7, #10]
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	9301      	str	r3, [sp, #4]
 80027e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e8:	9300      	str	r3, [sp, #0]
 80027ea:	4603      	mov	r3, r0
 80027ec:	68f8      	ldr	r0, [r7, #12]
 80027ee:	f000 f9d3 	bl	8002b98 <I2C_RequestMemoryWrite>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d005      	beq.n	8002804 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	e0a9      	b.n	8002958 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002808:	b29b      	uxth	r3, r3
 800280a:	2bff      	cmp	r3, #255	@ 0xff
 800280c:	d90e      	bls.n	800282c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	22ff      	movs	r2, #255	@ 0xff
 8002812:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002818:	b2da      	uxtb	r2, r3
 800281a:	8979      	ldrh	r1, [r7, #10]
 800281c:	2300      	movs	r3, #0
 800281e:	9300      	str	r3, [sp, #0]
 8002820:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002824:	68f8      	ldr	r0, [r7, #12]
 8002826:	f000 fc47 	bl	80030b8 <I2C_TransferConfig>
 800282a:	e00f      	b.n	800284c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002830:	b29a      	uxth	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800283a:	b2da      	uxtb	r2, r3
 800283c:	8979      	ldrh	r1, [r7, #10]
 800283e:	2300      	movs	r3, #0
 8002840:	9300      	str	r3, [sp, #0]
 8002842:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002846:	68f8      	ldr	r0, [r7, #12]
 8002848:	f000 fc36 	bl	80030b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800284c:	697a      	ldr	r2, [r7, #20]
 800284e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f000 fac6 	bl	8002de2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e07b      	b.n	8002958 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002864:	781a      	ldrb	r2, [r3, #0]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002870:	1c5a      	adds	r2, r3, #1
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800287a:	b29b      	uxth	r3, r3
 800287c:	3b01      	subs	r3, #1
 800287e:	b29a      	uxth	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002888:	3b01      	subs	r3, #1
 800288a:	b29a      	uxth	r2, r3
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002894:	b29b      	uxth	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d034      	beq.n	8002904 <HAL_I2C_Mem_Write+0x1c8>
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d130      	bne.n	8002904 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	9300      	str	r3, [sp, #0]
 80028a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028a8:	2200      	movs	r2, #0
 80028aa:	2180      	movs	r1, #128	@ 0x80
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 fa3f 	bl	8002d30 <I2C_WaitOnFlagUntilTimeout>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e04d      	b.n	8002958 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	2bff      	cmp	r3, #255	@ 0xff
 80028c4:	d90e      	bls.n	80028e4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	22ff      	movs	r2, #255	@ 0xff
 80028ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028d0:	b2da      	uxtb	r2, r3
 80028d2:	8979      	ldrh	r1, [r7, #10]
 80028d4:	2300      	movs	r3, #0
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028dc:	68f8      	ldr	r0, [r7, #12]
 80028de:	f000 fbeb 	bl	80030b8 <I2C_TransferConfig>
 80028e2:	e00f      	b.n	8002904 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028e8:	b29a      	uxth	r2, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	8979      	ldrh	r1, [r7, #10]
 80028f6:	2300      	movs	r3, #0
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028fe:	68f8      	ldr	r0, [r7, #12]
 8002900:	f000 fbda 	bl	80030b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002908:	b29b      	uxth	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d19e      	bne.n	800284c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800290e:	697a      	ldr	r2, [r7, #20]
 8002910:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002912:	68f8      	ldr	r0, [r7, #12]
 8002914:	f000 faac 	bl	8002e70 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e01a      	b.n	8002958 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2220      	movs	r2, #32
 8002928:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6859      	ldr	r1, [r3, #4]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	4b0a      	ldr	r3, [pc, #40]	@ (8002960 <HAL_I2C_Mem_Write+0x224>)
 8002936:	400b      	ands	r3, r1
 8002938:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2220      	movs	r2, #32
 800293e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2200      	movs	r2, #0
 8002946:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002952:	2300      	movs	r3, #0
 8002954:	e000      	b.n	8002958 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002956:	2302      	movs	r3, #2
  }
}
 8002958:	4618      	mov	r0, r3
 800295a:	3718      	adds	r7, #24
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	fe00e800 	.word	0xfe00e800

08002964 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b088      	sub	sp, #32
 8002968:	af02      	add	r7, sp, #8
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	4608      	mov	r0, r1
 800296e:	4611      	mov	r1, r2
 8002970:	461a      	mov	r2, r3
 8002972:	4603      	mov	r3, r0
 8002974:	817b      	strh	r3, [r7, #10]
 8002976:	460b      	mov	r3, r1
 8002978:	813b      	strh	r3, [r7, #8]
 800297a:	4613      	mov	r3, r2
 800297c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b20      	cmp	r3, #32
 8002988:	f040 80fd 	bne.w	8002b86 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800298c:	6a3b      	ldr	r3, [r7, #32]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d002      	beq.n	8002998 <HAL_I2C_Mem_Read+0x34>
 8002992:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002994:	2b00      	cmp	r3, #0
 8002996:	d105      	bne.n	80029a4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800299e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e0f1      	b.n	8002b88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d101      	bne.n	80029b2 <HAL_I2C_Mem_Read+0x4e>
 80029ae:	2302      	movs	r3, #2
 80029b0:	e0ea      	b.n	8002b88 <HAL_I2C_Mem_Read+0x224>
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2201      	movs	r2, #1
 80029b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80029ba:	f7ff fb19 	bl	8001ff0 <HAL_GetTick>
 80029be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	2319      	movs	r3, #25
 80029c6:	2201      	movs	r2, #1
 80029c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80029cc:	68f8      	ldr	r0, [r7, #12]
 80029ce:	f000 f9af 	bl	8002d30 <I2C_WaitOnFlagUntilTimeout>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e0d5      	b.n	8002b88 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2222      	movs	r2, #34	@ 0x22
 80029e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2240      	movs	r2, #64	@ 0x40
 80029e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2200      	movs	r2, #0
 80029f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6a3a      	ldr	r2, [r7, #32]
 80029f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80029fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2200      	movs	r2, #0
 8002a02:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a04:	88f8      	ldrh	r0, [r7, #6]
 8002a06:	893a      	ldrh	r2, [r7, #8]
 8002a08:	8979      	ldrh	r1, [r7, #10]
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	9301      	str	r3, [sp, #4]
 8002a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	4603      	mov	r3, r0
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f000 f913 	bl	8002c40 <I2C_RequestMemoryRead>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d005      	beq.n	8002a2c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2200      	movs	r2, #0
 8002a24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e0ad      	b.n	8002b88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	2bff      	cmp	r3, #255	@ 0xff
 8002a34:	d90e      	bls.n	8002a54 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	22ff      	movs	r2, #255	@ 0xff
 8002a3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a40:	b2da      	uxtb	r2, r3
 8002a42:	8979      	ldrh	r1, [r7, #10]
 8002a44:	4b52      	ldr	r3, [pc, #328]	@ (8002b90 <HAL_I2C_Mem_Read+0x22c>)
 8002a46:	9300      	str	r3, [sp, #0]
 8002a48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f000 fb33 	bl	80030b8 <I2C_TransferConfig>
 8002a52:	e00f      	b.n	8002a74 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a62:	b2da      	uxtb	r2, r3
 8002a64:	8979      	ldrh	r1, [r7, #10]
 8002a66:	4b4a      	ldr	r3, [pc, #296]	@ (8002b90 <HAL_I2C_Mem_Read+0x22c>)
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f000 fb22 	bl	80030b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	9300      	str	r3, [sp, #0]
 8002a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	2104      	movs	r1, #4
 8002a7e:	68f8      	ldr	r0, [r7, #12]
 8002a80:	f000 f956 	bl	8002d30 <I2C_WaitOnFlagUntilTimeout>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e07c      	b.n	8002b88 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a98:	b2d2      	uxtb	r2, r2
 8002a9a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa0:	1c5a      	adds	r2, r3, #1
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	b29a      	uxth	r2, r3
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d034      	beq.n	8002b34 <HAL_I2C_Mem_Read+0x1d0>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d130      	bne.n	8002b34 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ad8:	2200      	movs	r2, #0
 8002ada:	2180      	movs	r1, #128	@ 0x80
 8002adc:	68f8      	ldr	r0, [r7, #12]
 8002ade:	f000 f927 	bl	8002d30 <I2C_WaitOnFlagUntilTimeout>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d001      	beq.n	8002aec <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e04d      	b.n	8002b88 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	2bff      	cmp	r3, #255	@ 0xff
 8002af4:	d90e      	bls.n	8002b14 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	22ff      	movs	r2, #255	@ 0xff
 8002afa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b00:	b2da      	uxtb	r2, r3
 8002b02:	8979      	ldrh	r1, [r7, #10]
 8002b04:	2300      	movs	r3, #0
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b0c:	68f8      	ldr	r0, [r7, #12]
 8002b0e:	f000 fad3 	bl	80030b8 <I2C_TransferConfig>
 8002b12:	e00f      	b.n	8002b34 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b18:	b29a      	uxth	r2, r3
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b22:	b2da      	uxtb	r2, r3
 8002b24:	8979      	ldrh	r1, [r7, #10]
 8002b26:	2300      	movs	r3, #0
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b2e:	68f8      	ldr	r0, [r7, #12]
 8002b30:	f000 fac2 	bl	80030b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d19a      	bne.n	8002a74 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b42:	68f8      	ldr	r0, [r7, #12]
 8002b44:	f000 f994 	bl	8002e70 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d001      	beq.n	8002b52 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e01a      	b.n	8002b88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2220      	movs	r2, #32
 8002b58:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	6859      	ldr	r1, [r3, #4]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	4b0b      	ldr	r3, [pc, #44]	@ (8002b94 <HAL_I2C_Mem_Read+0x230>)
 8002b66:	400b      	ands	r3, r1
 8002b68:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2220      	movs	r2, #32
 8002b6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002b82:	2300      	movs	r3, #0
 8002b84:	e000      	b.n	8002b88 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002b86:	2302      	movs	r3, #2
  }
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3718      	adds	r7, #24
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	80002400 	.word	0x80002400
 8002b94:	fe00e800 	.word	0xfe00e800

08002b98 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b086      	sub	sp, #24
 8002b9c:	af02      	add	r7, sp, #8
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	4608      	mov	r0, r1
 8002ba2:	4611      	mov	r1, r2
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	817b      	strh	r3, [r7, #10]
 8002baa:	460b      	mov	r3, r1
 8002bac:	813b      	strh	r3, [r7, #8]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002bb2:	88fb      	ldrh	r3, [r7, #6]
 8002bb4:	b2da      	uxtb	r2, r3
 8002bb6:	8979      	ldrh	r1, [r7, #10]
 8002bb8:	4b20      	ldr	r3, [pc, #128]	@ (8002c3c <I2C_RequestMemoryWrite+0xa4>)
 8002bba:	9300      	str	r3, [sp, #0]
 8002bbc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002bc0:	68f8      	ldr	r0, [r7, #12]
 8002bc2:	f000 fa79 	bl	80030b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bc6:	69fa      	ldr	r2, [r7, #28]
 8002bc8:	69b9      	ldr	r1, [r7, #24]
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f000 f909 	bl	8002de2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e02c      	b.n	8002c34 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002bda:	88fb      	ldrh	r3, [r7, #6]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d105      	bne.n	8002bec <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002be0:	893b      	ldrh	r3, [r7, #8]
 8002be2:	b2da      	uxtb	r2, r3
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	629a      	str	r2, [r3, #40]	@ 0x28
 8002bea:	e015      	b.n	8002c18 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002bec:	893b      	ldrh	r3, [r7, #8]
 8002bee:	0a1b      	lsrs	r3, r3, #8
 8002bf0:	b29b      	uxth	r3, r3
 8002bf2:	b2da      	uxtb	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bfa:	69fa      	ldr	r2, [r7, #28]
 8002bfc:	69b9      	ldr	r1, [r7, #24]
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f000 f8ef 	bl	8002de2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e012      	b.n	8002c34 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c0e:	893b      	ldrh	r3, [r7, #8]
 8002c10:	b2da      	uxtb	r2, r3
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	9300      	str	r3, [sp, #0]
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	2180      	movs	r1, #128	@ 0x80
 8002c22:	68f8      	ldr	r0, [r7, #12]
 8002c24:	f000 f884 	bl	8002d30 <I2C_WaitOnFlagUntilTimeout>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e000      	b.n	8002c34 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3710      	adds	r7, #16
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	80002000 	.word	0x80002000

08002c40 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af02      	add	r7, sp, #8
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	4608      	mov	r0, r1
 8002c4a:	4611      	mov	r1, r2
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	4603      	mov	r3, r0
 8002c50:	817b      	strh	r3, [r7, #10]
 8002c52:	460b      	mov	r3, r1
 8002c54:	813b      	strh	r3, [r7, #8]
 8002c56:	4613      	mov	r3, r2
 8002c58:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002c5a:	88fb      	ldrh	r3, [r7, #6]
 8002c5c:	b2da      	uxtb	r2, r3
 8002c5e:	8979      	ldrh	r1, [r7, #10]
 8002c60:	4b20      	ldr	r3, [pc, #128]	@ (8002ce4 <I2C_RequestMemoryRead+0xa4>)
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	2300      	movs	r3, #0
 8002c66:	68f8      	ldr	r0, [r7, #12]
 8002c68:	f000 fa26 	bl	80030b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c6c:	69fa      	ldr	r2, [r7, #28]
 8002c6e:	69b9      	ldr	r1, [r7, #24]
 8002c70:	68f8      	ldr	r0, [r7, #12]
 8002c72:	f000 f8b6 	bl	8002de2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d001      	beq.n	8002c80 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e02c      	b.n	8002cda <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c80:	88fb      	ldrh	r3, [r7, #6]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d105      	bne.n	8002c92 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c86:	893b      	ldrh	r3, [r7, #8]
 8002c88:	b2da      	uxtb	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c90:	e015      	b.n	8002cbe <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002c92:	893b      	ldrh	r3, [r7, #8]
 8002c94:	0a1b      	lsrs	r3, r3, #8
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	b2da      	uxtb	r2, r3
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ca0:	69fa      	ldr	r2, [r7, #28]
 8002ca2:	69b9      	ldr	r1, [r7, #24]
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f000 f89c 	bl	8002de2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e012      	b.n	8002cda <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002cb4:	893b      	ldrh	r3, [r7, #8]
 8002cb6:	b2da      	uxtb	r2, r3
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	9300      	str	r3, [sp, #0]
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	2140      	movs	r1, #64	@ 0x40
 8002cc8:	68f8      	ldr	r0, [r7, #12]
 8002cca:	f000 f831 	bl	8002d30 <I2C_WaitOnFlagUntilTimeout>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d001      	beq.n	8002cd8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e000      	b.n	8002cda <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002cd8:	2300      	movs	r3, #0
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	80002000 	.word	0x80002000

08002ce8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d103      	bne.n	8002d06 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2200      	movs	r2, #0
 8002d04:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d007      	beq.n	8002d24 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	699a      	ldr	r2, [r3, #24]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f042 0201 	orr.w	r2, r2, #1
 8002d22:	619a      	str	r2, [r3, #24]
  }
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	603b      	str	r3, [r7, #0]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d40:	e03b      	b.n	8002dba <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	6839      	ldr	r1, [r7, #0]
 8002d46:	68f8      	ldr	r0, [r7, #12]
 8002d48:	f000 f8d6 	bl	8002ef8 <I2C_IsErrorOccurred>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e041      	b.n	8002dda <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d5c:	d02d      	beq.n	8002dba <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d5e:	f7ff f947 	bl	8001ff0 <HAL_GetTick>
 8002d62:	4602      	mov	r2, r0
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	1ad3      	subs	r3, r2, r3
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d302      	bcc.n	8002d74 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d122      	bne.n	8002dba <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	699a      	ldr	r2, [r3, #24]
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	68ba      	ldr	r2, [r7, #8]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	bf0c      	ite	eq
 8002d84:	2301      	moveq	r3, #1
 8002d86:	2300      	movne	r3, #0
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	79fb      	ldrb	r3, [r7, #7]
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d113      	bne.n	8002dba <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d96:	f043 0220 	orr.w	r2, r3, #32
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2220      	movs	r2, #32
 8002da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e00f      	b.n	8002dda <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	699a      	ldr	r2, [r3, #24]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	68ba      	ldr	r2, [r7, #8]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	bf0c      	ite	eq
 8002dca:	2301      	moveq	r3, #1
 8002dcc:	2300      	movne	r3, #0
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	79fb      	ldrb	r3, [r7, #7]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d0b4      	beq.n	8002d42 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3710      	adds	r7, #16
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b084      	sub	sp, #16
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	60f8      	str	r0, [r7, #12]
 8002dea:	60b9      	str	r1, [r7, #8]
 8002dec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002dee:	e033      	b.n	8002e58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	68b9      	ldr	r1, [r7, #8]
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f000 f87f 	bl	8002ef8 <I2C_IsErrorOccurred>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e031      	b.n	8002e68 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e0a:	d025      	beq.n	8002e58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e0c:	f7ff f8f0 	bl	8001ff0 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d302      	bcc.n	8002e22 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d11a      	bne.n	8002e58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	699b      	ldr	r3, [r3, #24]
 8002e28:	f003 0302 	and.w	r3, r3, #2
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d013      	beq.n	8002e58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e34:	f043 0220 	orr.w	r2, r3, #32
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2220      	movs	r2, #32
 8002e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e007      	b.n	8002e68 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d1c4      	bne.n	8002df0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3710      	adds	r7, #16
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e7c:	e02f      	b.n	8002ede <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	68b9      	ldr	r1, [r7, #8]
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f000 f838 	bl	8002ef8 <I2C_IsErrorOccurred>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e02d      	b.n	8002eee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e92:	f7ff f8ad 	bl	8001ff0 <HAL_GetTick>
 8002e96:	4602      	mov	r2, r0
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	68ba      	ldr	r2, [r7, #8]
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d302      	bcc.n	8002ea8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d11a      	bne.n	8002ede <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	f003 0320 	and.w	r3, r3, #32
 8002eb2:	2b20      	cmp	r3, #32
 8002eb4:	d013      	beq.n	8002ede <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eba:	f043 0220 	orr.w	r2, r3, #32
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2220      	movs	r2, #32
 8002ec6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e007      	b.n	8002eee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	f003 0320 	and.w	r3, r3, #32
 8002ee8:	2b20      	cmp	r3, #32
 8002eea:	d1c8      	bne.n	8002e7e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
	...

08002ef8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b08a      	sub	sp, #40	@ 0x28
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f04:	2300      	movs	r3, #0
 8002f06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	699b      	ldr	r3, [r3, #24]
 8002f10:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002f12:	2300      	movs	r3, #0
 8002f14:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	f003 0310 	and.w	r3, r3, #16
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d068      	beq.n	8002ff6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2210      	movs	r2, #16
 8002f2a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002f2c:	e049      	b.n	8002fc2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f34:	d045      	beq.n	8002fc2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f36:	f7ff f85b 	bl	8001ff0 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	68ba      	ldr	r2, [r7, #8]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d302      	bcc.n	8002f4c <I2C_IsErrorOccurred+0x54>
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d13a      	bne.n	8002fc2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f56:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002f5e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f6e:	d121      	bne.n	8002fb4 <I2C_IsErrorOccurred+0xbc>
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f76:	d01d      	beq.n	8002fb4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002f78:	7cfb      	ldrb	r3, [r7, #19]
 8002f7a:	2b20      	cmp	r3, #32
 8002f7c:	d01a      	beq.n	8002fb4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	685a      	ldr	r2, [r3, #4]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f8c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002f8e:	f7ff f82f 	bl	8001ff0 <HAL_GetTick>
 8002f92:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f94:	e00e      	b.n	8002fb4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002f96:	f7ff f82b 	bl	8001ff0 <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	2b19      	cmp	r3, #25
 8002fa2:	d907      	bls.n	8002fb4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002fa4:	6a3b      	ldr	r3, [r7, #32]
 8002fa6:	f043 0320 	orr.w	r3, r3, #32
 8002faa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002fb2:	e006      	b.n	8002fc2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	f003 0320 	and.w	r3, r3, #32
 8002fbe:	2b20      	cmp	r3, #32
 8002fc0:	d1e9      	bne.n	8002f96 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	f003 0320 	and.w	r3, r3, #32
 8002fcc:	2b20      	cmp	r3, #32
 8002fce:	d003      	beq.n	8002fd8 <I2C_IsErrorOccurred+0xe0>
 8002fd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d0aa      	beq.n	8002f2e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002fd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d103      	bne.n	8002fe8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2220      	movs	r2, #32
 8002fe6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002fe8:	6a3b      	ldr	r3, [r7, #32]
 8002fea:	f043 0304 	orr.w	r3, r3, #4
 8002fee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	699b      	ldr	r3, [r3, #24]
 8002ffc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003004:	2b00      	cmp	r3, #0
 8003006:	d00b      	beq.n	8003020 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003008:	6a3b      	ldr	r3, [r7, #32]
 800300a:	f043 0301 	orr.w	r3, r3, #1
 800300e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003018:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00b      	beq.n	8003042 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800302a:	6a3b      	ldr	r3, [r7, #32]
 800302c:	f043 0308 	orr.w	r3, r3, #8
 8003030:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800303a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00b      	beq.n	8003064 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800304c:	6a3b      	ldr	r3, [r7, #32]
 800304e:	f043 0302 	orr.w	r3, r3, #2
 8003052:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800305c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003064:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003068:	2b00      	cmp	r3, #0
 800306a:	d01c      	beq.n	80030a6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f7ff fe3b 	bl	8002ce8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	6859      	ldr	r1, [r3, #4]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	4b0d      	ldr	r3, [pc, #52]	@ (80030b4 <I2C_IsErrorOccurred+0x1bc>)
 800307e:	400b      	ands	r3, r1
 8003080:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003086:	6a3b      	ldr	r3, [r7, #32]
 8003088:	431a      	orrs	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2220      	movs	r2, #32
 8003092:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80030a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3728      	adds	r7, #40	@ 0x28
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	fe00e800 	.word	0xfe00e800

080030b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b087      	sub	sp, #28
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	607b      	str	r3, [r7, #4]
 80030c2:	460b      	mov	r3, r1
 80030c4:	817b      	strh	r3, [r7, #10]
 80030c6:	4613      	mov	r3, r2
 80030c8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80030ca:	897b      	ldrh	r3, [r7, #10]
 80030cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80030d0:	7a7b      	ldrb	r3, [r7, #9]
 80030d2:	041b      	lsls	r3, r3, #16
 80030d4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80030d8:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80030de:	6a3b      	ldr	r3, [r7, #32]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80030e6:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	685a      	ldr	r2, [r3, #4]
 80030ee:	6a3b      	ldr	r3, [r7, #32]
 80030f0:	0d5b      	lsrs	r3, r3, #21
 80030f2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80030f6:	4b08      	ldr	r3, [pc, #32]	@ (8003118 <I2C_TransferConfig+0x60>)
 80030f8:	430b      	orrs	r3, r1
 80030fa:	43db      	mvns	r3, r3
 80030fc:	ea02 0103 	and.w	r1, r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	697a      	ldr	r2, [r7, #20]
 8003106:	430a      	orrs	r2, r1
 8003108:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800310a:	bf00      	nop
 800310c:	371c      	adds	r7, #28
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	03ff63ff 	.word	0x03ff63ff

0800311c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b20      	cmp	r3, #32
 8003130:	d138      	bne.n	80031a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003138:	2b01      	cmp	r3, #1
 800313a:	d101      	bne.n	8003140 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800313c:	2302      	movs	r3, #2
 800313e:	e032      	b.n	80031a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2224      	movs	r2, #36	@ 0x24
 800314c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f022 0201 	bic.w	r2, r2, #1
 800315e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800316e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	6819      	ldr	r1, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	683a      	ldr	r2, [r7, #0]
 800317c:	430a      	orrs	r2, r1
 800317e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f042 0201 	orr.w	r2, r2, #1
 800318e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2220      	movs	r2, #32
 8003194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80031a0:	2300      	movs	r3, #0
 80031a2:	e000      	b.n	80031a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80031a4:	2302      	movs	r3, #2
  }
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b085      	sub	sp, #20
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
 80031ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2b20      	cmp	r3, #32
 80031c6:	d139      	bne.n	800323c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d101      	bne.n	80031d6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80031d2:	2302      	movs	r3, #2
 80031d4:	e033      	b.n	800323e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2201      	movs	r2, #1
 80031da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2224      	movs	r2, #36	@ 0x24
 80031e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f022 0201 	bic.w	r2, r2, #1
 80031f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003204:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	021b      	lsls	r3, r3, #8
 800320a:	68fa      	ldr	r2, [r7, #12]
 800320c:	4313      	orrs	r3, r2
 800320e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f042 0201 	orr.w	r2, r2, #1
 8003226:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2220      	movs	r2, #32
 800322c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003238:	2300      	movs	r3, #0
 800323a:	e000      	b.n	800323e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800323c:	2302      	movs	r3, #2
  }
}
 800323e:	4618      	mov	r0, r3
 8003240:	3714      	adds	r7, #20
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
	...

0800324c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b088      	sub	sp, #32
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d102      	bne.n	8003260 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	f000 bc28 	b.w	8003ab0 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003260:	4b94      	ldr	r3, [pc, #592]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 8003262:	69db      	ldr	r3, [r3, #28]
 8003264:	f003 0318 	and.w	r3, r3, #24
 8003268:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 800326a:	4b92      	ldr	r3, [pc, #584]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 800326c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800326e:	f003 0303 	and.w	r3, r3, #3
 8003272:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0310 	and.w	r3, r3, #16
 800327c:	2b00      	cmp	r3, #0
 800327e:	d05b      	beq.n	8003338 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	2b08      	cmp	r3, #8
 8003284:	d005      	beq.n	8003292 <HAL_RCC_OscConfig+0x46>
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	2b18      	cmp	r3, #24
 800328a:	d114      	bne.n	80032b6 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	2b02      	cmp	r3, #2
 8003290:	d111      	bne.n	80032b6 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d102      	bne.n	80032a0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	f000 bc08 	b.w	8003ab0 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80032a0:	4b84      	ldr	r3, [pc, #528]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80032a2:	699b      	ldr	r3, [r3, #24]
 80032a4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	041b      	lsls	r3, r3, #16
 80032ae:	4981      	ldr	r1, [pc, #516]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80032b0:	4313      	orrs	r3, r2
 80032b2:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80032b4:	e040      	b.n	8003338 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	69db      	ldr	r3, [r3, #28]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d023      	beq.n	8003306 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80032be:	4b7d      	ldr	r3, [pc, #500]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a7c      	ldr	r2, [pc, #496]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80032c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ca:	f7fe fe91 	bl	8001ff0 <HAL_GetTick>
 80032ce:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80032d0:	e008      	b.n	80032e4 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80032d2:	f7fe fe8d 	bl	8001ff0 <HAL_GetTick>
 80032d6:	4602      	mov	r2, r0
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d901      	bls.n	80032e4 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e3e5      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80032e4:	4b73      	ldr	r3, [pc, #460]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d0f0      	beq.n	80032d2 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80032f0:	4b70      	ldr	r3, [pc, #448]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a1b      	ldr	r3, [r3, #32]
 80032fc:	041b      	lsls	r3, r3, #16
 80032fe:	496d      	ldr	r1, [pc, #436]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 8003300:	4313      	orrs	r3, r2
 8003302:	618b      	str	r3, [r1, #24]
 8003304:	e018      	b.n	8003338 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003306:	4b6b      	ldr	r3, [pc, #428]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a6a      	ldr	r2, [pc, #424]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 800330c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003310:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003312:	f7fe fe6d 	bl	8001ff0 <HAL_GetTick>
 8003316:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003318:	e008      	b.n	800332c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800331a:	f7fe fe69 	bl	8001ff0 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d901      	bls.n	800332c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e3c1      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800332c:	4b61      	ldr	r3, [pc, #388]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003334:	2b00      	cmp	r3, #0
 8003336:	d1f0      	bne.n	800331a <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0301 	and.w	r3, r3, #1
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 80a0 	beq.w	8003486 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	2b10      	cmp	r3, #16
 800334a:	d005      	beq.n	8003358 <HAL_RCC_OscConfig+0x10c>
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	2b18      	cmp	r3, #24
 8003350:	d109      	bne.n	8003366 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	2b03      	cmp	r3, #3
 8003356:	d106      	bne.n	8003366 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	2b00      	cmp	r3, #0
 800335e:	f040 8092 	bne.w	8003486 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e3a4      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800336e:	d106      	bne.n	800337e <HAL_RCC_OscConfig+0x132>
 8003370:	4b50      	ldr	r3, [pc, #320]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a4f      	ldr	r2, [pc, #316]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 8003376:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800337a:	6013      	str	r3, [r2, #0]
 800337c:	e058      	b.n	8003430 <HAL_RCC_OscConfig+0x1e4>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d112      	bne.n	80033ac <HAL_RCC_OscConfig+0x160>
 8003386:	4b4b      	ldr	r3, [pc, #300]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a4a      	ldr	r2, [pc, #296]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 800338c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003390:	6013      	str	r3, [r2, #0]
 8003392:	4b48      	ldr	r3, [pc, #288]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a47      	ldr	r2, [pc, #284]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 8003398:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800339c:	6013      	str	r3, [r2, #0]
 800339e:	4b45      	ldr	r3, [pc, #276]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a44      	ldr	r2, [pc, #272]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80033a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033a8:	6013      	str	r3, [r2, #0]
 80033aa:	e041      	b.n	8003430 <HAL_RCC_OscConfig+0x1e4>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033b4:	d112      	bne.n	80033dc <HAL_RCC_OscConfig+0x190>
 80033b6:	4b3f      	ldr	r3, [pc, #252]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a3e      	ldr	r2, [pc, #248]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80033bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033c0:	6013      	str	r3, [r2, #0]
 80033c2:	4b3c      	ldr	r3, [pc, #240]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a3b      	ldr	r2, [pc, #236]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80033c8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80033cc:	6013      	str	r3, [r2, #0]
 80033ce:	4b39      	ldr	r3, [pc, #228]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a38      	ldr	r2, [pc, #224]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80033d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033d8:	6013      	str	r3, [r2, #0]
 80033da:	e029      	b.n	8003430 <HAL_RCC_OscConfig+0x1e4>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80033e4:	d112      	bne.n	800340c <HAL_RCC_OscConfig+0x1c0>
 80033e6:	4b33      	ldr	r3, [pc, #204]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a32      	ldr	r2, [pc, #200]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80033ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033f0:	6013      	str	r3, [r2, #0]
 80033f2:	4b30      	ldr	r3, [pc, #192]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a2f      	ldr	r2, [pc, #188]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 80033f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033fc:	6013      	str	r3, [r2, #0]
 80033fe:	4b2d      	ldr	r3, [pc, #180]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a2c      	ldr	r2, [pc, #176]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 8003404:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003408:	6013      	str	r3, [r2, #0]
 800340a:	e011      	b.n	8003430 <HAL_RCC_OscConfig+0x1e4>
 800340c:	4b29      	ldr	r3, [pc, #164]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a28      	ldr	r2, [pc, #160]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 8003412:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003416:	6013      	str	r3, [r2, #0]
 8003418:	4b26      	ldr	r3, [pc, #152]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a25      	ldr	r2, [pc, #148]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 800341e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003422:	6013      	str	r3, [r2, #0]
 8003424:	4b23      	ldr	r3, [pc, #140]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a22      	ldr	r2, [pc, #136]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 800342a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800342e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d013      	beq.n	8003460 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003438:	f7fe fdda 	bl	8001ff0 <HAL_GetTick>
 800343c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800343e:	e008      	b.n	8003452 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003440:	f7fe fdd6 	bl	8001ff0 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b64      	cmp	r3, #100	@ 0x64
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e32e      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003452:	4b18      	ldr	r3, [pc, #96]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d0f0      	beq.n	8003440 <HAL_RCC_OscConfig+0x1f4>
 800345e:	e012      	b.n	8003486 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003460:	f7fe fdc6 	bl	8001ff0 <HAL_GetTick>
 8003464:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003466:	e008      	b.n	800347a <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003468:	f7fe fdc2 	bl	8001ff0 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b64      	cmp	r3, #100	@ 0x64
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e31a      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800347a:	4b0e      	ldr	r3, [pc, #56]	@ (80034b4 <HAL_RCC_OscConfig+0x268>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d1f0      	bne.n	8003468 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	f000 809a 	beq.w	80035c8 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d005      	beq.n	80034a6 <HAL_RCC_OscConfig+0x25a>
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	2b18      	cmp	r3, #24
 800349e:	d149      	bne.n	8003534 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d146      	bne.n	8003534 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d104      	bne.n	80034b8 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e2fe      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
 80034b2:	bf00      	nop
 80034b4:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d11c      	bne.n	80034f8 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80034be:	4b9a      	ldr	r3, [pc, #616]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0218 	and.w	r2, r3, #24
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d014      	beq.n	80034f8 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80034ce:	4b96      	ldr	r3, [pc, #600]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f023 0218 	bic.w	r2, r3, #24
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	691b      	ldr	r3, [r3, #16]
 80034da:	4993      	ldr	r1, [pc, #588]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80034e0:	f000 fdd0 	bl	8004084 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80034e4:	4b91      	ldr	r3, [pc, #580]	@ (800372c <HAL_RCC_OscConfig+0x4e0>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7fe fcf7 	bl	8001edc <HAL_InitTick>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d001      	beq.n	80034f8 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e2db      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034f8:	f7fe fd7a 	bl	8001ff0 <HAL_GetTick>
 80034fc:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034fe:	e008      	b.n	8003512 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003500:	f7fe fd76 	bl	8001ff0 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	2b02      	cmp	r3, #2
 800350c:	d901      	bls.n	8003512 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e2ce      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003512:	4b85      	ldr	r3, [pc, #532]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0f0      	beq.n	8003500 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800351e:	4b82      	ldr	r3, [pc, #520]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	041b      	lsls	r3, r3, #16
 800352c:	497e      	ldr	r1, [pc, #504]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 800352e:	4313      	orrs	r3, r2
 8003530:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003532:	e049      	b.n	80035c8 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d02c      	beq.n	8003596 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800353c:	4b7a      	ldr	r3, [pc, #488]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f023 0218 	bic.w	r2, r3, #24
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	4977      	ldr	r1, [pc, #476]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 800354a:	4313      	orrs	r3, r2
 800354c:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 800354e:	4b76      	ldr	r3, [pc, #472]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a75      	ldr	r2, [pc, #468]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 8003554:	f043 0301 	orr.w	r3, r3, #1
 8003558:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800355a:	f7fe fd49 	bl	8001ff0 <HAL_GetTick>
 800355e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003560:	e008      	b.n	8003574 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003562:	f7fe fd45 	bl	8001ff0 <HAL_GetTick>
 8003566:	4602      	mov	r2, r0
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	2b02      	cmp	r3, #2
 800356e:	d901      	bls.n	8003574 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e29d      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003574:	4b6c      	ldr	r3, [pc, #432]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0302 	and.w	r3, r3, #2
 800357c:	2b00      	cmp	r3, #0
 800357e:	d0f0      	beq.n	8003562 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003580:	4b69      	ldr	r3, [pc, #420]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 8003582:	691b      	ldr	r3, [r3, #16]
 8003584:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	041b      	lsls	r3, r3, #16
 800358e:	4966      	ldr	r1, [pc, #408]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 8003590:	4313      	orrs	r3, r2
 8003592:	610b      	str	r3, [r1, #16]
 8003594:	e018      	b.n	80035c8 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003596:	4b64      	ldr	r3, [pc, #400]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a63      	ldr	r2, [pc, #396]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 800359c:	f023 0301 	bic.w	r3, r3, #1
 80035a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035a2:	f7fe fd25 	bl	8001ff0 <HAL_GetTick>
 80035a6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035a8:	e008      	b.n	80035bc <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80035aa:	f7fe fd21 	bl	8001ff0 <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d901      	bls.n	80035bc <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e279      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035bc:	4b5a      	ldr	r3, [pc, #360]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0302 	and.w	r3, r3, #2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1f0      	bne.n	80035aa <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0308 	and.w	r3, r3, #8
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d03c      	beq.n	800364e <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	699b      	ldr	r3, [r3, #24]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d01c      	beq.n	8003616 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035dc:	4b52      	ldr	r3, [pc, #328]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80035de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80035e2:	4a51      	ldr	r2, [pc, #324]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80035e4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80035e8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035ec:	f7fe fd00 	bl	8001ff0 <HAL_GetTick>
 80035f0:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80035f2:	e008      	b.n	8003606 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80035f4:	f7fe fcfc 	bl	8001ff0 <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d901      	bls.n	8003606 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8003602:	2303      	movs	r3, #3
 8003604:	e254      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003606:	4b48      	ldr	r3, [pc, #288]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 8003608:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800360c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d0ef      	beq.n	80035f4 <HAL_RCC_OscConfig+0x3a8>
 8003614:	e01b      	b.n	800364e <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003616:	4b44      	ldr	r3, [pc, #272]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 8003618:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800361c:	4a42      	ldr	r2, [pc, #264]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 800361e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003622:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003626:	f7fe fce3 	bl	8001ff0 <HAL_GetTick>
 800362a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800362c:	e008      	b.n	8003640 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800362e:	f7fe fcdf 	bl	8001ff0 <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	2b02      	cmp	r3, #2
 800363a:	d901      	bls.n	8003640 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800363c:	2303      	movs	r3, #3
 800363e:	e237      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003640:	4b39      	ldr	r3, [pc, #228]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 8003642:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003646:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1ef      	bne.n	800362e <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0304 	and.w	r3, r3, #4
 8003656:	2b00      	cmp	r3, #0
 8003658:	f000 80d2 	beq.w	8003800 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800365c:	4b34      	ldr	r3, [pc, #208]	@ (8003730 <HAL_RCC_OscConfig+0x4e4>)
 800365e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003660:	f003 0301 	and.w	r3, r3, #1
 8003664:	2b00      	cmp	r3, #0
 8003666:	d118      	bne.n	800369a <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003668:	4b31      	ldr	r3, [pc, #196]	@ (8003730 <HAL_RCC_OscConfig+0x4e4>)
 800366a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366c:	4a30      	ldr	r2, [pc, #192]	@ (8003730 <HAL_RCC_OscConfig+0x4e4>)
 800366e:	f043 0301 	orr.w	r3, r3, #1
 8003672:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003674:	f7fe fcbc 	bl	8001ff0 <HAL_GetTick>
 8003678:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800367c:	f7fe fcb8 	bl	8001ff0 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b02      	cmp	r3, #2
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e210      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800368e:	4b28      	ldr	r3, [pc, #160]	@ (8003730 <HAL_RCC_OscConfig+0x4e4>)
 8003690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003692:	f003 0301 	and.w	r3, r3, #1
 8003696:	2b00      	cmp	r3, #0
 8003698:	d0f0      	beq.n	800367c <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d108      	bne.n	80036b4 <HAL_RCC_OscConfig+0x468>
 80036a2:	4b21      	ldr	r3, [pc, #132]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80036a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036a8:	4a1f      	ldr	r2, [pc, #124]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80036aa:	f043 0301 	orr.w	r3, r3, #1
 80036ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80036b2:	e074      	b.n	800379e <HAL_RCC_OscConfig+0x552>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d118      	bne.n	80036ee <HAL_RCC_OscConfig+0x4a2>
 80036bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80036be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036c2:	4a19      	ldr	r2, [pc, #100]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80036c4:	f023 0301 	bic.w	r3, r3, #1
 80036c8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80036cc:	4b16      	ldr	r3, [pc, #88]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80036ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036d2:	4a15      	ldr	r2, [pc, #84]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80036d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80036dc:	4b12      	ldr	r3, [pc, #72]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80036de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036e2:	4a11      	ldr	r2, [pc, #68]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80036e4:	f023 0304 	bic.w	r3, r3, #4
 80036e8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80036ec:	e057      	b.n	800379e <HAL_RCC_OscConfig+0x552>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	2b05      	cmp	r3, #5
 80036f4:	d11e      	bne.n	8003734 <HAL_RCC_OscConfig+0x4e8>
 80036f6:	4b0c      	ldr	r3, [pc, #48]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80036f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036fc:	4a0a      	ldr	r2, [pc, #40]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 80036fe:	f043 0304 	orr.w	r3, r3, #4
 8003702:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003706:	4b08      	ldr	r3, [pc, #32]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 8003708:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800370c:	4a06      	ldr	r2, [pc, #24]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 800370e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003712:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003716:	4b04      	ldr	r3, [pc, #16]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 8003718:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800371c:	4a02      	ldr	r2, [pc, #8]	@ (8003728 <HAL_RCC_OscConfig+0x4dc>)
 800371e:	f043 0301 	orr.w	r3, r3, #1
 8003722:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003726:	e03a      	b.n	800379e <HAL_RCC_OscConfig+0x552>
 8003728:	44020c00 	.word	0x44020c00
 800372c:	20000004 	.word	0x20000004
 8003730:	44020800 	.word	0x44020800
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	2b85      	cmp	r3, #133	@ 0x85
 800373a:	d118      	bne.n	800376e <HAL_RCC_OscConfig+0x522>
 800373c:	4ba2      	ldr	r3, [pc, #648]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 800373e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003742:	4aa1      	ldr	r2, [pc, #644]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003744:	f043 0304 	orr.w	r3, r3, #4
 8003748:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800374c:	4b9e      	ldr	r3, [pc, #632]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 800374e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003752:	4a9d      	ldr	r2, [pc, #628]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003754:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003758:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800375c:	4b9a      	ldr	r3, [pc, #616]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 800375e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003762:	4a99      	ldr	r2, [pc, #612]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003764:	f043 0301 	orr.w	r3, r3, #1
 8003768:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800376c:	e017      	b.n	800379e <HAL_RCC_OscConfig+0x552>
 800376e:	4b96      	ldr	r3, [pc, #600]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003770:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003774:	4a94      	ldr	r2, [pc, #592]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003776:	f023 0301 	bic.w	r3, r3, #1
 800377a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800377e:	4b92      	ldr	r3, [pc, #584]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003780:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003784:	4a90      	ldr	r2, [pc, #576]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003786:	f023 0304 	bic.w	r3, r3, #4
 800378a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800378e:	4b8e      	ldr	r3, [pc, #568]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003790:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003794:	4a8c      	ldr	r2, [pc, #560]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003796:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800379a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d016      	beq.n	80037d4 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037a6:	f7fe fc23 	bl	8001ff0 <HAL_GetTick>
 80037aa:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037ac:	e00a      	b.n	80037c4 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ae:	f7fe fc1f 	bl	8001ff0 <HAL_GetTick>
 80037b2:	4602      	mov	r2, r0
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	1ad3      	subs	r3, r2, r3
 80037b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037bc:	4293      	cmp	r3, r2
 80037be:	d901      	bls.n	80037c4 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80037c0:	2303      	movs	r3, #3
 80037c2:	e175      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037c4:	4b80      	ldr	r3, [pc, #512]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 80037c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d0ed      	beq.n	80037ae <HAL_RCC_OscConfig+0x562>
 80037d2:	e015      	b.n	8003800 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037d4:	f7fe fc0c 	bl	8001ff0 <HAL_GetTick>
 80037d8:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037da:	e00a      	b.n	80037f2 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037dc:	f7fe fc08 	bl	8001ff0 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d901      	bls.n	80037f2 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e15e      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037f2:	4b75      	ldr	r3, [pc, #468]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 80037f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037f8:	f003 0302 	and.w	r3, r3, #2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d1ed      	bne.n	80037dc <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0320 	and.w	r3, r3, #32
 8003808:	2b00      	cmp	r3, #0
 800380a:	d036      	beq.n	800387a <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003810:	2b00      	cmp	r3, #0
 8003812:	d019      	beq.n	8003848 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003814:	4b6c      	ldr	r3, [pc, #432]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a6b      	ldr	r2, [pc, #428]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 800381a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800381e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003820:	f7fe fbe6 	bl	8001ff0 <HAL_GetTick>
 8003824:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003826:	e008      	b.n	800383a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003828:	f7fe fbe2 	bl	8001ff0 <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	2b02      	cmp	r3, #2
 8003834:	d901      	bls.n	800383a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e13a      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800383a:	4b63      	ldr	r3, [pc, #396]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d0f0      	beq.n	8003828 <HAL_RCC_OscConfig+0x5dc>
 8003846:	e018      	b.n	800387a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003848:	4b5f      	ldr	r3, [pc, #380]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a5e      	ldr	r2, [pc, #376]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 800384e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003852:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003854:	f7fe fbcc 	bl	8001ff0 <HAL_GetTick>
 8003858:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800385a:	e008      	b.n	800386e <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800385c:	f7fe fbc8 	bl	8001ff0 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b02      	cmp	r3, #2
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e120      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800386e:	4b56      	ldr	r3, [pc, #344]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1f0      	bne.n	800385c <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800387e:	2b00      	cmp	r3, #0
 8003880:	f000 8115 	beq.w	8003aae <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	2b18      	cmp	r3, #24
 8003888:	f000 80af 	beq.w	80039ea <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003890:	2b02      	cmp	r3, #2
 8003892:	f040 8086 	bne.w	80039a2 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003896:	4b4c      	ldr	r3, [pc, #304]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a4b      	ldr	r2, [pc, #300]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 800389c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a2:	f7fe fba5 	bl	8001ff0 <HAL_GetTick>
 80038a6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80038a8:	e008      	b.n	80038bc <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80038aa:	f7fe fba1 	bl	8001ff0 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d901      	bls.n	80038bc <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	e0f9      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80038bc:	4b42      	ldr	r3, [pc, #264]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d1f0      	bne.n	80038aa <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80038c8:	4b3f      	ldr	r3, [pc, #252]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 80038ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038cc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80038d0:	f023 0303 	bic.w	r3, r3, #3
 80038d4:	687a      	ldr	r2, [r7, #4]
 80038d6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80038dc:	0212      	lsls	r2, r2, #8
 80038de:	430a      	orrs	r2, r1
 80038e0:	4939      	ldr	r1, [pc, #228]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 80038e2:	4313      	orrs	r3, r2
 80038e4:	628b      	str	r3, [r1, #40]	@ 0x28
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038ea:	3b01      	subs	r3, #1
 80038ec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f4:	3b01      	subs	r3, #1
 80038f6:	025b      	lsls	r3, r3, #9
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	431a      	orrs	r2, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003900:	3b01      	subs	r3, #1
 8003902:	041b      	lsls	r3, r3, #16
 8003904:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003908:	431a      	orrs	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390e:	3b01      	subs	r3, #1
 8003910:	061b      	lsls	r3, r3, #24
 8003912:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003916:	492c      	ldr	r1, [pc, #176]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003918:	4313      	orrs	r3, r2
 800391a:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800391c:	4b2a      	ldr	r3, [pc, #168]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 800391e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003920:	4a29      	ldr	r2, [pc, #164]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003922:	f023 0310 	bic.w	r3, r3, #16
 8003926:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800392c:	4a26      	ldr	r2, [pc, #152]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 800392e:	00db      	lsls	r3, r3, #3
 8003930:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003932:	4b25      	ldr	r3, [pc, #148]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003936:	4a24      	ldr	r2, [pc, #144]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003938:	f043 0310 	orr.w	r3, r3, #16
 800393c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800393e:	4b22      	ldr	r3, [pc, #136]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003942:	f023 020c 	bic.w	r2, r3, #12
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800394a:	491f      	ldr	r1, [pc, #124]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 800394c:	4313      	orrs	r3, r2
 800394e:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8003950:	4b1d      	ldr	r3, [pc, #116]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003954:	f023 0220 	bic.w	r2, r3, #32
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800395c:	491a      	ldr	r1, [pc, #104]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 800395e:	4313      	orrs	r3, r2
 8003960:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003962:	4b19      	ldr	r3, [pc, #100]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003966:	4a18      	ldr	r2, [pc, #96]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003968:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800396c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 800396e:	4b16      	ldr	r3, [pc, #88]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a15      	ldr	r2, [pc, #84]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003974:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003978:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800397a:	f7fe fb39 	bl	8001ff0 <HAL_GetTick>
 800397e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003980:	e008      	b.n	8003994 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003982:	f7fe fb35 	bl	8001ff0 <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	2b02      	cmp	r3, #2
 800398e:	d901      	bls.n	8003994 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e08d      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003994:	4b0c      	ldr	r3, [pc, #48]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800399c:	2b00      	cmp	r3, #0
 800399e:	d0f0      	beq.n	8003982 <HAL_RCC_OscConfig+0x736>
 80039a0:	e085      	b.n	8003aae <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80039a2:	4b09      	ldr	r3, [pc, #36]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a08      	ldr	r2, [pc, #32]	@ (80039c8 <HAL_RCC_OscConfig+0x77c>)
 80039a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ae:	f7fe fb1f 	bl	8001ff0 <HAL_GetTick>
 80039b2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80039b4:	e00a      	b.n	80039cc <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80039b6:	f7fe fb1b 	bl	8001ff0 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d903      	bls.n	80039cc <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e073      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
 80039c8:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80039cc:	4b3a      	ldr	r3, [pc, #232]	@ (8003ab8 <HAL_RCC_OscConfig+0x86c>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d1ee      	bne.n	80039b6 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80039d8:	4b37      	ldr	r3, [pc, #220]	@ (8003ab8 <HAL_RCC_OscConfig+0x86c>)
 80039da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039dc:	4a36      	ldr	r2, [pc, #216]	@ (8003ab8 <HAL_RCC_OscConfig+0x86c>)
 80039de:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80039e2:	f023 0303 	bic.w	r3, r3, #3
 80039e6:	6293      	str	r3, [r2, #40]	@ 0x28
 80039e8:	e061      	b.n	8003aae <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80039ea:	4b33      	ldr	r3, [pc, #204]	@ (8003ab8 <HAL_RCC_OscConfig+0x86c>)
 80039ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ee:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80039f0:	4b31      	ldr	r3, [pc, #196]	@ (8003ab8 <HAL_RCC_OscConfig+0x86c>)
 80039f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039f4:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d031      	beq.n	8003a62 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	f003 0203 	and.w	r2, r3, #3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d12a      	bne.n	8003a62 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	0a1b      	lsrs	r3, r3, #8
 8003a10:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d122      	bne.n	8003a62 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a26:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d11a      	bne.n	8003a62 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	0a5b      	lsrs	r3, r3, #9
 8003a30:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a38:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d111      	bne.n	8003a62 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	0c1b      	lsrs	r3, r3, #16
 8003a42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a4a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d108      	bne.n	8003a62 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	0e1b      	lsrs	r3, r3, #24
 8003a54:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d001      	beq.n	8003a66 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e024      	b.n	8003ab0 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003a66:	4b14      	ldr	r3, [pc, #80]	@ (8003ab8 <HAL_RCC_OscConfig+0x86c>)
 8003a68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a6a:	08db      	lsrs	r3, r3, #3
 8003a6c:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d01a      	beq.n	8003aae <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003a78:	4b0f      	ldr	r3, [pc, #60]	@ (8003ab8 <HAL_RCC_OscConfig+0x86c>)
 8003a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a7c:	4a0e      	ldr	r2, [pc, #56]	@ (8003ab8 <HAL_RCC_OscConfig+0x86c>)
 8003a7e:	f023 0310 	bic.w	r3, r3, #16
 8003a82:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a84:	f7fe fab4 	bl	8001ff0 <HAL_GetTick>
 8003a88:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8003a8a:	bf00      	nop
 8003a8c:	f7fe fab0 	bl	8001ff0 <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d0f9      	beq.n	8003a8c <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a9c:	4a06      	ldr	r2, [pc, #24]	@ (8003ab8 <HAL_RCC_OscConfig+0x86c>)
 8003a9e:	00db      	lsls	r3, r3, #3
 8003aa0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003aa2:	4b05      	ldr	r3, [pc, #20]	@ (8003ab8 <HAL_RCC_OscConfig+0x86c>)
 8003aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa6:	4a04      	ldr	r2, [pc, #16]	@ (8003ab8 <HAL_RCC_OscConfig+0x86c>)
 8003aa8:	f043 0310 	orr.w	r3, r3, #16
 8003aac:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3720      	adds	r7, #32
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	44020c00 	.word	0x44020c00

08003abc <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d101      	bne.n	8003ad0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e19e      	b.n	8003e0e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ad0:	4b83      	ldr	r3, [pc, #524]	@ (8003ce0 <HAL_RCC_ClockConfig+0x224>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 030f 	and.w	r3, r3, #15
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d910      	bls.n	8003b00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ade:	4b80      	ldr	r3, [pc, #512]	@ (8003ce0 <HAL_RCC_ClockConfig+0x224>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f023 020f 	bic.w	r2, r3, #15
 8003ae6:	497e      	ldr	r1, [pc, #504]	@ (8003ce0 <HAL_RCC_ClockConfig+0x224>)
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aee:	4b7c      	ldr	r3, [pc, #496]	@ (8003ce0 <HAL_RCC_ClockConfig+0x224>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 030f 	and.w	r3, r3, #15
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d001      	beq.n	8003b00 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e186      	b.n	8003e0e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0310 	and.w	r3, r3, #16
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d012      	beq.n	8003b32 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	695a      	ldr	r2, [r3, #20]
 8003b10:	4b74      	ldr	r3, [pc, #464]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003b12:	6a1b      	ldr	r3, [r3, #32]
 8003b14:	0a1b      	lsrs	r3, r3, #8
 8003b16:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d909      	bls.n	8003b32 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003b1e:	4b71      	ldr	r3, [pc, #452]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003b20:	6a1b      	ldr	r3, [r3, #32]
 8003b22:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	021b      	lsls	r3, r3, #8
 8003b2c:	496d      	ldr	r1, [pc, #436]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0308 	and.w	r3, r3, #8
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d012      	beq.n	8003b64 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	691a      	ldr	r2, [r3, #16]
 8003b42:	4b68      	ldr	r3, [pc, #416]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003b44:	6a1b      	ldr	r3, [r3, #32]
 8003b46:	091b      	lsrs	r3, r3, #4
 8003b48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d909      	bls.n	8003b64 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003b50:	4b64      	ldr	r3, [pc, #400]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	691b      	ldr	r3, [r3, #16]
 8003b5c:	011b      	lsls	r3, r3, #4
 8003b5e:	4961      	ldr	r1, [pc, #388]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003b60:	4313      	orrs	r3, r2
 8003b62:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0304 	and.w	r3, r3, #4
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d010      	beq.n	8003b92 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68da      	ldr	r2, [r3, #12]
 8003b74:	4b5b      	ldr	r3, [pc, #364]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003b76:	6a1b      	ldr	r3, [r3, #32]
 8003b78:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d908      	bls.n	8003b92 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003b80:	4b58      	ldr	r3, [pc, #352]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003b82:	6a1b      	ldr	r3, [r3, #32]
 8003b84:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	4955      	ldr	r1, [pc, #340]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0302 	and.w	r3, r3, #2
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d010      	beq.n	8003bc0 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	689a      	ldr	r2, [r3, #8]
 8003ba2:	4b50      	ldr	r3, [pc, #320]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003ba4:	6a1b      	ldr	r3, [r3, #32]
 8003ba6:	f003 030f 	and.w	r3, r3, #15
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d908      	bls.n	8003bc0 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003bae:	4b4d      	ldr	r3, [pc, #308]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	f023 020f 	bic.w	r2, r3, #15
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	494a      	ldr	r1, [pc, #296]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0301 	and.w	r3, r3, #1
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f000 8093 	beq.w	8003cf4 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	2b03      	cmp	r3, #3
 8003bd4:	d107      	bne.n	8003be6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003bd6:	4b43      	ldr	r3, [pc, #268]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d121      	bne.n	8003c26 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e113      	b.n	8003e0e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d107      	bne.n	8003bfe <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bee:	4b3d      	ldr	r3, [pc, #244]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d115      	bne.n	8003c26 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e107      	b.n	8003e0e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d107      	bne.n	8003c16 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003c06:	4b37      	ldr	r3, [pc, #220]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d109      	bne.n	8003c26 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e0fb      	b.n	8003e0e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c16:	4b33      	ldr	r3, [pc, #204]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e0f3      	b.n	8003e0e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8003c26:	4b2f      	ldr	r3, [pc, #188]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003c28:	69db      	ldr	r3, [r3, #28]
 8003c2a:	f023 0203 	bic.w	r2, r3, #3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	492c      	ldr	r1, [pc, #176]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003c34:	4313      	orrs	r3, r2
 8003c36:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c38:	f7fe f9da 	bl	8001ff0 <HAL_GetTick>
 8003c3c:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	2b03      	cmp	r3, #3
 8003c44:	d112      	bne.n	8003c6c <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c46:	e00a      	b.n	8003c5e <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003c48:	f7fe f9d2 	bl	8001ff0 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e0d7      	b.n	8003e0e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c5e:	4b21      	ldr	r3, [pc, #132]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003c60:	69db      	ldr	r3, [r3, #28]
 8003c62:	f003 0318 	and.w	r3, r3, #24
 8003c66:	2b18      	cmp	r3, #24
 8003c68:	d1ee      	bne.n	8003c48 <HAL_RCC_ClockConfig+0x18c>
 8003c6a:	e043      	b.n	8003cf4 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d112      	bne.n	8003c9a <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c74:	e00a      	b.n	8003c8c <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003c76:	f7fe f9bb 	bl	8001ff0 <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e0c0      	b.n	8003e0e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c8c:	4b15      	ldr	r3, [pc, #84]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003c8e:	69db      	ldr	r3, [r3, #28]
 8003c90:	f003 0318 	and.w	r3, r3, #24
 8003c94:	2b10      	cmp	r3, #16
 8003c96:	d1ee      	bne.n	8003c76 <HAL_RCC_ClockConfig+0x1ba>
 8003c98:	e02c      	b.n	8003cf4 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d122      	bne.n	8003ce8 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003ca2:	e00a      	b.n	8003cba <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003ca4:	f7fe f9a4 	bl	8001ff0 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d901      	bls.n	8003cba <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e0a9      	b.n	8003e0e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003cba:	4b0a      	ldr	r3, [pc, #40]	@ (8003ce4 <HAL_RCC_ClockConfig+0x228>)
 8003cbc:	69db      	ldr	r3, [r3, #28]
 8003cbe:	f003 0318 	and.w	r3, r3, #24
 8003cc2:	2b08      	cmp	r3, #8
 8003cc4:	d1ee      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x1e8>
 8003cc6:	e015      	b.n	8003cf4 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003cc8:	f7fe f992 	bl	8001ff0 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d906      	bls.n	8003ce8 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	e097      	b.n	8003e0e <HAL_RCC_ClockConfig+0x352>
 8003cde:	bf00      	nop
 8003ce0:	40022000 	.word	0x40022000
 8003ce4:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ce8:	4b4b      	ldr	r3, [pc, #300]	@ (8003e18 <HAL_RCC_ClockConfig+0x35c>)
 8003cea:	69db      	ldr	r3, [r3, #28]
 8003cec:	f003 0318 	and.w	r3, r3, #24
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d1e9      	bne.n	8003cc8 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0302 	and.w	r3, r3, #2
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d010      	beq.n	8003d22 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689a      	ldr	r2, [r3, #8]
 8003d04:	4b44      	ldr	r3, [pc, #272]	@ (8003e18 <HAL_RCC_ClockConfig+0x35c>)
 8003d06:	6a1b      	ldr	r3, [r3, #32]
 8003d08:	f003 030f 	and.w	r3, r3, #15
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d208      	bcs.n	8003d22 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003d10:	4b41      	ldr	r3, [pc, #260]	@ (8003e18 <HAL_RCC_ClockConfig+0x35c>)
 8003d12:	6a1b      	ldr	r3, [r3, #32]
 8003d14:	f023 020f 	bic.w	r2, r3, #15
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	493e      	ldr	r1, [pc, #248]	@ (8003e18 <HAL_RCC_ClockConfig+0x35c>)
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d22:	4b3e      	ldr	r3, [pc, #248]	@ (8003e1c <HAL_RCC_ClockConfig+0x360>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 030f 	and.w	r3, r3, #15
 8003d2a:	683a      	ldr	r2, [r7, #0]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d210      	bcs.n	8003d52 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d30:	4b3a      	ldr	r3, [pc, #232]	@ (8003e1c <HAL_RCC_ClockConfig+0x360>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f023 020f 	bic.w	r2, r3, #15
 8003d38:	4938      	ldr	r1, [pc, #224]	@ (8003e1c <HAL_RCC_ClockConfig+0x360>)
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d40:	4b36      	ldr	r3, [pc, #216]	@ (8003e1c <HAL_RCC_ClockConfig+0x360>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 030f 	and.w	r3, r3, #15
 8003d48:	683a      	ldr	r2, [r7, #0]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d001      	beq.n	8003d52 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e05d      	b.n	8003e0e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0304 	and.w	r3, r3, #4
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d010      	beq.n	8003d80 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	68da      	ldr	r2, [r3, #12]
 8003d62:	4b2d      	ldr	r3, [pc, #180]	@ (8003e18 <HAL_RCC_ClockConfig+0x35c>)
 8003d64:	6a1b      	ldr	r3, [r3, #32]
 8003d66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d208      	bcs.n	8003d80 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003d6e:	4b2a      	ldr	r3, [pc, #168]	@ (8003e18 <HAL_RCC_ClockConfig+0x35c>)
 8003d70:	6a1b      	ldr	r3, [r3, #32]
 8003d72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	4927      	ldr	r1, [pc, #156]	@ (8003e18 <HAL_RCC_ClockConfig+0x35c>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0308 	and.w	r3, r3, #8
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d012      	beq.n	8003db2 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	691a      	ldr	r2, [r3, #16]
 8003d90:	4b21      	ldr	r3, [pc, #132]	@ (8003e18 <HAL_RCC_ClockConfig+0x35c>)
 8003d92:	6a1b      	ldr	r3, [r3, #32]
 8003d94:	091b      	lsrs	r3, r3, #4
 8003d96:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d209      	bcs.n	8003db2 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8003e18 <HAL_RCC_ClockConfig+0x35c>)
 8003da0:	6a1b      	ldr	r3, [r3, #32]
 8003da2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	011b      	lsls	r3, r3, #4
 8003dac:	491a      	ldr	r1, [pc, #104]	@ (8003e18 <HAL_RCC_ClockConfig+0x35c>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0310 	and.w	r3, r3, #16
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d012      	beq.n	8003de4 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	695a      	ldr	r2, [r3, #20]
 8003dc2:	4b15      	ldr	r3, [pc, #84]	@ (8003e18 <HAL_RCC_ClockConfig+0x35c>)
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	0a1b      	lsrs	r3, r3, #8
 8003dc8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d209      	bcs.n	8003de4 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003dd0:	4b11      	ldr	r3, [pc, #68]	@ (8003e18 <HAL_RCC_ClockConfig+0x35c>)
 8003dd2:	6a1b      	ldr	r3, [r3, #32]
 8003dd4:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	695b      	ldr	r3, [r3, #20]
 8003ddc:	021b      	lsls	r3, r3, #8
 8003dde:	490e      	ldr	r1, [pc, #56]	@ (8003e18 <HAL_RCC_ClockConfig+0x35c>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003de4:	f000 f822 	bl	8003e2c <HAL_RCC_GetSysClockFreq>
 8003de8:	4602      	mov	r2, r0
 8003dea:	4b0b      	ldr	r3, [pc, #44]	@ (8003e18 <HAL_RCC_ClockConfig+0x35c>)
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	f003 030f 	and.w	r3, r3, #15
 8003df2:	490b      	ldr	r1, [pc, #44]	@ (8003e20 <HAL_RCC_ClockConfig+0x364>)
 8003df4:	5ccb      	ldrb	r3, [r1, r3]
 8003df6:	fa22 f303 	lsr.w	r3, r2, r3
 8003dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8003e24 <HAL_RCC_ClockConfig+0x368>)
 8003dfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8003e28 <HAL_RCC_ClockConfig+0x36c>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f7fe f86a 	bl	8001edc <HAL_InitTick>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8003e0c:	7afb      	ldrb	r3, [r7, #11]
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3710      	adds	r7, #16
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	44020c00 	.word	0x44020c00
 8003e1c:	40022000 	.word	0x40022000
 8003e20:	08009d80 	.word	0x08009d80
 8003e24:	20000000 	.word	0x20000000
 8003e28:	20000004 	.word	0x20000004

08003e2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b089      	sub	sp, #36	@ 0x24
 8003e30:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8003e32:	4b8c      	ldr	r3, [pc, #560]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e34:	69db      	ldr	r3, [r3, #28]
 8003e36:	f003 0318 	and.w	r3, r3, #24
 8003e3a:	2b08      	cmp	r3, #8
 8003e3c:	d102      	bne.n	8003e44 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003e3e:	4b8a      	ldr	r3, [pc, #552]	@ (8004068 <HAL_RCC_GetSysClockFreq+0x23c>)
 8003e40:	61fb      	str	r3, [r7, #28]
 8003e42:	e107      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e44:	4b87      	ldr	r3, [pc, #540]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e46:	69db      	ldr	r3, [r3, #28]
 8003e48:	f003 0318 	and.w	r3, r3, #24
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d112      	bne.n	8003e76 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003e50:	4b84      	ldr	r3, [pc, #528]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0320 	and.w	r3, r3, #32
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d009      	beq.n	8003e70 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003e5c:	4b81      	ldr	r3, [pc, #516]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	08db      	lsrs	r3, r3, #3
 8003e62:	f003 0303 	and.w	r3, r3, #3
 8003e66:	4a81      	ldr	r2, [pc, #516]	@ (800406c <HAL_RCC_GetSysClockFreq+0x240>)
 8003e68:	fa22 f303 	lsr.w	r3, r2, r3
 8003e6c:	61fb      	str	r3, [r7, #28]
 8003e6e:	e0f1      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8003e70:	4b7e      	ldr	r3, [pc, #504]	@ (800406c <HAL_RCC_GetSysClockFreq+0x240>)
 8003e72:	61fb      	str	r3, [r7, #28]
 8003e74:	e0ee      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e76:	4b7b      	ldr	r3, [pc, #492]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e78:	69db      	ldr	r3, [r3, #28]
 8003e7a:	f003 0318 	and.w	r3, r3, #24
 8003e7e:	2b10      	cmp	r3, #16
 8003e80:	d102      	bne.n	8003e88 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e82:	4b7b      	ldr	r3, [pc, #492]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x244>)
 8003e84:	61fb      	str	r3, [r7, #28]
 8003e86:	e0e5      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e88:	4b76      	ldr	r3, [pc, #472]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e8a:	69db      	ldr	r3, [r3, #28]
 8003e8c:	f003 0318 	and.w	r3, r3, #24
 8003e90:	2b18      	cmp	r3, #24
 8003e92:	f040 80dd 	bne.w	8004050 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003e96:	4b73      	ldr	r3, [pc, #460]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e9a:	f003 0303 	and.w	r3, r3, #3
 8003e9e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8003ea0:	4b70      	ldr	r3, [pc, #448]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea4:	0a1b      	lsrs	r3, r3, #8
 8003ea6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003eaa:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003eac:	4b6d      	ldr	r3, [pc, #436]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb0:	091b      	lsrs	r3, r3, #4
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8003eb8:	4b6a      	ldr	r3, [pc, #424]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8003ebc:	08db      	lsrs	r3, r3, #3
 8003ebe:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8003ec2:	68fa      	ldr	r2, [r7, #12]
 8003ec4:	fb02 f303 	mul.w	r3, r2, r3
 8003ec8:	ee07 3a90 	vmov	s15, r3
 8003ecc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ed0:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	f000 80b7 	beq.w	800404a <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d003      	beq.n	8003eea <HAL_RCC_GetSysClockFreq+0xbe>
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	2b03      	cmp	r3, #3
 8003ee6:	d056      	beq.n	8003f96 <HAL_RCC_GetSysClockFreq+0x16a>
 8003ee8:	e077      	b.n	8003fda <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003eea:	4b5e      	ldr	r3, [pc, #376]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0320 	and.w	r3, r3, #32
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d02d      	beq.n	8003f52 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003ef6:	4b5b      	ldr	r3, [pc, #364]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	08db      	lsrs	r3, r3, #3
 8003efc:	f003 0303 	and.w	r3, r3, #3
 8003f00:	4a5a      	ldr	r2, [pc, #360]	@ (800406c <HAL_RCC_GetSysClockFreq+0x240>)
 8003f02:	fa22 f303 	lsr.w	r3, r2, r3
 8003f06:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	ee07 3a90 	vmov	s15, r3
 8003f0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	ee07 3a90 	vmov	s15, r3
 8003f18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f20:	4b50      	ldr	r3, [pc, #320]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003f22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f28:	ee07 3a90 	vmov	s15, r3
 8003f2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f30:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f34:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8004074 <HAL_RCC_GetSysClockFreq+0x248>
 8003f38:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f44:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f4c:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8003f50:	e065      	b.n	800401e <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	ee07 3a90 	vmov	s15, r3
 8003f58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f5c:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8004078 <HAL_RCC_GetSysClockFreq+0x24c>
 8003f60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f64:	4b3f      	ldr	r3, [pc, #252]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f6c:	ee07 3a90 	vmov	s15, r3
 8003f70:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f74:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f78:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004074 <HAL_RCC_GetSysClockFreq+0x248>
 8003f7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f80:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f88:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f90:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003f94:	e043      	b.n	800401e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	ee07 3a90 	vmov	s15, r3
 8003f9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fa0:	eddf 6a36 	vldr	s13, [pc, #216]	@ 800407c <HAL_RCC_GetSysClockFreq+0x250>
 8003fa4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fa8:	4b2e      	ldr	r3, [pc, #184]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003faa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fb0:	ee07 3a90 	vmov	s15, r3
 8003fb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fb8:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fbc:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8004074 <HAL_RCC_GetSysClockFreq+0x248>
 8003fc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003fc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fc8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fcc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003fd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fd4:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8003fd8:	e021      	b.n	800401e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	ee07 3a90 	vmov	s15, r3
 8003fe0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fe4:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004080 <HAL_RCC_GetSysClockFreq+0x254>
 8003fe8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fec:	4b1d      	ldr	r3, [pc, #116]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8003fee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ff4:	ee07 3a90 	vmov	s15, r3
 8003ff8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ffc:	ed97 6a02 	vldr	s12, [r7, #8]
 8004000:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8004074 <HAL_RCC_GetSysClockFreq+0x248>
 8004004:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004008:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800400c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004010:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004014:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004018:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800401c:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800401e:	4b11      	ldr	r3, [pc, #68]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x238>)
 8004020:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004022:	0a5b      	lsrs	r3, r3, #9
 8004024:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004028:	3301      	adds	r3, #1
 800402a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	ee07 3a90 	vmov	s15, r3
 8004032:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004036:	edd7 6a06 	vldr	s13, [r7, #24]
 800403a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800403e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004042:	ee17 3a90 	vmov	r3, s15
 8004046:	61fb      	str	r3, [r7, #28]
 8004048:	e004      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800404a:	2300      	movs	r3, #0
 800404c:	61fb      	str	r3, [r7, #28]
 800404e:	e001      	b.n	8004054 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8004050:	4b06      	ldr	r3, [pc, #24]	@ (800406c <HAL_RCC_GetSysClockFreq+0x240>)
 8004052:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8004054:	69fb      	ldr	r3, [r7, #28]
}
 8004056:	4618      	mov	r0, r3
 8004058:	3724      	adds	r7, #36	@ 0x24
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	44020c00 	.word	0x44020c00
 8004068:	003d0900 	.word	0x003d0900
 800406c:	03d09000 	.word	0x03d09000
 8004070:	016e3600 	.word	0x016e3600
 8004074:	46000000 	.word	0x46000000
 8004078:	4c742400 	.word	0x4c742400
 800407c:	4bb71b00 	.word	0x4bb71b00
 8004080:	4a742400 	.word	0x4a742400

08004084 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004088:	f7ff fed0 	bl	8003e2c <HAL_RCC_GetSysClockFreq>
 800408c:	4602      	mov	r2, r0
 800408e:	4b08      	ldr	r3, [pc, #32]	@ (80040b0 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004090:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004092:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004096:	4907      	ldr	r1, [pc, #28]	@ (80040b4 <HAL_RCC_GetHCLKFreq+0x30>)
 8004098:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800409a:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800409e:	fa22 f303 	lsr.w	r3, r2, r3
 80040a2:	4a05      	ldr	r2, [pc, #20]	@ (80040b8 <HAL_RCC_GetHCLKFreq+0x34>)
 80040a4:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80040a6:	4b04      	ldr	r3, [pc, #16]	@ (80040b8 <HAL_RCC_GetHCLKFreq+0x34>)
 80040a8:	681b      	ldr	r3, [r3, #0]
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	44020c00 	.word	0x44020c00
 80040b4:	08009d80 	.word	0x08009d80
 80040b8:	20000000 	.word	0x20000000

080040bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80040c0:	f7ff ffe0 	bl	8004084 <HAL_RCC_GetHCLKFreq>
 80040c4:	4602      	mov	r2, r0
 80040c6:	4b06      	ldr	r3, [pc, #24]	@ (80040e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	091b      	lsrs	r3, r3, #4
 80040cc:	f003 0307 	and.w	r3, r3, #7
 80040d0:	4904      	ldr	r1, [pc, #16]	@ (80040e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80040d2:	5ccb      	ldrb	r3, [r1, r3]
 80040d4:	f003 031f 	and.w	r3, r3, #31
 80040d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040dc:	4618      	mov	r0, r3
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	44020c00 	.word	0x44020c00
 80040e4:	08009d90 	.word	0x08009d90

080040e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80040ec:	f7ff ffca 	bl	8004084 <HAL_RCC_GetHCLKFreq>
 80040f0:	4602      	mov	r2, r0
 80040f2:	4b06      	ldr	r3, [pc, #24]	@ (800410c <HAL_RCC_GetPCLK2Freq+0x24>)
 80040f4:	6a1b      	ldr	r3, [r3, #32]
 80040f6:	0a1b      	lsrs	r3, r3, #8
 80040f8:	f003 0307 	and.w	r3, r3, #7
 80040fc:	4904      	ldr	r1, [pc, #16]	@ (8004110 <HAL_RCC_GetPCLK2Freq+0x28>)
 80040fe:	5ccb      	ldrb	r3, [r1, r3]
 8004100:	f003 031f 	and.w	r3, r3, #31
 8004104:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004108:	4618      	mov	r0, r3
 800410a:	bd80      	pop	{r7, pc}
 800410c:	44020c00 	.word	0x44020c00
 8004110:	08009d90 	.word	0x08009d90

08004114 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8004118:	f7ff ffb4 	bl	8004084 <HAL_RCC_GetHCLKFreq>
 800411c:	4602      	mov	r2, r0
 800411e:	4b06      	ldr	r3, [pc, #24]	@ (8004138 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004120:	6a1b      	ldr	r3, [r3, #32]
 8004122:	0b1b      	lsrs	r3, r3, #12
 8004124:	f003 0307 	and.w	r3, r3, #7
 8004128:	4904      	ldr	r1, [pc, #16]	@ (800413c <HAL_RCC_GetPCLK3Freq+0x28>)
 800412a:	5ccb      	ldrb	r3, [r1, r3]
 800412c:	f003 031f 	and.w	r3, r3, #31
 8004130:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004134:	4618      	mov	r0, r3
 8004136:	bd80      	pop	{r7, pc}
 8004138:	44020c00 	.word	0x44020c00
 800413c:	08009d90 	.word	0x08009d90

08004140 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004140:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004144:	b0aa      	sub	sp, #168	@ 0xa8
 8004146:	af00      	add	r7, sp, #0
 8004148:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800414c:	2300      	movs	r3, #0
 800414e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004152:	2300      	movs	r3, #0
 8004154:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004158:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800415c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004160:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8004164:	2500      	movs	r5, #0
 8004166:	ea54 0305 	orrs.w	r3, r4, r5
 800416a:	d00b      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 800416c:	4bb8      	ldr	r3, [pc, #736]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800416e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004172:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8004176:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800417a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800417c:	4ab4      	ldr	r2, [pc, #720]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800417e:	430b      	orrs	r3, r1
 8004180:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004184:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800418c:	f002 0801 	and.w	r8, r2, #1
 8004190:	f04f 0900 	mov.w	r9, #0
 8004194:	ea58 0309 	orrs.w	r3, r8, r9
 8004198:	d038      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800419a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800419e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041a0:	2b05      	cmp	r3, #5
 80041a2:	d819      	bhi.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80041a4:	a201      	add	r2, pc, #4	@ (adr r2, 80041ac <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80041a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041aa:	bf00      	nop
 80041ac:	080041e1 	.word	0x080041e1
 80041b0:	080041c5 	.word	0x080041c5
 80041b4:	080041d9 	.word	0x080041d9
 80041b8:	080041e1 	.word	0x080041e1
 80041bc:	080041e1 	.word	0x080041e1
 80041c0:	080041e1 	.word	0x080041e1
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80041c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041c8:	3308      	adds	r3, #8
 80041ca:	4618      	mov	r0, r3
 80041cc:	f001 fff2 	bl	80061b4 <RCCEx_PLL2_Config>
 80041d0:	4603      	mov	r3, r0
 80041d2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 80041d6:	e004      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80041de:	e000      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 80041e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041e2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d10c      	bne.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80041ea:	4b99      	ldr	r3, [pc, #612]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80041ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80041f0:	f023 0107 	bic.w	r1, r3, #7
 80041f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041fa:	4a95      	ldr	r2, [pc, #596]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80041fc:	430b      	orrs	r3, r1
 80041fe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004202:	e003      	b.n	800420c <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004204:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004208:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800420c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004214:	f002 0a02 	and.w	sl, r2, #2
 8004218:	f04f 0b00 	mov.w	fp, #0
 800421c:	ea5a 030b 	orrs.w	r3, sl, fp
 8004220:	d03c      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8004222:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004228:	2b28      	cmp	r3, #40	@ 0x28
 800422a:	d01b      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x124>
 800422c:	2b28      	cmp	r3, #40	@ 0x28
 800422e:	d815      	bhi.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8004230:	2b20      	cmp	r3, #32
 8004232:	d019      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8004234:	2b20      	cmp	r3, #32
 8004236:	d811      	bhi.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8004238:	2b18      	cmp	r3, #24
 800423a:	d017      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x12c>
 800423c:	2b18      	cmp	r3, #24
 800423e:	d80d      	bhi.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8004240:	2b00      	cmp	r3, #0
 8004242:	d015      	beq.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8004244:	2b08      	cmp	r3, #8
 8004246:	d109      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004248:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800424c:	3308      	adds	r3, #8
 800424e:	4618      	mov	r0, r3
 8004250:	f001 ffb0 	bl	80061b4 <RCCEx_PLL2_Config>
 8004254:	4603      	mov	r3, r0
 8004256:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 800425a:	e00a      	b.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004262:	e006      	b.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004264:	bf00      	nop
 8004266:	e004      	b.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004268:	bf00      	nop
 800426a:	e002      	b.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 800426c:	bf00      	nop
 800426e:	e000      	b.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8004270:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004272:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d10c      	bne.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800427a:	4b75      	ldr	r3, [pc, #468]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800427c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004280:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004284:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800428a:	4a71      	ldr	r2, [pc, #452]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800428c:	430b      	orrs	r3, r1
 800428e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004292:	e003      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004294:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004298:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800429c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a4:	f002 0304 	and.w	r3, r2, #4
 80042a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042ac:	2300      	movs	r3, #0
 80042ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80042b2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80042b6:	460b      	mov	r3, r1
 80042b8:	4313      	orrs	r3, r2
 80042ba:	d040      	beq.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80042bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042c2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80042c6:	d01e      	beq.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 80042c8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80042cc:	d817      	bhi.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80042ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042d2:	d01a      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 80042d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042d8:	d811      	bhi.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80042da:	2bc0      	cmp	r3, #192	@ 0xc0
 80042dc:	d017      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80042de:	2bc0      	cmp	r3, #192	@ 0xc0
 80042e0:	d80d      	bhi.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d015      	beq.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 80042e6:	2b40      	cmp	r3, #64	@ 0x40
 80042e8:	d109      	bne.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80042ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042ee:	3308      	adds	r3, #8
 80042f0:	4618      	mov	r0, r3
 80042f2:	f001 ff5f 	bl	80061b4 <RCCEx_PLL2_Config>
 80042f6:	4603      	mov	r3, r0
 80042f8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 80042fc:	e00a      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004304:	e006      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8004306:	bf00      	nop
 8004308:	e004      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800430a:	bf00      	nop
 800430c:	e002      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800430e:	bf00      	nop
 8004310:	e000      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8004312:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004314:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10c      	bne.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800431c:	4b4c      	ldr	r3, [pc, #304]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800431e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004322:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004326:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800432a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800432c:	4a48      	ldr	r2, [pc, #288]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800432e:	430b      	orrs	r3, r1
 8004330:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004334:	e003      	b.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004336:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800433a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800433e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004346:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800434a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800434e:	2300      	movs	r3, #0
 8004350:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004354:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004358:	460b      	mov	r3, r1
 800435a:	4313      	orrs	r3, r2
 800435c:	d043      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800435e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004364:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004368:	d021      	beq.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800436a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800436e:	d81a      	bhi.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8004370:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004374:	d01d      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8004376:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800437a:	d814      	bhi.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 800437c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004380:	d019      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x276>
 8004382:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004386:	d80e      	bhi.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8004388:	2b00      	cmp	r3, #0
 800438a:	d016      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x27a>
 800438c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004390:	d109      	bne.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004392:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004396:	3308      	adds	r3, #8
 8004398:	4618      	mov	r0, r3
 800439a:	f001 ff0b 	bl	80061b4 <RCCEx_PLL2_Config>
 800439e:	4603      	mov	r3, r0
 80043a0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80043a4:	e00a      	b.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80043ac:	e006      	b.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80043ae:	bf00      	nop
 80043b0:	e004      	b.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80043b2:	bf00      	nop
 80043b4:	e002      	b.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80043b6:	bf00      	nop
 80043b8:	e000      	b.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80043ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043bc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d10c      	bne.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80043c4:	4b22      	ldr	r3, [pc, #136]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80043c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043ca:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80043ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80043d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d4:	4a1e      	ldr	r2, [pc, #120]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80043d6:	430b      	orrs	r3, r1
 80043d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80043dc:	e003      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043de:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80043e2:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80043ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ee:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80043f2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80043f4:	2300      	movs	r3, #0
 80043f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80043f8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80043fc:	460b      	mov	r3, r1
 80043fe:	4313      	orrs	r3, r2
 8004400:	d03e      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8004402:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004406:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004408:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800440c:	d01b      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x306>
 800440e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004412:	d814      	bhi.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8004414:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004418:	d017      	beq.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x30a>
 800441a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800441e:	d80e      	bhi.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8004420:	2b00      	cmp	r3, #0
 8004422:	d017      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8004424:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004428:	d109      	bne.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800442a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800442e:	3308      	adds	r3, #8
 8004430:	4618      	mov	r0, r3
 8004432:	f001 febf 	bl	80061b4 <RCCEx_PLL2_Config>
 8004436:	4603      	mov	r3, r0
 8004438:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 800443c:	e00b      	b.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004444:	e007      	b.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8004446:	bf00      	nop
 8004448:	e005      	b.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 800444a:	bf00      	nop
 800444c:	e003      	b.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x316>
 800444e:	bf00      	nop
 8004450:	44020c00 	.word	0x44020c00
        break;
 8004454:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004456:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10c      	bne.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800445e:	4ba5      	ldr	r3, [pc, #660]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004460:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004464:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004468:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800446c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800446e:	4aa1      	ldr	r2, [pc, #644]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004470:	430b      	orrs	r3, r1
 8004472:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004476:	e003      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004478:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800447c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004480:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004488:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800448c:	673b      	str	r3, [r7, #112]	@ 0x70
 800448e:	2300      	movs	r3, #0
 8004490:	677b      	str	r3, [r7, #116]	@ 0x74
 8004492:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004496:	460b      	mov	r3, r1
 8004498:	4313      	orrs	r3, r2
 800449a:	d03b      	beq.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 800449c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80044a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044a2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80044a6:	d01b      	beq.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 80044a8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80044ac:	d814      	bhi.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x398>
 80044ae:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80044b2:	d017      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80044b4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80044b8:	d80e      	bhi.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x398>
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d014      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 80044be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80044c2:	d109      	bne.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80044c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80044c8:	3308      	adds	r3, #8
 80044ca:	4618      	mov	r0, r3
 80044cc:	f001 fe72 	bl	80061b4 <RCCEx_PLL2_Config>
 80044d0:	4603      	mov	r3, r0
 80044d2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80044d6:	e008      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80044de:	e004      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80044e0:	bf00      	nop
 80044e2:	e002      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80044e4:	bf00      	nop
 80044e6:	e000      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80044e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044ea:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10c      	bne.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80044f2:	4b80      	ldr	r3, [pc, #512]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80044f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80044f8:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80044fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004500:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004502:	4a7c      	ldr	r2, [pc, #496]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004504:	430b      	orrs	r3, r1
 8004506:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800450a:	e003      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800450c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004510:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8004514:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800451c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004520:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004522:	2300      	movs	r3, #0
 8004524:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004526:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800452a:	460b      	mov	r3, r1
 800452c:	4313      	orrs	r3, r2
 800452e:	d033      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8004530:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004536:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800453a:	d015      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800453c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004540:	d80e      	bhi.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8004542:	2b00      	cmp	r3, #0
 8004544:	d012      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8004546:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800454a:	d109      	bne.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800454c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004550:	3308      	adds	r3, #8
 8004552:	4618      	mov	r0, r3
 8004554:	f001 fe2e 	bl	80061b4 <RCCEx_PLL2_Config>
 8004558:	4603      	mov	r3, r0
 800455a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 800455e:	e006      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004566:	e002      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8004568:	bf00      	nop
 800456a:	e000      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 800456c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800456e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10c      	bne.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8004576:	4b5f      	ldr	r3, [pc, #380]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004578:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800457c:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8004580:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004586:	4a5b      	ldr	r2, [pc, #364]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004588:	430b      	orrs	r3, r1
 800458a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800458e:	e003      	b.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004590:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004594:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8004598:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800459c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a0:	2100      	movs	r1, #0
 80045a2:	6639      	str	r1, [r7, #96]	@ 0x60
 80045a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80045aa:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80045ae:	460b      	mov	r3, r1
 80045b0:	4313      	orrs	r3, r2
 80045b2:	d033      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 80045b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80045b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045be:	d015      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 80045c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045c4:	d80e      	bhi.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d012      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80045ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045ce:	d109      	bne.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80045d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80045d4:	3308      	adds	r3, #8
 80045d6:	4618      	mov	r0, r3
 80045d8:	f001 fdec 	bl	80061b4 <RCCEx_PLL2_Config>
 80045dc:	4603      	mov	r3, r0
 80045de:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 80045e2:	e006      	b.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80045ea:	e002      	b.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 80045ec:	bf00      	nop
 80045ee:	e000      	b.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 80045f0:	bf00      	nop
    }
    if (ret == HAL_OK)
 80045f2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d10c      	bne.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 80045fa:	4b3e      	ldr	r3, [pc, #248]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80045fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004600:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004604:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800460a:	4a3a      	ldr	r2, [pc, #232]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800460c:	430b      	orrs	r3, r1
 800460e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004612:	e003      	b.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004614:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004618:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800461c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004624:	2100      	movs	r1, #0
 8004626:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004628:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800462c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800462e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004632:	460b      	mov	r3, r1
 8004634:	4313      	orrs	r3, r2
 8004636:	d00e      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8004638:	4b2e      	ldr	r3, [pc, #184]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800463a:	69db      	ldr	r3, [r3, #28]
 800463c:	4a2d      	ldr	r2, [pc, #180]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800463e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004642:	61d3      	str	r3, [r2, #28]
 8004644:	4b2b      	ldr	r3, [pc, #172]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004646:	69d9      	ldr	r1, [r3, #28]
 8004648:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800464c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004650:	4a28      	ldr	r2, [pc, #160]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8004652:	430b      	orrs	r3, r1
 8004654:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004656:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800465a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800465e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004662:	653b      	str	r3, [r7, #80]	@ 0x50
 8004664:	2300      	movs	r3, #0
 8004666:	657b      	str	r3, [r7, #84]	@ 0x54
 8004668:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800466c:	460b      	mov	r3, r1
 800466e:	4313      	orrs	r3, r2
 8004670:	d046      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8004672:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004678:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800467c:	d021      	beq.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
 800467e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004682:	d81a      	bhi.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8004684:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004688:	d01d      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x586>
 800468a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800468e:	d814      	bhi.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8004690:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004694:	d019      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8004696:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800469a:	d80e      	bhi.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x57a>
 800469c:	2b00      	cmp	r3, #0
 800469e:	d016      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x58e>
 80046a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046a4:	d109      	bne.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80046a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80046aa:	3308      	adds	r3, #8
 80046ac:	4618      	mov	r0, r3
 80046ae:	f001 fd81 	bl	80061b4 <RCCEx_PLL2_Config>
 80046b2:	4603      	mov	r3, r0
 80046b4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80046b8:	e00a      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80046c0:	e006      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80046c2:	bf00      	nop
 80046c4:	e004      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80046c6:	bf00      	nop
 80046c8:	e002      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80046ca:	bf00      	nop
 80046cc:	e000      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80046ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046d0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d10f      	bne.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80046d8:	4b06      	ldr	r3, [pc, #24]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80046da:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80046de:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80046e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80046e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046e8:	4a02      	ldr	r2, [pc, #8]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80046ea:	430b      	orrs	r3, r1
 80046ec:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80046f0:	e006      	b.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80046f2:	bf00      	nop
 80046f4:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046f8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80046fc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004700:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004708:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800470c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800470e:	2300      	movs	r3, #0
 8004710:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004712:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004716:	460b      	mov	r3, r1
 8004718:	4313      	orrs	r3, r2
 800471a:	d043      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800471c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004722:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004726:	d021      	beq.n	800476c <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8004728:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800472c:	d81a      	bhi.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x624>
 800472e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004732:	d01d      	beq.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x630>
 8004734:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004738:	d814      	bhi.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x624>
 800473a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800473e:	d019      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x634>
 8004740:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004744:	d80e      	bhi.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8004746:	2b00      	cmp	r3, #0
 8004748:	d016      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x638>
 800474a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800474e:	d109      	bne.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004750:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004754:	3308      	adds	r3, #8
 8004756:	4618      	mov	r0, r3
 8004758:	f001 fd2c 	bl	80061b4 <RCCEx_PLL2_Config>
 800475c:	4603      	mov	r3, r0
 800475e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8004762:	e00a      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800476a:	e006      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 800476c:	bf00      	nop
 800476e:	e004      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8004770:	bf00      	nop
 8004772:	e002      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8004774:	bf00      	nop
 8004776:	e000      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8004778:	bf00      	nop
    }

    if (ret == HAL_OK)
 800477a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800477e:	2b00      	cmp	r3, #0
 8004780:	d10c      	bne.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8004782:	4bb6      	ldr	r3, [pc, #728]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004784:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004788:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800478c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004792:	4ab2      	ldr	r2, [pc, #712]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004794:	430b      	orrs	r3, r1
 8004796:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800479a:	e003      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800479c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80047a0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80047a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80047a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ac:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80047b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80047b2:	2300      	movs	r3, #0
 80047b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80047b6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80047ba:	460b      	mov	r3, r1
 80047bc:	4313      	orrs	r3, r2
 80047be:	d030      	beq.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80047c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80047c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047c6:	2b05      	cmp	r3, #5
 80047c8:	d80f      	bhi.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 80047ca:	2b03      	cmp	r3, #3
 80047cc:	d211      	bcs.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d911      	bls.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 80047d2:	2b02      	cmp	r3, #2
 80047d4:	d109      	bne.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80047d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80047da:	3308      	adds	r3, #8
 80047dc:	4618      	mov	r0, r3
 80047de:	f001 fce9 	bl	80061b4 <RCCEx_PLL2_Config>
 80047e2:	4603      	mov	r3, r0
 80047e4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80047e8:	e006      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80047f0:	e002      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 80047f2:	bf00      	nop
 80047f4:	e000      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 80047f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047f8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d10c      	bne.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8004800:	4b96      	ldr	r3, [pc, #600]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004802:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004806:	f023 0107 	bic.w	r1, r3, #7
 800480a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800480e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004810:	4a92      	ldr	r2, [pc, #584]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004812:	430b      	orrs	r3, r1
 8004814:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004818:	e003      	b.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800481a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800481e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8004822:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800482a:	2100      	movs	r1, #0
 800482c:	63b9      	str	r1, [r7, #56]	@ 0x38
 800482e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004832:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004834:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004838:	460b      	mov	r3, r1
 800483a:	4313      	orrs	r3, r2
 800483c:	d022      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 800483e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004842:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004844:	2b00      	cmp	r3, #0
 8004846:	d005      	beq.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x714>
 8004848:	2b08      	cmp	r3, #8
 800484a:	d005      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004852:	e002      	b.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8004854:	bf00      	nop
 8004856:	e000      	b.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8004858:	bf00      	nop
    }

    if (ret == HAL_OK)
 800485a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800485e:	2b00      	cmp	r3, #0
 8004860:	d10c      	bne.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8004862:	4b7e      	ldr	r3, [pc, #504]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004864:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004868:	f023 0108 	bic.w	r1, r3, #8
 800486c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004870:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004872:	4a7a      	ldr	r2, [pc, #488]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004874:	430b      	orrs	r3, r1
 8004876:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800487a:	e003      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800487c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004880:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004884:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800488c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004890:	633b      	str	r3, [r7, #48]	@ 0x30
 8004892:	2300      	movs	r3, #0
 8004894:	637b      	str	r3, [r7, #52]	@ 0x34
 8004896:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800489a:	460b      	mov	r3, r1
 800489c:	4313      	orrs	r3, r2
 800489e:	f000 80b0 	beq.w	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80048a2:	4b6f      	ldr	r3, [pc, #444]	@ (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80048a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a6:	4a6e      	ldr	r2, [pc, #440]	@ (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80048a8:	f043 0301 	orr.w	r3, r3, #1
 80048ac:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048ae:	f7fd fb9f 	bl	8001ff0 <HAL_GetTick>
 80048b2:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80048b6:	e00b      	b.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048b8:	f7fd fb9a 	bl	8001ff0 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80048c2:	1ad3      	subs	r3, r2, r3
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d903      	bls.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80048ce:	e005      	b.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80048d0:	4b63      	ldr	r3, [pc, #396]	@ (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80048d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d0ed      	beq.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 80048dc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	f040 808a 	bne.w	80049fa <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048e6:	4b5d      	ldr	r3, [pc, #372]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80048e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80048ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80048f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d022      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x802>
 80048fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004900:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004902:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8004906:	429a      	cmp	r2, r3
 8004908:	d01b      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800490a:	4b54      	ldr	r3, [pc, #336]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800490c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004910:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004914:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004918:	4b50      	ldr	r3, [pc, #320]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800491a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800491e:	4a4f      	ldr	r2, [pc, #316]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004920:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004924:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004928:	4b4c      	ldr	r3, [pc, #304]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800492a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800492e:	4a4b      	ldr	r2, [pc, #300]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004930:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004934:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004938:	4a48      	ldr	r2, [pc, #288]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800493a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800493e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004942:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b00      	cmp	r3, #0
 800494c:	d019      	beq.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800494e:	f7fd fb4f 	bl	8001ff0 <HAL_GetTick>
 8004952:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004956:	e00d      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004958:	f7fd fb4a 	bl	8001ff0 <HAL_GetTick>
 800495c:	4602      	mov	r2, r0
 800495e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004968:	4293      	cmp	r3, r2
 800496a:	d903      	bls.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 800496c:	2303      	movs	r3, #3
 800496e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 8004972:	e006      	b.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004974:	4b39      	ldr	r3, [pc, #228]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004976:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d0ea      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 8004982:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004986:	2b00      	cmp	r3, #0
 8004988:	d132      	bne.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800498a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800498e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004990:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004994:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004998:	d10f      	bne.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x87a>
 800499a:	4b30      	ldr	r3, [pc, #192]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800499c:	69db      	ldr	r3, [r3, #28]
 800499e:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80049a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80049a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049a8:	091b      	lsrs	r3, r3, #4
 80049aa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80049ae:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80049b2:	4a2a      	ldr	r2, [pc, #168]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80049b4:	430b      	orrs	r3, r1
 80049b6:	61d3      	str	r3, [r2, #28]
 80049b8:	e005      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x886>
 80049ba:	4b28      	ldr	r3, [pc, #160]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80049bc:	69db      	ldr	r3, [r3, #28]
 80049be:	4a27      	ldr	r2, [pc, #156]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80049c0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80049c4:	61d3      	str	r3, [r2, #28]
 80049c6:	4b25      	ldr	r3, [pc, #148]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80049c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80049cc:	4a23      	ldr	r2, [pc, #140]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80049ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80049d6:	4b21      	ldr	r3, [pc, #132]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80049d8:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 80049dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80049e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049e6:	4a1d      	ldr	r2, [pc, #116]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80049e8:	430b      	orrs	r3, r1
 80049ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80049ee:	e008      	b.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80049f0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80049f4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 80049f8:	e003      	b.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049fa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80049fe:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004a02:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a0a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8004a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a10:	2300      	movs	r3, #0
 8004a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a14:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004a18:	460b      	mov	r3, r1
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	d038      	beq.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8004a1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004a22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a24:	2b30      	cmp	r3, #48	@ 0x30
 8004a26:	d014      	beq.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x912>
 8004a28:	2b30      	cmp	r3, #48	@ 0x30
 8004a2a:	d80e      	bhi.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8004a2c:	2b20      	cmp	r3, #32
 8004a2e:	d012      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x916>
 8004a30:	2b20      	cmp	r3, #32
 8004a32:	d80a      	bhi.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d015      	beq.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004a38:	2b10      	cmp	r3, #16
 8004a3a:	d106      	bne.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a3c:	4b07      	ldr	r3, [pc, #28]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a40:	4a06      	ldr	r2, [pc, #24]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004a42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a46:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8004a48:	e00d      	b.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004a50:	e009      	b.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8004a52:	bf00      	nop
 8004a54:	e007      	b.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8004a56:	bf00      	nop
 8004a58:	e005      	b.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x926>
 8004a5a:	bf00      	nop
 8004a5c:	44020c00 	.word	0x44020c00
 8004a60:	44020800 	.word	0x44020800
        break;
 8004a64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a66:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d10c      	bne.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8004a6e:	4bb5      	ldr	r3, [pc, #724]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004a70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004a74:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004a78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004a7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a7e:	49b1      	ldr	r1, [pc, #708]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004a80:	4313      	orrs	r3, r2
 8004a82:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8004a86:	e003      	b.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a88:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004a8c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8004a90:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a98:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8004a9c:	623b      	str	r3, [r7, #32]
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aa2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004aa6:	460b      	mov	r3, r1
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	d03c      	beq.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8004aac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ab0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ab2:	2b04      	cmp	r3, #4
 8004ab4:	d81d      	bhi.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 8004ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8004abc <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8004ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004abc:	08004ad1 	.word	0x08004ad1
 8004ac0:	08004adf 	.word	0x08004adf
 8004ac4:	08004af3 	.word	0x08004af3
 8004ac8:	08004afb 	.word	0x08004afb
 8004acc:	08004afb 	.word	0x08004afb
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ad0:	4b9c      	ldr	r3, [pc, #624]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad4:	4a9b      	ldr	r2, [pc, #620]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004ad6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ada:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004adc:	e00e      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ade:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ae2:	3308      	adds	r3, #8
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f001 fb65 	bl	80061b4 <RCCEx_PLL2_Config>
 8004aea:	4603      	mov	r3, r0
 8004aec:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004af0:	e004      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004af8:	e000      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8004afa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004afc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d10c      	bne.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8004b04:	4b8f      	ldr	r3, [pc, #572]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004b06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b0a:	f023 0207 	bic.w	r2, r3, #7
 8004b0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b14:	498b      	ldr	r1, [pc, #556]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004b16:	4313      	orrs	r3, r2
 8004b18:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004b1c:	e003      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b1e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004b22:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8004b26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b2e:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004b32:	61bb      	str	r3, [r7, #24]
 8004b34:	2300      	movs	r3, #0
 8004b36:	61fb      	str	r3, [r7, #28]
 8004b38:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004b3c:	460b      	mov	r3, r1
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	d03c      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8004b42:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b48:	2b20      	cmp	r3, #32
 8004b4a:	d01f      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004b4c:	2b20      	cmp	r3, #32
 8004b4e:	d819      	bhi.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8004b50:	2b18      	cmp	r3, #24
 8004b52:	d01d      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8004b54:	2b18      	cmp	r3, #24
 8004b56:	d815      	bhi.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d002      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8004b5c:	2b08      	cmp	r3, #8
 8004b5e:	d007      	beq.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8004b60:	e010      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b62:	4b78      	ldr	r3, [pc, #480]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b66:	4a77      	ldr	r2, [pc, #476]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004b68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b6c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004b6e:	e010      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b74:	3308      	adds	r3, #8
 8004b76:	4618      	mov	r0, r3
 8004b78:	f001 fb1c 	bl	80061b4 <RCCEx_PLL2_Config>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004b82:	e006      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004b8a:	e002      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8004b8c:	bf00      	nop
 8004b8e:	e000      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8004b90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b92:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d10c      	bne.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8004b9a:	4b6a      	ldr	r3, [pc, #424]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ba0:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8004ba4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ba8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004baa:	4966      	ldr	r1, [pc, #408]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004bac:	4313      	orrs	r3, r2
 8004bae:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004bb2:	e003      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bb4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004bb8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8004bbc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004bc8:	613b      	str	r3, [r7, #16]
 8004bca:	2300      	movs	r3, #0
 8004bcc:	617b      	str	r3, [r7, #20]
 8004bce:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	d03e      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8004bd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004bdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004be2:	d020      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8004be4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004be8:	d819      	bhi.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0xade>
 8004bea:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bec:	d01d      	beq.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8004bee:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bf0:	d815      	bhi.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0xade>
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d002      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0xabc>
 8004bf6:	2b40      	cmp	r3, #64	@ 0x40
 8004bf8:	d007      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8004bfa:	e010      	b.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bfc:	4b51      	ldr	r3, [pc, #324]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c00:	4a50      	ldr	r2, [pc, #320]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004c02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c06:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004c08:	e010      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c0e:	3308      	adds	r3, #8
 8004c10:	4618      	mov	r0, r3
 8004c12:	f001 facf 	bl	80061b4 <RCCEx_PLL2_Config>
 8004c16:	4603      	mov	r3, r0
 8004c18:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004c1c:	e006      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004c24:	e002      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8004c26:	bf00      	nop
 8004c28:	e000      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8004c2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c2c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d10c      	bne.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8004c34:	4b43      	ldr	r3, [pc, #268]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004c36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c3a:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8004c3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c44:	493f      	ldr	r1, [pc, #252]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004c46:	4313      	orrs	r3, r2
 8004c48:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004c4c:	e003      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c4e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004c52:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004c56:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5e:	2100      	movs	r1, #0
 8004c60:	60b9      	str	r1, [r7, #8]
 8004c62:	f003 0304 	and.w	r3, r3, #4
 8004c66:	60fb      	str	r3, [r7, #12]
 8004c68:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	d038      	beq.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8004c72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c7c:	d00e      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 8004c7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c82:	d815      	bhi.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d017      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8004c88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c8c:	d110      	bne.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c8e:	4b2d      	ldr	r3, [pc, #180]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c92:	4a2c      	ldr	r2, [pc, #176]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004c94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c98:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004c9a:	e00e      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ca0:	3308      	adds	r3, #8
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f001 fa86 	bl	80061b4 <RCCEx_PLL2_Config>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004cae:	e004      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004cb6:	e000      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8004cb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cba:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d10c      	bne.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8004cc2:	4b20      	ldr	r3, [pc, #128]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004cc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004cc8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ccc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004cd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cd2:	491c      	ldr	r1, [pc, #112]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8004cda:	e003      	b.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cdc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004ce0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004ce4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cec:	2100      	movs	r1, #0
 8004cee:	6039      	str	r1, [r7, #0]
 8004cf0:	f003 0310 	and.w	r3, r3, #16
 8004cf4:	607b      	str	r3, [r7, #4]
 8004cf6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004cfa:	460b      	mov	r3, r1
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	d039      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8004d00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d06:	2b30      	cmp	r3, #48	@ 0x30
 8004d08:	d01e      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8004d0a:	2b30      	cmp	r3, #48	@ 0x30
 8004d0c:	d815      	bhi.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8004d0e:	2b10      	cmp	r3, #16
 8004d10:	d002      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8004d12:	2b20      	cmp	r3, #32
 8004d14:	d007      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8004d16:	e010      	b.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d18:	4b0a      	ldr	r3, [pc, #40]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d1c:	4a09      	ldr	r2, [pc, #36]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004d1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d22:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8004d24:	e011      	b.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d2a:	3308      	adds	r3, #8
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f001 fa41 	bl	80061b4 <RCCEx_PLL2_Config>
 8004d32:	4603      	mov	r3, r0
 8004d34:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8004d38:	e007      	b.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004d40:	e003      	b.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8004d42:	bf00      	nop
 8004d44:	44020c00 	.word	0x44020c00
        break;
 8004d48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d4a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d10c      	bne.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8004d52:	4b0c      	ldr	r3, [pc, #48]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004d54:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004d58:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004d5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d62:	4908      	ldr	r1, [pc, #32]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004d64:	4313      	orrs	r3, r2
 8004d66:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8004d6a:	e003      	b.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d6c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004d70:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 8004d74:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	37a8      	adds	r7, #168	@ 0xa8
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d82:	bf00      	nop
 8004d84:	44020c00 	.word	0x44020c00

08004d88 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b08b      	sub	sp, #44	@ 0x2c
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8004d90:	4bae      	ldr	r3, [pc, #696]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004d92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d98:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004d9a:	4bac      	ldr	r3, [pc, #688]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d9e:	f003 0303 	and.w	r3, r3, #3
 8004da2:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004da4:	4ba9      	ldr	r3, [pc, #676]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004da8:	0a1b      	lsrs	r3, r3, #8
 8004daa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004dae:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004db0:	4ba6      	ldr	r3, [pc, #664]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db4:	091b      	lsrs	r3, r3, #4
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004dbc:	4ba3      	ldr	r3, [pc, #652]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc0:	08db      	lsrs	r3, r3, #3
 8004dc2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004dc6:	697a      	ldr	r2, [r7, #20]
 8004dc8:	fb02 f303 	mul.w	r3, r2, r3
 8004dcc:	ee07 3a90 	vmov	s15, r3
 8004dd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dd4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	f000 8126 	beq.w	800502c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	2b03      	cmp	r3, #3
 8004de4:	d053      	beq.n	8004e8e <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	2b03      	cmp	r3, #3
 8004dea:	d86f      	bhi.n	8004ecc <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d003      	beq.n	8004dfa <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d02b      	beq.n	8004e50 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8004df8:	e068      	b.n	8004ecc <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004dfa:	4b94      	ldr	r3, [pc, #592]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	08db      	lsrs	r3, r3, #3
 8004e00:	f003 0303 	and.w	r3, r3, #3
 8004e04:	4a92      	ldr	r2, [pc, #584]	@ (8005050 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8004e06:	fa22 f303 	lsr.w	r3, r2, r3
 8004e0a:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	ee07 3a90 	vmov	s15, r3
 8004e12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e16:	69bb      	ldr	r3, [r7, #24]
 8004e18:	ee07 3a90 	vmov	s15, r3
 8004e1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e24:	6a3b      	ldr	r3, [r7, #32]
 8004e26:	ee07 3a90 	vmov	s15, r3
 8004e2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e2e:	ed97 6a04 	vldr	s12, [r7, #16]
 8004e32:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8005054 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004e36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e4a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004e4e:	e068      	b.n	8004f22 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	ee07 3a90 	vmov	s15, r3
 8004e56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e5a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005058 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8004e5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e62:	6a3b      	ldr	r3, [r7, #32]
 8004e64:	ee07 3a90 	vmov	s15, r3
 8004e68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e6c:	ed97 6a04 	vldr	s12, [r7, #16]
 8004e70:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005054 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004e74:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e78:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e7c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e80:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e88:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004e8c:	e049      	b.n	8004f22 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	ee07 3a90 	vmov	s15, r3
 8004e94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e98:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800505c <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8004e9c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ea0:	6a3b      	ldr	r3, [r7, #32]
 8004ea2:	ee07 3a90 	vmov	s15, r3
 8004ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eaa:	ed97 6a04 	vldr	s12, [r7, #16]
 8004eae:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8005054 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004eb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004eb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004eba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ebe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ec6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004eca:	e02a      	b.n	8004f22 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004ecc:	4b5f      	ldr	r3, [pc, #380]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	08db      	lsrs	r3, r3, #3
 8004ed2:	f003 0303 	and.w	r3, r3, #3
 8004ed6:	4a5e      	ldr	r2, [pc, #376]	@ (8005050 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8004ed8:	fa22 f303 	lsr.w	r3, r2, r3
 8004edc:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	ee07 3a90 	vmov	s15, r3
 8004ee4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	ee07 3a90 	vmov	s15, r3
 8004eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ef2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	ee07 3a90 	vmov	s15, r3
 8004efc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f00:	ed97 6a04 	vldr	s12, [r7, #16]
 8004f04:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005054 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004f08:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f10:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f14:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f1c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004f20:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004f22:	4b4a      	ldr	r3, [pc, #296]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f2e:	d121      	bne.n	8004f74 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8004f30:	4b46      	ldr	r3, [pc, #280]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d017      	beq.n	8004f6c <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004f3c:	4b43      	ldr	r3, [pc, #268]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004f3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f40:	0a5b      	lsrs	r3, r3, #9
 8004f42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f46:	ee07 3a90 	vmov	s15, r3
 8004f4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8004f4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f52:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8004f56:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004f5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f62:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	601a      	str	r2, [r3, #0]
 8004f6a:	e006      	b.n	8004f7a <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	601a      	str	r2, [r3, #0]
 8004f72:	e002      	b.n	8004f7a <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2200      	movs	r2, #0
 8004f78:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004f7a:	4b34      	ldr	r3, [pc, #208]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f86:	d121      	bne.n	8004fcc <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8004f88:	4b30      	ldr	r3, [pc, #192]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d017      	beq.n	8004fc4 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004f94:	4b2d      	ldr	r3, [pc, #180]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004f96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f98:	0c1b      	lsrs	r3, r3, #16
 8004f9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f9e:	ee07 3a90 	vmov	s15, r3
 8004fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8004fa6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004faa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8004fae:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004fb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004fba:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	605a      	str	r2, [r3, #4]
 8004fc2:	e006      	b.n	8004fd2 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	605a      	str	r2, [r3, #4]
 8004fca:	e002      	b.n	8004fd2 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004fd2:	4b1e      	ldr	r3, [pc, #120]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fde:	d121      	bne.n	8005024 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8004fe0:	4b1a      	ldr	r3, [pc, #104]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fe4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d017      	beq.n	800501c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004fec:	4b17      	ldr	r3, [pc, #92]	@ (800504c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004fee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ff0:	0e1b      	lsrs	r3, r3, #24
 8004ff2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ff6:	ee07 3a90 	vmov	s15, r3
 8004ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8004ffe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005002:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005006:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800500a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800500e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005012:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800501a:	e010      	b.n	800503e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	609a      	str	r2, [r3, #8]
}
 8005022:	e00c      	b.n	800503e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	609a      	str	r2, [r3, #8]
}
 800502a:	e008      	b.n	800503e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	609a      	str	r2, [r3, #8]
}
 800503e:	bf00      	nop
 8005040:	372c      	adds	r7, #44	@ 0x2c
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	44020c00 	.word	0x44020c00
 8005050:	03d09000 	.word	0x03d09000
 8005054:	46000000 	.word	0x46000000
 8005058:	4a742400 	.word	0x4a742400
 800505c:	4bb71b00 	.word	0x4bb71b00

08005060 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8005060:	b480      	push	{r7}
 8005062:	b08b      	sub	sp, #44	@ 0x2c
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8005068:	4bae      	ldr	r3, [pc, #696]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800506a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800506c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005070:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005072:	4bac      	ldr	r3, [pc, #688]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005076:	f003 0303 	and.w	r3, r3, #3
 800507a:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 800507c:	4ba9      	ldr	r3, [pc, #676]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800507e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005080:	0a1b      	lsrs	r3, r3, #8
 8005082:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005086:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8005088:	4ba6      	ldr	r3, [pc, #664]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800508a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800508c:	091b      	lsrs	r3, r3, #4
 800508e:	f003 0301 	and.w	r3, r3, #1
 8005092:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005094:	4ba3      	ldr	r3, [pc, #652]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005098:	08db      	lsrs	r3, r3, #3
 800509a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800509e:	697a      	ldr	r2, [r7, #20]
 80050a0:	fb02 f303 	mul.w	r3, r2, r3
 80050a4:	ee07 3a90 	vmov	s15, r3
 80050a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050ac:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80050b0:	69bb      	ldr	r3, [r7, #24]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	f000 8126 	beq.w	8005304 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	2b03      	cmp	r3, #3
 80050bc:	d053      	beq.n	8005166 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80050be:	69fb      	ldr	r3, [r7, #28]
 80050c0:	2b03      	cmp	r3, #3
 80050c2:	d86f      	bhi.n	80051a4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d003      	beq.n	80050d2 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 80050ca:	69fb      	ldr	r3, [r7, #28]
 80050cc:	2b02      	cmp	r3, #2
 80050ce:	d02b      	beq.n	8005128 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80050d0:	e068      	b.n	80051a4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80050d2:	4b94      	ldr	r3, [pc, #592]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	08db      	lsrs	r3, r3, #3
 80050d8:	f003 0303 	and.w	r3, r3, #3
 80050dc:	4a92      	ldr	r2, [pc, #584]	@ (8005328 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80050de:	fa22 f303 	lsr.w	r3, r2, r3
 80050e2:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	ee07 3a90 	vmov	s15, r3
 80050ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050ee:	69bb      	ldr	r3, [r7, #24]
 80050f0:	ee07 3a90 	vmov	s15, r3
 80050f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050fc:	6a3b      	ldr	r3, [r7, #32]
 80050fe:	ee07 3a90 	vmov	s15, r3
 8005102:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005106:	ed97 6a04 	vldr	s12, [r7, #16]
 800510a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800532c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800510e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005112:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005116:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800511a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800511e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005122:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005126:	e068      	b.n	80051fa <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005128:	69bb      	ldr	r3, [r7, #24]
 800512a:	ee07 3a90 	vmov	s15, r3
 800512e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005132:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005330 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8005136:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800513a:	6a3b      	ldr	r3, [r7, #32]
 800513c:	ee07 3a90 	vmov	s15, r3
 8005140:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005144:	ed97 6a04 	vldr	s12, [r7, #16]
 8005148:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800532c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800514c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005150:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005154:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005158:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800515c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005160:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005164:	e049      	b.n	80051fa <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	ee07 3a90 	vmov	s15, r3
 800516c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005170:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005334 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8005174:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005178:	6a3b      	ldr	r3, [r7, #32]
 800517a:	ee07 3a90 	vmov	s15, r3
 800517e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005182:	ed97 6a04 	vldr	s12, [r7, #16]
 8005186:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800532c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800518a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800518e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005192:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005196:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800519a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800519e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80051a2:	e02a      	b.n	80051fa <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80051a4:	4b5f      	ldr	r3, [pc, #380]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	08db      	lsrs	r3, r3, #3
 80051aa:	f003 0303 	and.w	r3, r3, #3
 80051ae:	4a5e      	ldr	r2, [pc, #376]	@ (8005328 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80051b0:	fa22 f303 	lsr.w	r3, r2, r3
 80051b4:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	ee07 3a90 	vmov	s15, r3
 80051bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	ee07 3a90 	vmov	s15, r3
 80051c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051ce:	6a3b      	ldr	r3, [r7, #32]
 80051d0:	ee07 3a90 	vmov	s15, r3
 80051d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051d8:	ed97 6a04 	vldr	s12, [r7, #16]
 80051dc:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800532c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80051e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051f4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80051f8:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80051fa:	4b4a      	ldr	r3, [pc, #296]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005202:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005206:	d121      	bne.n	800524c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8005208:	4b46      	ldr	r3, [pc, #280]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800520a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800520c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005210:	2b00      	cmp	r3, #0
 8005212:	d017      	beq.n	8005244 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005214:	4b43      	ldr	r3, [pc, #268]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005218:	0a5b      	lsrs	r3, r3, #9
 800521a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800521e:	ee07 3a90 	vmov	s15, r3
 8005222:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8005226:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800522a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800522e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005232:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005236:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800523a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	601a      	str	r2, [r3, #0]
 8005242:	e006      	b.n	8005252 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	601a      	str	r2, [r3, #0]
 800524a:	e002      	b.n	8005252 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005252:	4b34      	ldr	r3, [pc, #208]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800525a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800525e:	d121      	bne.n	80052a4 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8005260:	4b30      	ldr	r3, [pc, #192]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005264:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005268:	2b00      	cmp	r3, #0
 800526a:	d017      	beq.n	800529c <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800526c:	4b2d      	ldr	r3, [pc, #180]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800526e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005270:	0c1b      	lsrs	r3, r3, #16
 8005272:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005276:	ee07 3a90 	vmov	s15, r3
 800527a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800527e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005282:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8005286:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800528a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800528e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005292:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	605a      	str	r2, [r3, #4]
 800529a:	e006      	b.n	80052aa <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	605a      	str	r2, [r3, #4]
 80052a2:	e002      	b.n	80052aa <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80052aa:	4b1e      	ldr	r3, [pc, #120]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052b6:	d121      	bne.n	80052fc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80052b8:	4b1a      	ldr	r3, [pc, #104]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80052ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d017      	beq.n	80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80052c4:	4b17      	ldr	r3, [pc, #92]	@ (8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80052c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052c8:	0e1b      	lsrs	r3, r3, #24
 80052ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052ce:	ee07 3a90 	vmov	s15, r3
 80052d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80052d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80052da:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80052de:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80052e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052ea:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80052f2:	e010      	b.n	8005316 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	609a      	str	r2, [r3, #8]
}
 80052fa:	e00c      	b.n	8005316 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	609a      	str	r2, [r3, #8]
}
 8005302:	e008      	b.n	8005316 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	609a      	str	r2, [r3, #8]
}
 8005316:	bf00      	nop
 8005318:	372c      	adds	r7, #44	@ 0x2c
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr
 8005322:	bf00      	nop
 8005324:	44020c00 	.word	0x44020c00
 8005328:	03d09000 	.word	0x03d09000
 800532c:	46000000 	.word	0x46000000
 8005330:	4a742400 	.word	0x4a742400
 8005334:	4bb71b00 	.word	0x4bb71b00

08005338 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b08c      	sub	sp, #48	@ 0x30
 800533c:	af00      	add	r7, sp, #0
 800533e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8005342:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005346:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 800534a:	430b      	orrs	r3, r1
 800534c:	d14b      	bne.n	80053e6 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800534e:	4bc4      	ldr	r3, [pc, #784]	@ (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005350:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005354:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005358:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800535a:	4bc1      	ldr	r3, [pc, #772]	@ (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800535c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005360:	f003 0302 	and.w	r3, r3, #2
 8005364:	2b02      	cmp	r3, #2
 8005366:	d108      	bne.n	800537a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8005368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800536a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800536e:	d104      	bne.n	800537a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8005370:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005374:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005376:	f000 bf14 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800537a:	4bb9      	ldr	r3, [pc, #740]	@ (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800537c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005380:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005384:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005388:	d108      	bne.n	800539c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800538a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800538c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005390:	d104      	bne.n	800539c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8005392:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005396:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005398:	f000 bf03 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 800539c:	4bb0      	ldr	r3, [pc, #704]	@ (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053a8:	d119      	bne.n	80053de <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80053aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053b0:	d115      	bne.n	80053de <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80053b2:	4bab      	ldr	r3, [pc, #684]	@ (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80053b4:	69db      	ldr	r3, [r3, #28]
 80053b6:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80053ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053be:	d30a      	bcc.n	80053d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80053c0:	4ba7      	ldr	r3, [pc, #668]	@ (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80053c2:	69db      	ldr	r3, [r3, #28]
 80053c4:	0a1b      	lsrs	r3, r3, #8
 80053c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053ca:	4aa6      	ldr	r2, [pc, #664]	@ (8005664 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 80053cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80053d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80053d2:	f000 bee6 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 80053d6:	2300      	movs	r3, #0
 80053d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80053da:	f000 bee2 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80053de:	2300      	movs	r3, #0
 80053e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053e2:	f000 bede 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 80053e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053ea:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 80053ee:	ea52 0301 	orrs.w	r3, r2, r1
 80053f2:	f000 838e 	beq.w	8005b12 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 80053f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053fa:	2a01      	cmp	r2, #1
 80053fc:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8005400:	f080 86cc 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005404:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005408:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 800540c:	ea52 0301 	orrs.w	r3, r2, r1
 8005410:	f000 82aa 	beq.w	8005968 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8005414:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005418:	2a01      	cmp	r2, #1
 800541a:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 800541e:	f080 86bd 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005422:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005426:	f1a3 0110 	sub.w	r1, r3, #16
 800542a:	ea52 0301 	orrs.w	r3, r2, r1
 800542e:	f000 8681 	beq.w	8006134 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8005432:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005436:	2a01      	cmp	r2, #1
 8005438:	f173 0310 	sbcs.w	r3, r3, #16
 800543c:	f080 86ae 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005440:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005444:	1f19      	subs	r1, r3, #4
 8005446:	ea52 0301 	orrs.w	r3, r2, r1
 800544a:	f000 84b1 	beq.w	8005db0 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 800544e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005452:	2a01      	cmp	r2, #1
 8005454:	f173 0304 	sbcs.w	r3, r3, #4
 8005458:	f080 86a0 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800545c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005460:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8005464:	430b      	orrs	r3, r1
 8005466:	f000 85aa 	beq.w	8005fbe <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 800546a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800546e:	497e      	ldr	r1, [pc, #504]	@ (8005668 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8005470:	428a      	cmp	r2, r1
 8005472:	f173 0300 	sbcs.w	r3, r3, #0
 8005476:	f080 8691 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800547a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800547e:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8005482:	430b      	orrs	r3, r1
 8005484:	f000 8532 	beq.w	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8005488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800548c:	4977      	ldr	r1, [pc, #476]	@ (800566c <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 800548e:	428a      	cmp	r2, r1
 8005490:	f173 0300 	sbcs.w	r3, r3, #0
 8005494:	f080 8682 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005498:	e9d7 2300 	ldrd	r2, r3, [r7]
 800549c:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 80054a0:	430b      	orrs	r3, r1
 80054a2:	f000 84bc 	beq.w	8005e1e <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 80054a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054aa:	4971      	ldr	r1, [pc, #452]	@ (8005670 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80054ac:	428a      	cmp	r2, r1
 80054ae:	f173 0300 	sbcs.w	r3, r3, #0
 80054b2:	f080 8673 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80054b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054ba:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 80054be:	430b      	orrs	r3, r1
 80054c0:	f000 85f2 	beq.w	80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 80054c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054c8:	496a      	ldr	r1, [pc, #424]	@ (8005674 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 80054ca:	428a      	cmp	r2, r1
 80054cc:	f173 0300 	sbcs.w	r3, r3, #0
 80054d0:	f080 8664 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80054d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054d8:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80054dc:	430b      	orrs	r3, r1
 80054de:	f000 81e5 	beq.w	80058ac <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 80054e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054e6:	4964      	ldr	r1, [pc, #400]	@ (8005678 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 80054e8:	428a      	cmp	r2, r1
 80054ea:	f173 0300 	sbcs.w	r3, r3, #0
 80054ee:	f080 8655 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80054f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054f6:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 80054fa:	430b      	orrs	r3, r1
 80054fc:	f000 83cc 	beq.w	8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8005500:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005504:	495d      	ldr	r1, [pc, #372]	@ (800567c <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8005506:	428a      	cmp	r2, r1
 8005508:	f173 0300 	sbcs.w	r3, r3, #0
 800550c:	f080 8646 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005510:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005514:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8005518:	430b      	orrs	r3, r1
 800551a:	f000 8331 	beq.w	8005b80 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 800551e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005522:	4957      	ldr	r1, [pc, #348]	@ (8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8005524:	428a      	cmp	r2, r1
 8005526:	f173 0300 	sbcs.w	r3, r3, #0
 800552a:	f080 8637 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800552e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005532:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8005536:	430b      	orrs	r3, r1
 8005538:	f000 82bb 	beq.w	8005ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 800553c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005540:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8005544:	f173 0300 	sbcs.w	r3, r3, #0
 8005548:	f080 8628 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800554c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005550:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005554:	430b      	orrs	r3, r1
 8005556:	f000 826d 	beq.w	8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 800555a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800555e:	f244 0101 	movw	r1, #16385	@ 0x4001
 8005562:	428a      	cmp	r2, r1
 8005564:	f173 0300 	sbcs.w	r3, r3, #0
 8005568:	f080 8618 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800556c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005570:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8005574:	430b      	orrs	r3, r1
 8005576:	f000 821e 	beq.w	80059b6 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 800557a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800557e:	f242 0101 	movw	r1, #8193	@ 0x2001
 8005582:	428a      	cmp	r2, r1
 8005584:	f173 0300 	sbcs.w	r3, r3, #0
 8005588:	f080 8608 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800558c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005590:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8005594:	430b      	orrs	r3, r1
 8005596:	f000 8137 	beq.w	8005808 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 800559a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800559e:	f241 0101 	movw	r1, #4097	@ 0x1001
 80055a2:	428a      	cmp	r2, r1
 80055a4:	f173 0300 	sbcs.w	r3, r3, #0
 80055a8:	f080 85f8 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80055ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055b0:	1f11      	subs	r1, r2, #4
 80055b2:	430b      	orrs	r3, r1
 80055b4:	f000 80d2 	beq.w	800575c <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 80055b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055bc:	2a05      	cmp	r2, #5
 80055be:	f173 0300 	sbcs.w	r3, r3, #0
 80055c2:	f080 85eb 	bcs.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80055c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055ca:	1e51      	subs	r1, r2, #1
 80055cc:	430b      	orrs	r3, r1
 80055ce:	d006      	beq.n	80055de <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 80055d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055d4:	1e91      	subs	r1, r2, #2
 80055d6:	430b      	orrs	r3, r1
 80055d8:	d06c      	beq.n	80056b4 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 80055da:	f000 bddf 	b.w	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80055de:	4b20      	ldr	r3, [pc, #128]	@ (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80055e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80055e4:	f003 0307 	and.w	r3, r3, #7
 80055e8:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80055ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d104      	bne.n	80055fa <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80055f0:	f7fe fd7a 	bl	80040e8 <HAL_RCC_GetPCLK2Freq>
 80055f4:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80055f6:	f000 bdd4 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80055fa:	4b19      	ldr	r3, [pc, #100]	@ (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005602:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005606:	d10a      	bne.n	800561e <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8005608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800560a:	2b01      	cmp	r3, #1
 800560c:	d107      	bne.n	800561e <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800560e:	f107 030c 	add.w	r3, r7, #12
 8005612:	4618      	mov	r0, r3
 8005614:	f7ff fd24 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800561c:	e048      	b.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800561e:	4b10      	ldr	r3, [pc, #64]	@ (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 0302 	and.w	r3, r3, #2
 8005626:	2b02      	cmp	r3, #2
 8005628:	d10c      	bne.n	8005644 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 800562a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800562c:	2b03      	cmp	r3, #3
 800562e:	d109      	bne.n	8005644 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005630:	4b0b      	ldr	r3, [pc, #44]	@ (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	08db      	lsrs	r3, r3, #3
 8005636:	f003 0303 	and.w	r3, r3, #3
 800563a:	4a12      	ldr	r2, [pc, #72]	@ (8005684 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800563c:	fa22 f303 	lsr.w	r3, r2, r3
 8005640:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005642:	e035      	b.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8005644:	4b06      	ldr	r3, [pc, #24]	@ (8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800564c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005650:	d11c      	bne.n	800568c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8005652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005654:	2b04      	cmp	r3, #4
 8005656:	d119      	bne.n	800568c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8005658:	4b0b      	ldr	r3, [pc, #44]	@ (8005688 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 800565a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800565c:	e028      	b.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 800565e:	bf00      	nop
 8005660:	44020c00 	.word	0x44020c00
 8005664:	016e3600 	.word	0x016e3600
 8005668:	20000001 	.word	0x20000001
 800566c:	10000001 	.word	0x10000001
 8005670:	08000001 	.word	0x08000001
 8005674:	04000001 	.word	0x04000001
 8005678:	00200001 	.word	0x00200001
 800567c:	00040001 	.word	0x00040001
 8005680:	00020001 	.word	0x00020001
 8005684:	03d09000 	.word	0x03d09000
 8005688:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800568c:	4b9f      	ldr	r3, [pc, #636]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800568e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005692:	f003 0302 	and.w	r3, r3, #2
 8005696:	2b02      	cmp	r3, #2
 8005698:	d106      	bne.n	80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 800569a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800569c:	2b05      	cmp	r3, #5
 800569e:	d103      	bne.n	80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 80056a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056a6:	e003      	b.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 80056a8:	2300      	movs	r3, #0
 80056aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80056ac:	f000 bd79 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80056b0:	f000 bd77 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80056b4:	4b95      	ldr	r3, [pc, #596]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80056b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80056ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056be:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80056c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d104      	bne.n	80056d0 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80056c6:	f7fe fcf9 	bl	80040bc <HAL_RCC_GetPCLK1Freq>
 80056ca:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 80056cc:	f000 bd69 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80056d0:	4b8e      	ldr	r3, [pc, #568]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056dc:	d10a      	bne.n	80056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 80056de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e0:	2b08      	cmp	r3, #8
 80056e2:	d107      	bne.n	80056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056e4:	f107 030c 	add.w	r3, r7, #12
 80056e8:	4618      	mov	r0, r3
 80056ea:	f7ff fcb9 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056f2:	e031      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80056f4:	4b85      	ldr	r3, [pc, #532]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 0302 	and.w	r3, r3, #2
 80056fc:	2b02      	cmp	r3, #2
 80056fe:	d10c      	bne.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8005700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005702:	2b18      	cmp	r3, #24
 8005704:	d109      	bne.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005706:	4b81      	ldr	r3, [pc, #516]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	08db      	lsrs	r3, r3, #3
 800570c:	f003 0303 	and.w	r3, r3, #3
 8005710:	4a7f      	ldr	r2, [pc, #508]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8005712:	fa22 f303 	lsr.w	r3, r2, r3
 8005716:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005718:	e01e      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800571a:	4b7c      	ldr	r3, [pc, #496]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005722:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005726:	d105      	bne.n	8005734 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8005728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800572a:	2b20      	cmp	r3, #32
 800572c:	d102      	bne.n	8005734 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 800572e:	4b79      	ldr	r3, [pc, #484]	@ (8005914 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8005730:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005732:	e011      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8005734:	4b75      	ldr	r3, [pc, #468]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005736:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800573a:	f003 0302 	and.w	r3, r3, #2
 800573e:	2b02      	cmp	r3, #2
 8005740:	d106      	bne.n	8005750 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8005742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005744:	2b28      	cmp	r3, #40	@ 0x28
 8005746:	d103      	bne.n	8005750 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8005748:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800574c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800574e:	e003      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8005750:	2300      	movs	r3, #0
 8005752:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005754:	f000 bd25 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005758:	f000 bd23 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800575c:	4b6b      	ldr	r3, [pc, #428]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800575e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005762:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005766:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8005768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800576a:	2b00      	cmp	r3, #0
 800576c:	d104      	bne.n	8005778 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800576e:	f7fe fca5 	bl	80040bc <HAL_RCC_GetPCLK1Freq>
 8005772:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8005774:	f000 bd15 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8005778:	4b64      	ldr	r3, [pc, #400]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005780:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005784:	d10a      	bne.n	800579c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 8005786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005788:	2b40      	cmp	r3, #64	@ 0x40
 800578a:	d107      	bne.n	800579c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800578c:	f107 030c 	add.w	r3, r7, #12
 8005790:	4618      	mov	r0, r3
 8005792:	f7ff fc65 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800579a:	e033      	b.n	8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800579c:	4b5b      	ldr	r3, [pc, #364]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0302 	and.w	r3, r3, #2
 80057a4:	2b02      	cmp	r3, #2
 80057a6:	d10c      	bne.n	80057c2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80057a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80057ac:	d109      	bne.n	80057c2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80057ae:	4b57      	ldr	r3, [pc, #348]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	08db      	lsrs	r3, r3, #3
 80057b4:	f003 0303 	and.w	r3, r3, #3
 80057b8:	4a55      	ldr	r2, [pc, #340]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80057ba:	fa22 f303 	lsr.w	r3, r2, r3
 80057be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057c0:	e020      	b.n	8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80057c2:	4b52      	ldr	r3, [pc, #328]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057ce:	d106      	bne.n	80057de <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 80057d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057d6:	d102      	bne.n	80057de <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 80057d8:	4b4e      	ldr	r3, [pc, #312]	@ (8005914 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80057da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057dc:	e012      	b.n	8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80057de:	4b4b      	ldr	r3, [pc, #300]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80057e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057e4:	f003 0302 	and.w	r3, r3, #2
 80057e8:	2b02      	cmp	r3, #2
 80057ea:	d107      	bne.n	80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 80057ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ee:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80057f2:	d103      	bne.n	80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 80057f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057fa:	e003      	b.n	8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 80057fc:	2300      	movs	r3, #0
 80057fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005800:	f000 bccf 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005804:	f000 bccd 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005808:	4b40      	ldr	r3, [pc, #256]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800580a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800580e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8005812:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8005814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005816:	2b00      	cmp	r3, #0
 8005818:	d104      	bne.n	8005824 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800581a:	f7fe fc7b 	bl	8004114 <HAL_RCC_GetPCLK3Freq>
 800581e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8005820:	f000 bcbf 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8005824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005826:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800582a:	d108      	bne.n	800583e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800582c:	f107 030c 	add.w	r3, r7, #12
 8005830:	4618      	mov	r0, r3
 8005832:	f7ff fc15 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800583a:	f000 bcb2 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800583e:	4b33      	ldr	r3, [pc, #204]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 0302 	and.w	r3, r3, #2
 8005846:	2b02      	cmp	r3, #2
 8005848:	d10d      	bne.n	8005866 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 800584a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800584c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005850:	d109      	bne.n	8005866 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005852:	4b2e      	ldr	r3, [pc, #184]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	08db      	lsrs	r3, r3, #3
 8005858:	f003 0303 	and.w	r3, r3, #3
 800585c:	4a2c      	ldr	r2, [pc, #176]	@ (8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 800585e:	fa22 f303 	lsr.w	r3, r2, r3
 8005862:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005864:	e020      	b.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8005866:	4b29      	ldr	r3, [pc, #164]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800586e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005872:	d106      	bne.n	8005882 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8005874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005876:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800587a:	d102      	bne.n	8005882 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 800587c:	4b25      	ldr	r3, [pc, #148]	@ (8005914 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 800587e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005880:	e012      	b.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8005882:	4b22      	ldr	r3, [pc, #136]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005884:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b02      	cmp	r3, #2
 800588e:	d107      	bne.n	80058a0 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 8005890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005892:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005896:	d103      	bne.n	80058a0 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 8005898:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800589c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800589e:	e003      	b.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 80058a0:	2300      	movs	r3, #0
 80058a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80058a4:	f000 bc7d 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80058a8:	f000 bc7b 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80058ac:	4b17      	ldr	r3, [pc, #92]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80058ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80058b2:	f003 0307 	and.w	r3, r3, #7
 80058b6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80058b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d104      	bne.n	80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 80058be:	f7fe fbe1 	bl	8004084 <HAL_RCC_GetHCLKFreq>
 80058c2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 80058c4:	f000 bc6d 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80058c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d104      	bne.n	80058d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 80058ce:	f7fe faad 	bl	8003e2c <HAL_RCC_GetSysClockFreq>
 80058d2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 80058d4:	f000 bc65 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 80058d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d108      	bne.n	80058f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80058de:	f107 030c 	add.w	r3, r7, #12
 80058e2:	4618      	mov	r0, r3
 80058e4:	f7ff fbbc 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80058ec:	f000 bc59 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80058f0:	4b06      	ldr	r3, [pc, #24]	@ (800590c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058fc:	d10e      	bne.n	800591c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 80058fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005900:	2b03      	cmp	r3, #3
 8005902:	d10b      	bne.n	800591c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 8005904:	4b04      	ldr	r3, [pc, #16]	@ (8005918 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8005906:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005908:	e02c      	b.n	8005964 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 800590a:	bf00      	nop
 800590c:	44020c00 	.word	0x44020c00
 8005910:	03d09000 	.word	0x03d09000
 8005914:	003d0900 	.word	0x003d0900
 8005918:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800591c:	4b95      	ldr	r3, [pc, #596]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 0302 	and.w	r3, r3, #2
 8005924:	2b02      	cmp	r3, #2
 8005926:	d10c      	bne.n	8005942 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8005928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800592a:	2b04      	cmp	r3, #4
 800592c:	d109      	bne.n	8005942 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800592e:	4b91      	ldr	r3, [pc, #580]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	08db      	lsrs	r3, r3, #3
 8005934:	f003 0303 	and.w	r3, r3, #3
 8005938:	4a8f      	ldr	r2, [pc, #572]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800593a:	fa22 f303 	lsr.w	r3, r2, r3
 800593e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005940:	e010      	b.n	8005964 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8005942:	4b8c      	ldr	r3, [pc, #560]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800594a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800594e:	d105      	bne.n	800595c <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8005950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005952:	2b05      	cmp	r3, #5
 8005954:	d102      	bne.n	800595c <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 8005956:	4b89      	ldr	r3, [pc, #548]	@ (8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8005958:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800595a:	e003      	b.n	8005964 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 800595c:	2300      	movs	r3, #0
 800595e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005960:	f000 bc1f 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005964:	f000 bc1d 	b.w	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8005968:	4b82      	ldr	r3, [pc, #520]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800596a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800596e:	f003 0308 	and.w	r3, r3, #8
 8005972:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8005974:	4b7f      	ldr	r3, [pc, #508]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005976:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800597a:	f003 0302 	and.w	r3, r3, #2
 800597e:	2b02      	cmp	r3, #2
 8005980:	d106      	bne.n	8005990 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8005982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005984:	2b00      	cmp	r3, #0
 8005986:	d103      	bne.n	8005990 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 8005988:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800598c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800598e:	e011      	b.n	80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8005990:	4b78      	ldr	r3, [pc, #480]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005992:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005996:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800599a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800599e:	d106      	bne.n	80059ae <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 80059a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a2:	2b08      	cmp	r3, #8
 80059a4:	d103      	bne.n	80059ae <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 80059a6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80059aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059ac:	e002      	b.n	80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 80059ae:	2300      	movs	r3, #0
 80059b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 80059b2:	e3f6      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80059b4:	e3f5      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80059b6:	4b6f      	ldr	r3, [pc, #444]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80059b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80059bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80059c0:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80059c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d103      	bne.n	80059d0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80059c8:	f7fe fb78 	bl	80040bc <HAL_RCC_GetPCLK1Freq>
 80059cc:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80059ce:	e3e8      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 80059d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059d6:	d107      	bne.n	80059e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80059d8:	f107 030c 	add.w	r3, r7, #12
 80059dc:	4618      	mov	r0, r3
 80059de:	f7ff fb3f 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80059e6:	e3dc      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80059e8:	4b62      	ldr	r3, [pc, #392]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 0302 	and.w	r3, r3, #2
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d10d      	bne.n	8005a10 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 80059f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059fa:	d109      	bne.n	8005a10 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80059fc:	4b5d      	ldr	r3, [pc, #372]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	08db      	lsrs	r3, r3, #3
 8005a02:	f003 0303 	and.w	r3, r3, #3
 8005a06:	4a5c      	ldr	r2, [pc, #368]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005a08:	fa22 f303 	lsr.w	r3, r2, r3
 8005a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a0e:	e010      	b.n	8005a32 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8005a10:	4b58      	ldr	r3, [pc, #352]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a1c:	d106      	bne.n	8005a2c <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8005a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a20:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005a24:	d102      	bne.n	8005a2c <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 8005a26:	4b55      	ldr	r3, [pc, #340]	@ (8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8005a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a2a:	e002      	b.n	8005a32 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005a30:	e3b7      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005a32:	e3b6      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8005a34:	4b4f      	ldr	r3, [pc, #316]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005a36:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005a3a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005a3e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8005a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d103      	bne.n	8005a4e <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005a46:	f7fe fb39 	bl	80040bc <HAL_RCC_GetPCLK1Freq>
 8005a4a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8005a4c:	e3a9      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8005a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a50:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005a54:	d107      	bne.n	8005a66 <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a56:	f107 030c 	add.w	r3, r7, #12
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f7ff fb00 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005a64:	e39d      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8005a66:	4b43      	ldr	r3, [pc, #268]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f003 0302 	and.w	r3, r3, #2
 8005a6e:	2b02      	cmp	r3, #2
 8005a70:	d10d      	bne.n	8005a8e <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8005a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a74:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005a78:	d109      	bne.n	8005a8e <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005a7a:	4b3e      	ldr	r3, [pc, #248]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	08db      	lsrs	r3, r3, #3
 8005a80:	f003 0303 	and.w	r3, r3, #3
 8005a84:	4a3c      	ldr	r2, [pc, #240]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005a86:	fa22 f303 	lsr.w	r3, r2, r3
 8005a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a8c:	e010      	b.n	8005ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8005a8e:	4b39      	ldr	r3, [pc, #228]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a9a:	d106      	bne.n	8005aaa <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8005a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a9e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005aa2:	d102      	bne.n	8005aaa <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 8005aa4:	4b35      	ldr	r3, [pc, #212]	@ (8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8005aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005aa8:	e002      	b.n	8005ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005aae:	e378      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005ab0:	e377      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8005ab2:	4b30      	ldr	r3, [pc, #192]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005ab4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005ab8:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005abc:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8005abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d103      	bne.n	8005acc <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005ac4:	f7fe fafa 	bl	80040bc <HAL_RCC_GetPCLK1Freq>
 8005ac8:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8005aca:	e36a      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8005acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ace:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ad2:	d107      	bne.n	8005ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ad4:	f107 030c 	add.w	r3, r7, #12
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7ff fac1 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005ae2:	e35e      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8005ae4:	4b23      	ldr	r3, [pc, #140]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 0302 	and.w	r3, r3, #2
 8005aec:	2b02      	cmp	r3, #2
 8005aee:	d10d      	bne.n	8005b0c <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8005af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005af6:	d109      	bne.n	8005b0c <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005af8:	4b1e      	ldr	r3, [pc, #120]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	08db      	lsrs	r3, r3, #3
 8005afe:	f003 0303 	and.w	r3, r3, #3
 8005b02:	4a1d      	ldr	r2, [pc, #116]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005b04:	fa22 f303 	lsr.w	r3, r2, r3
 8005b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005b0a:	e34a      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005b10:	e347      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8005b12:	4b18      	ldr	r3, [pc, #96]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005b14:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b18:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8005b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8005b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d103      	bne.n	8005b2c <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8005b24:	f7fe faf6 	bl	8004114 <HAL_RCC_GetPCLK3Freq>
 8005b28:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8005b2a:	e33a      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8005b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b2e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b32:	d107      	bne.n	8005b44 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b34:	f107 030c 	add.w	r3, r7, #12
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f7ff fa91 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005b42:	e32e      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8005b44:	4b0b      	ldr	r3, [pc, #44]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0302 	and.w	r3, r3, #2
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d10d      	bne.n	8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8005b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b56:	d109      	bne.n	8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005b58:	4b06      	ldr	r3, [pc, #24]	@ (8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	08db      	lsrs	r3, r3, #3
 8005b5e:	f003 0303 	and.w	r3, r3, #3
 8005b62:	4a05      	ldr	r2, [pc, #20]	@ (8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005b64:	fa22 f303 	lsr.w	r3, r2, r3
 8005b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005b6a:	e31a      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005b70:	e317      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005b72:	bf00      	nop
 8005b74:	44020c00 	.word	0x44020c00
 8005b78:	03d09000 	.word	0x03d09000
 8005b7c:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005b80:	4b9b      	ldr	r3, [pc, #620]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005b82:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005b86:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005b8a:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 8005b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b8e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005b92:	d044      	beq.n	8005c1e <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8005b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b96:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005b9a:	d879      	bhi.n	8005c90 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8005b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ba2:	d02d      	beq.n	8005c00 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8005ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005baa:	d871      	bhi.n	8005c90 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8005bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bb2:	d017      	beq.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 8005bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bba:	d869      	bhi.n	8005c90 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8005bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d004      	beq.n	8005bcc <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8005bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bc8:	d004      	beq.n	8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 8005bca:	e061      	b.n	8005c90 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8005bcc:	f7fe faa2 	bl	8004114 <HAL_RCC_GetPCLK3Freq>
 8005bd0:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8005bd2:	e060      	b.n	8005c96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005bd4:	f107 030c 	add.w	r3, r7, #12
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f7ff fa41 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005be2:	e058      	b.n	8005c96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005be4:	4b82      	ldr	r3, [pc, #520]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005be6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bea:	f003 0302 	and.w	r3, r3, #2
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d103      	bne.n	8005bfa <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 8005bf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005bf8:	e04d      	b.n	8005c96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005bfe:	e04a      	b.n	8005c96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8005c00:	4b7b      	ldr	r3, [pc, #492]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005c02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c0e:	d103      	bne.n	8005c18 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8005c10:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005c16:	e03e      	b.n	8005c96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005c1c:	e03b      	b.n	8005c96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005c1e:	4b74      	ldr	r3, [pc, #464]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005c20:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c24:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005c28:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005c2a:	4b71      	ldr	r3, [pc, #452]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 0302 	and.w	r3, r3, #2
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d10c      	bne.n	8005c50 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8005c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d109      	bne.n	8005c50 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005c3c:	4b6c      	ldr	r3, [pc, #432]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	08db      	lsrs	r3, r3, #3
 8005c42:	f003 0303 	and.w	r3, r3, #3
 8005c46:	4a6b      	ldr	r2, [pc, #428]	@ (8005df4 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8005c48:	fa22 f303 	lsr.w	r3, r2, r3
 8005c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c4e:	e01e      	b.n	8005c8e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005c50:	4b67      	ldr	r3, [pc, #412]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c5c:	d106      	bne.n	8005c6c <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8005c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c64:	d102      	bne.n	8005c6c <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005c66:	4b64      	ldr	r3, [pc, #400]	@ (8005df8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8005c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c6a:	e010      	b.n	8005c8e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005c6c:	4b60      	ldr	r3, [pc, #384]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c78:	d106      	bne.n	8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 8005c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c7c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c80:	d102      	bne.n	8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005c82:	4b5e      	ldr	r3, [pc, #376]	@ (8005dfc <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8005c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c86:	e002      	b.n	8005c8e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005c8c:	e003      	b.n	8005c96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 8005c8e:	e002      	b.n	8005c96 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 8005c90:	2300      	movs	r3, #0
 8005c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005c94:	bf00      	nop
          }
        }
        break;
 8005c96:	e284      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005c98:	4b55      	ldr	r3, [pc, #340]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005c9a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005c9e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005ca2:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 8005ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005caa:	d044      	beq.n	8005d36 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8005cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cae:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005cb2:	d879      	bhi.n	8005da8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8005cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005cba:	d02d      	beq.n	8005d18 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8005cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cbe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005cc2:	d871      	bhi.n	8005da8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8005cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cc6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005cca:	d017      	beq.n	8005cfc <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8005ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005cd2:	d869      	bhi.n	8005da8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8005cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d004      	beq.n	8005ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 8005cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ce0:	d004      	beq.n	8005cec <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8005ce2:	e061      	b.n	8005da8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8005ce4:	f7fe f9ea 	bl	80040bc <HAL_RCC_GetPCLK1Freq>
 8005ce8:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8005cea:	e060      	b.n	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005cec:	f107 030c 	add.w	r3, r7, #12
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7ff f9b5 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005cfa:	e058      	b.n	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005cfc:	4b3c      	ldr	r3, [pc, #240]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005cfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d02:	f003 0302 	and.w	r3, r3, #2
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d103      	bne.n	8005d12 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 8005d0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005d10:	e04d      	b.n	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8005d12:	2300      	movs	r3, #0
 8005d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005d16:	e04a      	b.n	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8005d18:	4b35      	ldr	r3, [pc, #212]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005d1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d26:	d103      	bne.n	8005d30 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8005d28:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005d2e:	e03e      	b.n	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8005d30:	2300      	movs	r3, #0
 8005d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005d34:	e03b      	b.n	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005d36:	4b2e      	ldr	r3, [pc, #184]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005d38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005d3c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005d40:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005d42:	4b2b      	ldr	r3, [pc, #172]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 0302 	and.w	r3, r3, #2
 8005d4a:	2b02      	cmp	r3, #2
 8005d4c:	d10c      	bne.n	8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 8005d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d109      	bne.n	8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005d54:	4b26      	ldr	r3, [pc, #152]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	08db      	lsrs	r3, r3, #3
 8005d5a:	f003 0303 	and.w	r3, r3, #3
 8005d5e:	4a25      	ldr	r2, [pc, #148]	@ (8005df4 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8005d60:	fa22 f303 	lsr.w	r3, r2, r3
 8005d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d66:	e01e      	b.n	8005da6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005d68:	4b21      	ldr	r3, [pc, #132]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d74:	d106      	bne.n	8005d84 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8005d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d7c:	d102      	bne.n	8005d84 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8005df8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8005d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d82:	e010      	b.n	8005da6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005d84:	4b1a      	ldr	r3, [pc, #104]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d90:	d106      	bne.n	8005da0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8005d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d98:	d102      	bne.n	8005da0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005d9a:	4b18      	ldr	r3, [pc, #96]	@ (8005dfc <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8005d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d9e:	e002      	b.n	8005da6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005da0:	2300      	movs	r3, #0
 8005da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005da4:	e003      	b.n	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8005da6:	e002      	b.n	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 8005da8:	2300      	movs	r3, #0
 8005daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005dac:	bf00      	nop
          }
        }
        break;
 8005dae:	e1f8      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005db0:	4b0f      	ldr	r3, [pc, #60]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005db2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005db6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dba:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8005dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005dc8:	d105      	bne.n	8005dd6 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8005dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d102      	bne.n	8005dd6 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8005dd0:	4b0a      	ldr	r3, [pc, #40]	@ (8005dfc <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8005dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8005dd4:	e1e5      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8005dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ddc:	d110      	bne.n	8005e00 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005dde:	f107 0318 	add.w	r3, r7, #24
 8005de2:	4618      	mov	r0, r3
 8005de4:	f7fe ffd0 	bl	8004d88 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005dec:	e1d9      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005dee:	bf00      	nop
 8005df0:	44020c00 	.word	0x44020c00
 8005df4:	03d09000 	.word	0x03d09000
 8005df8:	003d0900 	.word	0x003d0900
 8005dfc:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8005e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e06:	d107      	bne.n	8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e08:	f107 030c 	add.w	r3, r7, #12
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f7ff f927 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005e16:	e1c4      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005e1c:	e1c1      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8005e1e:	4b9d      	ldr	r3, [pc, #628]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005e20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e24:	f003 0307 	and.w	r3, r3, #7
 8005e28:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8005e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e2c:	2b04      	cmp	r3, #4
 8005e2e:	d859      	bhi.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8005e30:	a201      	add	r2, pc, #4	@ (adr r2, 8005e38 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e36:	bf00      	nop
 8005e38:	08005e4d 	.word	0x08005e4d
 8005e3c:	08005e5d 	.word	0x08005e5d
 8005e40:	08005ee5 	.word	0x08005ee5
 8005e44:	08005e6d 	.word	0x08005e6d
 8005e48:	08005e73 	.word	0x08005e73
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005e4c:	f107 0318 	add.w	r3, r7, #24
 8005e50:	4618      	mov	r0, r3
 8005e52:	f7fe ff99 	bl	8004d88 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005e5a:	e046      	b.n	8005eea <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e5c:	f107 030c 	add.w	r3, r7, #12
 8005e60:	4618      	mov	r0, r3
 8005e62:	f7ff f8fd 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005e6a:	e03e      	b.n	8005eea <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005e6c:	4b8a      	ldr	r3, [pc, #552]	@ (8006098 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005e70:	e03b      	b.n	8005eea <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005e72:	4b88      	ldr	r3, [pc, #544]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005e74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e78:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005e7c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005e7e:	4b85      	ldr	r3, [pc, #532]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 0302 	and.w	r3, r3, #2
 8005e86:	2b02      	cmp	r3, #2
 8005e88:	d10c      	bne.n	8005ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8005e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d109      	bne.n	8005ea4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005e90:	4b80      	ldr	r3, [pc, #512]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	08db      	lsrs	r3, r3, #3
 8005e96:	f003 0303 	and.w	r3, r3, #3
 8005e9a:	4a80      	ldr	r2, [pc, #512]	@ (800609c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8005ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ea2:	e01e      	b.n	8005ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005ea4:	4b7b      	ldr	r3, [pc, #492]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005eac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005eb0:	d106      	bne.n	8005ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eb8:	d102      	bne.n	8005ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005eba:	4b79      	ldr	r3, [pc, #484]	@ (80060a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8005ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ebe:	e010      	b.n	8005ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005ec0:	4b74      	ldr	r3, [pc, #464]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ec8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ecc:	d106      	bne.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8005ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ed4:	d102      	bne.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005ed6:	4b73      	ldr	r3, [pc, #460]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8005ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005eda:	e002      	b.n	8005ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005edc:	2300      	movs	r3, #0
 8005ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005ee0:	e003      	b.n	8005eea <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 8005ee2:	e002      	b.n	8005eea <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005ee8:	bf00      	nop
          }
        }
        break;
 8005eea:	e15a      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8005eec:	4b69      	ldr	r3, [pc, #420]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ef2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8005ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005efa:	2b20      	cmp	r3, #32
 8005efc:	d022      	beq.n	8005f44 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8005efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f00:	2b20      	cmp	r3, #32
 8005f02:	d858      	bhi.n	8005fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8005f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f06:	2b18      	cmp	r3, #24
 8005f08:	d019      	beq.n	8005f3e <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 8005f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f0c:	2b18      	cmp	r3, #24
 8005f0e:	d852      	bhi.n	8005fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8005f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d003      	beq.n	8005f1e <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8005f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f18:	2b08      	cmp	r3, #8
 8005f1a:	d008      	beq.n	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8005f1c:	e04b      	b.n	8005fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f1e:	f107 0318 	add.w	r3, r7, #24
 8005f22:	4618      	mov	r0, r3
 8005f24:	f7fe ff30 	bl	8004d88 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005f2c:	e046      	b.n	8005fbc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f2e:	f107 030c 	add.w	r3, r7, #12
 8005f32:	4618      	mov	r0, r3
 8005f34:	f7ff f894 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005f3c:	e03e      	b.n	8005fbc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005f3e:	4b56      	ldr	r3, [pc, #344]	@ (8006098 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005f42:	e03b      	b.n	8005fbc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005f44:	4b53      	ldr	r3, [pc, #332]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005f46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005f4a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005f4e:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005f50:	4b50      	ldr	r3, [pc, #320]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 0302 	and.w	r3, r3, #2
 8005f58:	2b02      	cmp	r3, #2
 8005f5a:	d10c      	bne.n	8005f76 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d109      	bne.n	8005f76 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005f62:	4b4c      	ldr	r3, [pc, #304]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	08db      	lsrs	r3, r3, #3
 8005f68:	f003 0303 	and.w	r3, r3, #3
 8005f6c:	4a4b      	ldr	r2, [pc, #300]	@ (800609c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f74:	e01e      	b.n	8005fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005f76:	4b47      	ldr	r3, [pc, #284]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f82:	d106      	bne.n	8005f92 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8005f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f8a:	d102      	bne.n	8005f92 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005f8c:	4b44      	ldr	r3, [pc, #272]	@ (80060a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8005f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f90:	e010      	b.n	8005fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005f92:	4b40      	ldr	r3, [pc, #256]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f9e:	d106      	bne.n	8005fae <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 8005fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005fa6:	d102      	bne.n	8005fae <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005fa8:	4b3e      	ldr	r3, [pc, #248]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8005faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fac:	e002      	b.n	8005fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005fb2:	e003      	b.n	8005fbc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8005fb4:	e002      	b.n	8005fbc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005fba:	bf00      	nop
          }
        }
        break;
 8005fbc:	e0f1      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8005fbe:	4b35      	ldr	r3, [pc, #212]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005fc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005fc4:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8005fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fd0:	d023      	beq.n	800601a <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8005fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fd8:	d858      	bhi.n	800608c <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8005fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fdc:	2bc0      	cmp	r3, #192	@ 0xc0
 8005fde:	d019      	beq.n	8006014 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8005fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005fe4:	d852      	bhi.n	800608c <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8005fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d003      	beq.n	8005ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 8005fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fee:	2b40      	cmp	r3, #64	@ 0x40
 8005ff0:	d008      	beq.n	8006004 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8005ff2:	e04b      	b.n	800608c <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005ff4:	f107 0318 	add.w	r3, r7, #24
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f7fe fec5 	bl	8004d88 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006002:	e046      	b.n	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006004:	f107 030c 	add.w	r3, r7, #12
 8006008:	4618      	mov	r0, r3
 800600a:	f7ff f829 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006012:	e03e      	b.n	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006014:	4b20      	ldr	r3, [pc, #128]	@ (8006098 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8006016:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006018:	e03b      	b.n	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800601a:	4b1e      	ldr	r3, [pc, #120]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800601c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006020:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006024:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006026:	4b1b      	ldr	r3, [pc, #108]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 0302 	and.w	r3, r3, #2
 800602e:	2b02      	cmp	r3, #2
 8006030:	d10c      	bne.n	800604c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8006032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006034:	2b00      	cmp	r3, #0
 8006036:	d109      	bne.n	800604c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006038:	4b16      	ldr	r3, [pc, #88]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	08db      	lsrs	r3, r3, #3
 800603e:	f003 0303 	and.w	r3, r3, #3
 8006042:	4a16      	ldr	r2, [pc, #88]	@ (800609c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8006044:	fa22 f303 	lsr.w	r3, r2, r3
 8006048:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800604a:	e01e      	b.n	800608a <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800604c:	4b11      	ldr	r3, [pc, #68]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006054:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006058:	d106      	bne.n	8006068 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 800605a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006060:	d102      	bne.n	8006068 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006062:	4b0f      	ldr	r3, [pc, #60]	@ (80060a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8006064:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006066:	e010      	b.n	800608a <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006068:	4b0a      	ldr	r3, [pc, #40]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006070:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006074:	d106      	bne.n	8006084 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 8006076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006078:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800607c:	d102      	bne.n	8006084 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800607e:	4b09      	ldr	r3, [pc, #36]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8006080:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006082:	e002      	b.n	800608a <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006084:	2300      	movs	r3, #0
 8006086:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8006088:	e003      	b.n	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 800608a:	e002      	b.n	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 800608c:	2300      	movs	r3, #0
 800608e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8006090:	bf00      	nop
          }
        }
        break;
 8006092:	e086      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006094:	44020c00 	.word	0x44020c00
 8006098:	00bb8000 	.word	0x00bb8000
 800609c:	03d09000 	.word	0x03d09000
 80060a0:	003d0900 	.word	0x003d0900
 80060a4:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80060a8:	4b40      	ldr	r3, [pc, #256]	@ (80061ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80060aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80060ae:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80060b2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80060b4:	4b3d      	ldr	r3, [pc, #244]	@ (80061ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80060bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060c0:	d105      	bne.n	80060ce <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 80060c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d102      	bne.n	80060ce <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 80060c8:	4b39      	ldr	r3, [pc, #228]	@ (80061b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 80060ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060cc:	e031      	b.n	8006132 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 80060ce:	4b37      	ldr	r3, [pc, #220]	@ (80061ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80060da:	d10a      	bne.n	80060f2 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 80060dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060de:	2b10      	cmp	r3, #16
 80060e0:	d107      	bne.n	80060f2 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80060e2:	f107 0318 	add.w	r3, r7, #24
 80060e6:	4618      	mov	r0, r3
 80060e8:	f7fe fe4e 	bl	8004d88 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060f0:	e01f      	b.n	8006132 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 80060f2:	4b2e      	ldr	r3, [pc, #184]	@ (80061ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80060f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060f8:	f003 0302 	and.w	r3, r3, #2
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d106      	bne.n	800610e <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8006100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006102:	2b20      	cmp	r3, #32
 8006104:	d103      	bne.n	800610e <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 8006106:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800610a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800610c:	e011      	b.n	8006132 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800610e:	4b27      	ldr	r3, [pc, #156]	@ (80061ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006110:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006114:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006118:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800611c:	d106      	bne.n	800612c <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 800611e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006120:	2b30      	cmp	r3, #48	@ 0x30
 8006122:	d103      	bne.n	800612c <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8006124:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006128:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800612a:	e002      	b.n	8006132 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800612c:	2300      	movs	r3, #0
 800612e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8006130:	e037      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8006132:	e036      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8006134:	4b1d      	ldr	r3, [pc, #116]	@ (80061ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006136:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800613a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800613e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8006140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006142:	2b10      	cmp	r3, #16
 8006144:	d107      	bne.n	8006156 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006146:	f107 0318 	add.w	r3, r7, #24
 800614a:	4618      	mov	r0, r3
 800614c:	f7fe fe1c 	bl	8004d88 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006150:	69fb      	ldr	r3, [r7, #28]
 8006152:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8006154:	e025      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8006156:	4b15      	ldr	r3, [pc, #84]	@ (80061ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800615e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006162:	d10a      	bne.n	800617a <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8006164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006166:	2b20      	cmp	r3, #32
 8006168:	d107      	bne.n	800617a <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800616a:	f107 030c 	add.w	r3, r7, #12
 800616e:	4618      	mov	r0, r3
 8006170:	f7fe ff76 	bl	8005060 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006178:	e00f      	b.n	800619a <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800617a:	4b0c      	ldr	r3, [pc, #48]	@ (80061ac <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006182:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006186:	d105      	bne.n	8006194 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 8006188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800618a:	2b30      	cmp	r3, #48	@ 0x30
 800618c:	d102      	bne.n	8006194 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 800618e:	4b08      	ldr	r3, [pc, #32]	@ (80061b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8006190:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006192:	e002      	b.n	800619a <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8006194:	2300      	movs	r3, #0
 8006196:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8006198:	e003      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800619a:	e002      	b.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 800619c:	2300      	movs	r3, #0
 800619e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80061a0:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 80061a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3730      	adds	r7, #48	@ 0x30
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	44020c00 	.word	0x44020c00
 80061b0:	02dc6c00 	.word	0x02dc6c00

080061b4 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80061bc:	4b48      	ldr	r3, [pc, #288]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a47      	ldr	r2, [pc, #284]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 80061c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80061c6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80061c8:	f7fb ff12 	bl	8001ff0 <HAL_GetTick>
 80061cc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80061ce:	e008      	b.n	80061e2 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80061d0:	f7fb ff0e 	bl	8001ff0 <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	2b02      	cmp	r3, #2
 80061dc:	d901      	bls.n	80061e2 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e07a      	b.n	80062d8 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80061e2:	4b3f      	ldr	r3, [pc, #252]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1f0      	bne.n	80061d0 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80061ee:	4b3c      	ldr	r3, [pc, #240]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 80061f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80061f6:	f023 0303 	bic.w	r3, r3, #3
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	6811      	ldr	r1, [r2, #0]
 80061fe:	687a      	ldr	r2, [r7, #4]
 8006200:	6852      	ldr	r2, [r2, #4]
 8006202:	0212      	lsls	r2, r2, #8
 8006204:	430a      	orrs	r2, r1
 8006206:	4936      	ldr	r1, [pc, #216]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 8006208:	4313      	orrs	r3, r2
 800620a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	3b01      	subs	r3, #1
 8006212:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	68db      	ldr	r3, [r3, #12]
 800621a:	3b01      	subs	r3, #1
 800621c:	025b      	lsls	r3, r3, #9
 800621e:	b29b      	uxth	r3, r3
 8006220:	431a      	orrs	r2, r3
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	3b01      	subs	r3, #1
 8006228:	041b      	lsls	r3, r3, #16
 800622a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800622e:	431a      	orrs	r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	695b      	ldr	r3, [r3, #20]
 8006234:	3b01      	subs	r3, #1
 8006236:	061b      	lsls	r3, r3, #24
 8006238:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800623c:	4928      	ldr	r1, [pc, #160]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 800623e:	4313      	orrs	r3, r2
 8006240:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8006242:	4b27      	ldr	r3, [pc, #156]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 8006244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006246:	f023 020c 	bic.w	r2, r3, #12
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	699b      	ldr	r3, [r3, #24]
 800624e:	4924      	ldr	r1, [pc, #144]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 8006250:	4313      	orrs	r3, r2
 8006252:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8006254:	4b22      	ldr	r3, [pc, #136]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 8006256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006258:	f023 0220 	bic.w	r2, r3, #32
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	69db      	ldr	r3, [r3, #28]
 8006260:	491f      	ldr	r1, [pc, #124]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 8006262:	4313      	orrs	r3, r2
 8006264:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8006266:	4b1e      	ldr	r3, [pc, #120]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 8006268:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800626e:	491c      	ldr	r1, [pc, #112]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 8006270:	4313      	orrs	r3, r2
 8006272:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8006274:	4b1a      	ldr	r3, [pc, #104]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 8006276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006278:	4a19      	ldr	r2, [pc, #100]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 800627a:	f023 0310 	bic.w	r3, r3, #16
 800627e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8006280:	4b17      	ldr	r3, [pc, #92]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 8006282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006284:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006288:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800628c:	687a      	ldr	r2, [r7, #4]
 800628e:	6a12      	ldr	r2, [r2, #32]
 8006290:	00d2      	lsls	r2, r2, #3
 8006292:	4913      	ldr	r1, [pc, #76]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 8006294:	4313      	orrs	r3, r2
 8006296:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8006298:	4b11      	ldr	r3, [pc, #68]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 800629a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800629c:	4a10      	ldr	r2, [pc, #64]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 800629e:	f043 0310 	orr.w	r3, r3, #16
 80062a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80062a4:	4b0e      	ldr	r3, [pc, #56]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a0d      	ldr	r2, [pc, #52]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 80062aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80062ae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80062b0:	f7fb fe9e 	bl	8001ff0 <HAL_GetTick>
 80062b4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80062b6:	e008      	b.n	80062ca <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80062b8:	f7fb fe9a 	bl	8001ff0 <HAL_GetTick>
 80062bc:	4602      	mov	r2, r0
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	1ad3      	subs	r3, r2, r3
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	d901      	bls.n	80062ca <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80062c6:	2303      	movs	r3, #3
 80062c8:	e006      	b.n	80062d8 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80062ca:	4b05      	ldr	r3, [pc, #20]	@ (80062e0 <RCCEx_PLL2_Config+0x12c>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d0f0      	beq.n	80062b8 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 80062d6:	2300      	movs	r3, #0

}
 80062d8:	4618      	mov	r0, r3
 80062da:	3710      	adds	r7, #16
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	44020c00 	.word	0x44020c00

080062e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b082      	sub	sp, #8
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d101      	bne.n	80062f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	e042      	b.n	800637c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d106      	bne.n	800630e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f7fb fb53 	bl	80019b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2224      	movs	r2, #36	@ 0x24
 8006312:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 0201 	bic.w	r2, r2, #1
 8006324:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800632a:	2b00      	cmp	r3, #0
 800632c:	d002      	beq.n	8006334 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 fa44 	bl	80067bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006334:	6878      	ldr	r0, [r7, #4]
 8006336:	f000 f8c3 	bl	80064c0 <UART_SetConfig>
 800633a:	4603      	mov	r3, r0
 800633c:	2b01      	cmp	r3, #1
 800633e:	d101      	bne.n	8006344 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	e01b      	b.n	800637c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	685a      	ldr	r2, [r3, #4]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006352:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	689a      	ldr	r2, [r3, #8]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006362:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f042 0201 	orr.w	r2, r2, #1
 8006372:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f000 fac3 	bl	8006900 <UART_CheckIdleState>
 800637a:	4603      	mov	r3, r0
}
 800637c:	4618      	mov	r0, r3
 800637e:	3708      	adds	r7, #8
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}

08006384 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b08a      	sub	sp, #40	@ 0x28
 8006388:	af02      	add	r7, sp, #8
 800638a:	60f8      	str	r0, [r7, #12]
 800638c:	60b9      	str	r1, [r7, #8]
 800638e:	603b      	str	r3, [r7, #0]
 8006390:	4613      	mov	r3, r2
 8006392:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800639a:	2b20      	cmp	r3, #32
 800639c:	f040 808b 	bne.w	80064b6 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d002      	beq.n	80063ac <HAL_UART_Transmit+0x28>
 80063a6:	88fb      	ldrh	r3, [r7, #6]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d101      	bne.n	80063b0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	e083      	b.n	80064b8 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063ba:	2b80      	cmp	r3, #128	@ 0x80
 80063bc:	d107      	bne.n	80063ce <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	689a      	ldr	r2, [r3, #8]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80063cc:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2221      	movs	r2, #33	@ 0x21
 80063da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80063de:	f7fb fe07 	bl	8001ff0 <HAL_GetTick>
 80063e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	88fa      	ldrh	r2, [r7, #6]
 80063e8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	88fa      	ldrh	r2, [r7, #6]
 80063f0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063fc:	d108      	bne.n	8006410 <HAL_UART_Transmit+0x8c>
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	691b      	ldr	r3, [r3, #16]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d104      	bne.n	8006410 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8006406:	2300      	movs	r3, #0
 8006408:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	61bb      	str	r3, [r7, #24]
 800640e:	e003      	b.n	8006418 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006414:	2300      	movs	r3, #0
 8006416:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006418:	e030      	b.n	800647c <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	9300      	str	r3, [sp, #0]
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	2200      	movs	r2, #0
 8006422:	2180      	movs	r1, #128	@ 0x80
 8006424:	68f8      	ldr	r0, [r7, #12]
 8006426:	f000 fb15 	bl	8006a54 <UART_WaitOnFlagUntilTimeout>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d005      	beq.n	800643c <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2220      	movs	r2, #32
 8006434:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006438:	2303      	movs	r3, #3
 800643a:	e03d      	b.n	80064b8 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800643c:	69fb      	ldr	r3, [r7, #28]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d10b      	bne.n	800645a <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	881b      	ldrh	r3, [r3, #0]
 8006446:	461a      	mov	r2, r3
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006450:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	3302      	adds	r3, #2
 8006456:	61bb      	str	r3, [r7, #24]
 8006458:	e007      	b.n	800646a <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800645a:	69fb      	ldr	r3, [r7, #28]
 800645c:	781a      	ldrb	r2, [r3, #0]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	3301      	adds	r3, #1
 8006468:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006470:	b29b      	uxth	r3, r3
 8006472:	3b01      	subs	r3, #1
 8006474:	b29a      	uxth	r2, r3
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006482:	b29b      	uxth	r3, r3
 8006484:	2b00      	cmp	r3, #0
 8006486:	d1c8      	bne.n	800641a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	9300      	str	r3, [sp, #0]
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	2200      	movs	r2, #0
 8006490:	2140      	movs	r1, #64	@ 0x40
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	f000 fade 	bl	8006a54 <UART_WaitOnFlagUntilTimeout>
 8006498:	4603      	mov	r3, r0
 800649a:	2b00      	cmp	r3, #0
 800649c:	d005      	beq.n	80064aa <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2220      	movs	r2, #32
 80064a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e006      	b.n	80064b8 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2220      	movs	r2, #32
 80064ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80064b2:	2300      	movs	r3, #0
 80064b4:	e000      	b.n	80064b8 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 80064b6:	2302      	movs	r3, #2
  }
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3720      	adds	r7, #32
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80064c4:	b094      	sub	sp, #80	@ 0x50
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80064ca:	2300      	movs	r3, #0
 80064cc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80064d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064d2:	689a      	ldr	r2, [r3, #8]
 80064d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	431a      	orrs	r2, r3
 80064da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064dc:	695b      	ldr	r3, [r3, #20]
 80064de:	431a      	orrs	r2, r3
 80064e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064e2:	69db      	ldr	r3, [r3, #28]
 80064e4:	4313      	orrs	r3, r2
 80064e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80064e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	498a      	ldr	r1, [pc, #552]	@ (8006718 <UART_SetConfig+0x258>)
 80064f0:	4019      	ands	r1, r3
 80064f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064f8:	430b      	orrs	r3, r1
 80064fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006508:	68d9      	ldr	r1, [r3, #12]
 800650a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	ea40 0301 	orr.w	r3, r0, r1
 8006512:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006516:	699b      	ldr	r3, [r3, #24]
 8006518:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800651a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	4b7f      	ldr	r3, [pc, #508]	@ (800671c <UART_SetConfig+0x25c>)
 8006520:	429a      	cmp	r2, r3
 8006522:	d004      	beq.n	800652e <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006526:	6a1a      	ldr	r2, [r3, #32]
 8006528:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800652a:	4313      	orrs	r3, r2
 800652c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800652e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8006538:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800653c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006542:	430b      	orrs	r3, r1
 8006544:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800654c:	f023 000f 	bic.w	r0, r3, #15
 8006550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006552:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	ea40 0301 	orr.w	r3, r0, r1
 800655c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800655e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	4b6f      	ldr	r3, [pc, #444]	@ (8006720 <UART_SetConfig+0x260>)
 8006564:	429a      	cmp	r2, r3
 8006566:	d102      	bne.n	800656e <UART_SetConfig+0xae>
 8006568:	2301      	movs	r3, #1
 800656a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800656c:	e01a      	b.n	80065a4 <UART_SetConfig+0xe4>
 800656e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	4b6c      	ldr	r3, [pc, #432]	@ (8006724 <UART_SetConfig+0x264>)
 8006574:	429a      	cmp	r2, r3
 8006576:	d102      	bne.n	800657e <UART_SetConfig+0xbe>
 8006578:	2302      	movs	r3, #2
 800657a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800657c:	e012      	b.n	80065a4 <UART_SetConfig+0xe4>
 800657e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	4b69      	ldr	r3, [pc, #420]	@ (8006728 <UART_SetConfig+0x268>)
 8006584:	429a      	cmp	r2, r3
 8006586:	d102      	bne.n	800658e <UART_SetConfig+0xce>
 8006588:	2304      	movs	r3, #4
 800658a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800658c:	e00a      	b.n	80065a4 <UART_SetConfig+0xe4>
 800658e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	4b62      	ldr	r3, [pc, #392]	@ (800671c <UART_SetConfig+0x25c>)
 8006594:	429a      	cmp	r2, r3
 8006596:	d103      	bne.n	80065a0 <UART_SetConfig+0xe0>
 8006598:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800659c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800659e:	e001      	b.n	80065a4 <UART_SetConfig+0xe4>
 80065a0:	2300      	movs	r3, #0
 80065a2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80065a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	4b5c      	ldr	r3, [pc, #368]	@ (800671c <UART_SetConfig+0x25c>)
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d171      	bne.n	8006692 <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80065ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065b0:	2200      	movs	r2, #0
 80065b2:	623b      	str	r3, [r7, #32]
 80065b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80065b6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80065ba:	f7fe febd 	bl	8005338 <HAL_RCCEx_GetPeriphCLKFreq>
 80065be:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 80065c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	f000 80e2 	beq.w	800678c <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80065c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065cc:	4a57      	ldr	r2, [pc, #348]	@ (800672c <UART_SetConfig+0x26c>)
 80065ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80065d2:	461a      	mov	r2, r3
 80065d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80065da:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80065dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065de:	685a      	ldr	r2, [r3, #4]
 80065e0:	4613      	mov	r3, r2
 80065e2:	005b      	lsls	r3, r3, #1
 80065e4:	4413      	add	r3, r2
 80065e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d305      	bcc.n	80065f8 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80065ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80065f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d903      	bls.n	8006600 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80065fe:	e0c5      	b.n	800678c <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006600:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006602:	2200      	movs	r2, #0
 8006604:	61bb      	str	r3, [r7, #24]
 8006606:	61fa      	str	r2, [r7, #28]
 8006608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800660a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800660c:	4a47      	ldr	r2, [pc, #284]	@ (800672c <UART_SetConfig+0x26c>)
 800660e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006612:	b29b      	uxth	r3, r3
 8006614:	2200      	movs	r2, #0
 8006616:	613b      	str	r3, [r7, #16]
 8006618:	617a      	str	r2, [r7, #20]
 800661a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800661e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006622:	f7fa fb25 	bl	8000c70 <__aeabi_uldivmod>
 8006626:	4602      	mov	r2, r0
 8006628:	460b      	mov	r3, r1
 800662a:	4610      	mov	r0, r2
 800662c:	4619      	mov	r1, r3
 800662e:	f04f 0200 	mov.w	r2, #0
 8006632:	f04f 0300 	mov.w	r3, #0
 8006636:	020b      	lsls	r3, r1, #8
 8006638:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800663c:	0202      	lsls	r2, r0, #8
 800663e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006640:	6849      	ldr	r1, [r1, #4]
 8006642:	0849      	lsrs	r1, r1, #1
 8006644:	2000      	movs	r0, #0
 8006646:	460c      	mov	r4, r1
 8006648:	4605      	mov	r5, r0
 800664a:	eb12 0804 	adds.w	r8, r2, r4
 800664e:	eb43 0905 	adc.w	r9, r3, r5
 8006652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	60bb      	str	r3, [r7, #8]
 800665a:	60fa      	str	r2, [r7, #12]
 800665c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006660:	4640      	mov	r0, r8
 8006662:	4649      	mov	r1, r9
 8006664:	f7fa fb04 	bl	8000c70 <__aeabi_uldivmod>
 8006668:	4602      	mov	r2, r0
 800666a:	460b      	mov	r3, r1
 800666c:	4613      	mov	r3, r2
 800666e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006672:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006676:	d308      	bcc.n	800668a <UART_SetConfig+0x1ca>
 8006678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800667a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800667e:	d204      	bcs.n	800668a <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 8006680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006686:	60da      	str	r2, [r3, #12]
 8006688:	e080      	b.n	800678c <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006690:	e07c      	b.n	800678c <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006694:	69db      	ldr	r3, [r3, #28]
 8006696:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800669a:	d149      	bne.n	8006730 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800669c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800669e:	2200      	movs	r2, #0
 80066a0:	603b      	str	r3, [r7, #0]
 80066a2:	607a      	str	r2, [r7, #4]
 80066a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066a8:	f7fe fe46 	bl	8005338 <HAL_RCCEx_GetPeriphCLKFreq>
 80066ac:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80066ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d06b      	beq.n	800678c <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b8:	4a1c      	ldr	r2, [pc, #112]	@ (800672c <UART_SetConfig+0x26c>)
 80066ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066be:	461a      	mov	r2, r3
 80066c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80066c6:	005a      	lsls	r2, r3, #1
 80066c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	085b      	lsrs	r3, r3, #1
 80066ce:	441a      	add	r2, r3
 80066d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80066d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066dc:	2b0f      	cmp	r3, #15
 80066de:	d916      	bls.n	800670e <UART_SetConfig+0x24e>
 80066e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066e6:	d212      	bcs.n	800670e <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80066e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	f023 030f 	bic.w	r3, r3, #15
 80066f0:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80066f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066f4:	085b      	lsrs	r3, r3, #1
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	f003 0307 	and.w	r3, r3, #7
 80066fc:	b29a      	uxth	r2, r3
 80066fe:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006700:	4313      	orrs	r3, r2
 8006702:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8006704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800670a:	60da      	str	r2, [r3, #12]
 800670c:	e03e      	b.n	800678c <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006714:	e03a      	b.n	800678c <UART_SetConfig+0x2cc>
 8006716:	bf00      	nop
 8006718:	cfff69f3 	.word	0xcfff69f3
 800671c:	44002400 	.word	0x44002400
 8006720:	40013800 	.word	0x40013800
 8006724:	40004400 	.word	0x40004400
 8006728:	40004800 	.word	0x40004800
 800672c:	08009d98 	.word	0x08009d98
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006730:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006732:	2200      	movs	r2, #0
 8006734:	469a      	mov	sl, r3
 8006736:	4693      	mov	fp, r2
 8006738:	4650      	mov	r0, sl
 800673a:	4659      	mov	r1, fp
 800673c:	f7fe fdfc 	bl	8005338 <HAL_RCCEx_GetPeriphCLKFreq>
 8006740:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8006742:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006744:	2b00      	cmp	r3, #0
 8006746:	d021      	beq.n	800678c <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800674a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800674c:	4a1a      	ldr	r2, [pc, #104]	@ (80067b8 <UART_SetConfig+0x2f8>)
 800674e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006752:	461a      	mov	r2, r3
 8006754:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006756:	fbb3 f2f2 	udiv	r2, r3, r2
 800675a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	085b      	lsrs	r3, r3, #1
 8006760:	441a      	add	r2, r3
 8006762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	fbb2 f3f3 	udiv	r3, r2, r3
 800676a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800676c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800676e:	2b0f      	cmp	r3, #15
 8006770:	d909      	bls.n	8006786 <UART_SetConfig+0x2c6>
 8006772:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006774:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006778:	d205      	bcs.n	8006786 <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800677a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800677c:	b29a      	uxth	r2, r3
 800677e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	60da      	str	r2, [r3, #12]
 8006784:	e002      	b.n	800678c <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800678c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800678e:	2201      	movs	r2, #1
 8006790:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006796:	2201      	movs	r2, #1
 8006798:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800679c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800679e:	2200      	movs	r2, #0
 80067a0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80067a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a4:	2200      	movs	r2, #0
 80067a6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80067a8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3750      	adds	r7, #80	@ 0x50
 80067b0:	46bd      	mov	sp, r7
 80067b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067b6:	bf00      	nop
 80067b8:	08009d98 	.word	0x08009d98

080067bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80067bc:	b480      	push	{r7}
 80067be:	b083      	sub	sp, #12
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067c8:	f003 0308 	and.w	r3, r3, #8
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d00a      	beq.n	80067e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	430a      	orrs	r2, r1
 80067e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ea:	f003 0301 	and.w	r3, r3, #1
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d00a      	beq.n	8006808 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	430a      	orrs	r2, r1
 8006806:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800680c:	f003 0302 	and.w	r3, r3, #2
 8006810:	2b00      	cmp	r3, #0
 8006812:	d00a      	beq.n	800682a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	430a      	orrs	r2, r1
 8006828:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800682e:	f003 0304 	and.w	r3, r3, #4
 8006832:	2b00      	cmp	r3, #0
 8006834:	d00a      	beq.n	800684c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	430a      	orrs	r2, r1
 800684a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006850:	f003 0310 	and.w	r3, r3, #16
 8006854:	2b00      	cmp	r3, #0
 8006856:	d00a      	beq.n	800686e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	430a      	orrs	r2, r1
 800686c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006872:	f003 0320 	and.w	r3, r3, #32
 8006876:	2b00      	cmp	r3, #0
 8006878:	d00a      	beq.n	8006890 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	430a      	orrs	r2, r1
 800688e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006898:	2b00      	cmp	r3, #0
 800689a:	d01a      	beq.n	80068d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	430a      	orrs	r2, r1
 80068b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068ba:	d10a      	bne.n	80068d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	430a      	orrs	r2, r1
 80068d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d00a      	beq.n	80068f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	430a      	orrs	r2, r1
 80068f2:	605a      	str	r2, [r3, #4]
  }
}
 80068f4:	bf00      	nop
 80068f6:	370c      	adds	r7, #12
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr

08006900 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b098      	sub	sp, #96	@ 0x60
 8006904:	af02      	add	r7, sp, #8
 8006906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006910:	f7fb fb6e 	bl	8001ff0 <HAL_GetTick>
 8006914:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0308 	and.w	r3, r3, #8
 8006920:	2b08      	cmp	r3, #8
 8006922:	d12f      	bne.n	8006984 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006924:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006928:	9300      	str	r3, [sp, #0]
 800692a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800692c:	2200      	movs	r2, #0
 800692e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 f88e 	bl	8006a54 <UART_WaitOnFlagUntilTimeout>
 8006938:	4603      	mov	r3, r0
 800693a:	2b00      	cmp	r3, #0
 800693c:	d022      	beq.n	8006984 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006946:	e853 3f00 	ldrex	r3, [r3]
 800694a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800694c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800694e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006952:	653b      	str	r3, [r7, #80]	@ 0x50
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	461a      	mov	r2, r3
 800695a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800695c:	647b      	str	r3, [r7, #68]	@ 0x44
 800695e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006960:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006962:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006964:	e841 2300 	strex	r3, r2, [r1]
 8006968:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800696a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800696c:	2b00      	cmp	r3, #0
 800696e:	d1e6      	bne.n	800693e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2220      	movs	r2, #32
 8006974:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006980:	2303      	movs	r3, #3
 8006982:	e063      	b.n	8006a4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 0304 	and.w	r3, r3, #4
 800698e:	2b04      	cmp	r3, #4
 8006990:	d149      	bne.n	8006a26 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006992:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006996:	9300      	str	r3, [sp, #0]
 8006998:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800699a:	2200      	movs	r2, #0
 800699c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f000 f857 	bl	8006a54 <UART_WaitOnFlagUntilTimeout>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d03c      	beq.n	8006a26 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b4:	e853 3f00 	ldrex	r3, [r3]
 80069b8:	623b      	str	r3, [r7, #32]
   return(result);
 80069ba:	6a3b      	ldr	r3, [r7, #32]
 80069bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	461a      	mov	r2, r3
 80069c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80069cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069d2:	e841 2300 	strex	r3, r2, [r1]
 80069d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1e6      	bne.n	80069ac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	3308      	adds	r3, #8
 80069e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	e853 3f00 	ldrex	r3, [r3]
 80069ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	f023 0301 	bic.w	r3, r3, #1
 80069f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	3308      	adds	r3, #8
 80069fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069fe:	61fa      	str	r2, [r7, #28]
 8006a00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a02:	69b9      	ldr	r1, [r7, #24]
 8006a04:	69fa      	ldr	r2, [r7, #28]
 8006a06:	e841 2300 	strex	r3, r2, [r1]
 8006a0a:	617b      	str	r3, [r7, #20]
   return(result);
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1e5      	bne.n	80069de <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2220      	movs	r2, #32
 8006a16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a22:	2303      	movs	r3, #3
 8006a24:	e012      	b.n	8006a4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2220      	movs	r2, #32
 8006a2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2220      	movs	r2, #32
 8006a32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a4a:	2300      	movs	r3, #0
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3758      	adds	r7, #88	@ 0x58
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	60f8      	str	r0, [r7, #12]
 8006a5c:	60b9      	str	r1, [r7, #8]
 8006a5e:	603b      	str	r3, [r7, #0]
 8006a60:	4613      	mov	r3, r2
 8006a62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a64:	e04f      	b.n	8006b06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a66:	69bb      	ldr	r3, [r7, #24]
 8006a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a6c:	d04b      	beq.n	8006b06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a6e:	f7fb fabf 	bl	8001ff0 <HAL_GetTick>
 8006a72:	4602      	mov	r2, r0
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	1ad3      	subs	r3, r2, r3
 8006a78:	69ba      	ldr	r2, [r7, #24]
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d302      	bcc.n	8006a84 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a7e:	69bb      	ldr	r3, [r7, #24]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d101      	bne.n	8006a88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a84:	2303      	movs	r3, #3
 8006a86:	e04e      	b.n	8006b26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f003 0304 	and.w	r3, r3, #4
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d037      	beq.n	8006b06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	2b80      	cmp	r3, #128	@ 0x80
 8006a9a:	d034      	beq.n	8006b06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	2b40      	cmp	r3, #64	@ 0x40
 8006aa0:	d031      	beq.n	8006b06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	69db      	ldr	r3, [r3, #28]
 8006aa8:	f003 0308 	and.w	r3, r3, #8
 8006aac:	2b08      	cmp	r3, #8
 8006aae:	d110      	bne.n	8006ad2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	2208      	movs	r2, #8
 8006ab6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ab8:	68f8      	ldr	r0, [r7, #12]
 8006aba:	f000 f838 	bl	8006b2e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2208      	movs	r2, #8
 8006ac2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e029      	b.n	8006b26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	69db      	ldr	r3, [r3, #28]
 8006ad8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006adc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ae0:	d111      	bne.n	8006b06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006aea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006aec:	68f8      	ldr	r0, [r7, #12]
 8006aee:	f000 f81e 	bl	8006b2e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2220      	movs	r2, #32
 8006af6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006b02:	2303      	movs	r3, #3
 8006b04:	e00f      	b.n	8006b26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	69da      	ldr	r2, [r3, #28]
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	4013      	ands	r3, r2
 8006b10:	68ba      	ldr	r2, [r7, #8]
 8006b12:	429a      	cmp	r2, r3
 8006b14:	bf0c      	ite	eq
 8006b16:	2301      	moveq	r3, #1
 8006b18:	2300      	movne	r3, #0
 8006b1a:	b2db      	uxtb	r3, r3
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	79fb      	ldrb	r3, [r7, #7]
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d0a0      	beq.n	8006a66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b24:	2300      	movs	r3, #0
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3710      	adds	r7, #16
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}

08006b2e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b2e:	b480      	push	{r7}
 8006b30:	b095      	sub	sp, #84	@ 0x54
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b3e:	e853 3f00 	ldrex	r3, [r3]
 8006b42:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	461a      	mov	r2, r3
 8006b52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b54:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b56:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b58:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b5a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b5c:	e841 2300 	strex	r3, r2, [r1]
 8006b60:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d1e6      	bne.n	8006b36 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	3308      	adds	r3, #8
 8006b6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b70:	6a3b      	ldr	r3, [r7, #32]
 8006b72:	e853 3f00 	ldrex	r3, [r3]
 8006b76:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b78:	69fb      	ldr	r3, [r7, #28]
 8006b7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b7e:	f023 0301 	bic.w	r3, r3, #1
 8006b82:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	3308      	adds	r3, #8
 8006b8a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b8c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b94:	e841 2300 	strex	r3, r2, [r1]
 8006b98:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1e3      	bne.n	8006b68 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d118      	bne.n	8006bda <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	e853 3f00 	ldrex	r3, [r3]
 8006bb4:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	f023 0310 	bic.w	r3, r3, #16
 8006bbc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bc6:	61bb      	str	r3, [r7, #24]
 8006bc8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bca:	6979      	ldr	r1, [r7, #20]
 8006bcc:	69ba      	ldr	r2, [r7, #24]
 8006bce:	e841 2300 	strex	r3, r2, [r1]
 8006bd2:	613b      	str	r3, [r7, #16]
   return(result);
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d1e6      	bne.n	8006ba8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2220      	movs	r2, #32
 8006bde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2200      	movs	r2, #0
 8006bec:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006bee:	bf00      	nop
 8006bf0:	3754      	adds	r7, #84	@ 0x54
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr

08006bfa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006bfa:	b480      	push	{r7}
 8006bfc:	b085      	sub	sp, #20
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d101      	bne.n	8006c10 <HAL_UARTEx_DisableFifoMode+0x16>
 8006c0c:	2302      	movs	r3, #2
 8006c0e:	e027      	b.n	8006c60 <HAL_UARTEx_DisableFifoMode+0x66>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2224      	movs	r2, #36	@ 0x24
 8006c1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f022 0201 	bic.w	r2, r2, #1
 8006c36:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006c3e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2220      	movs	r2, #32
 8006c52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3714      	adds	r7, #20
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d101      	bne.n	8006c84 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006c80:	2302      	movs	r3, #2
 8006c82:	e02d      	b.n	8006ce0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2224      	movs	r2, #36	@ 0x24
 8006c90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f022 0201 	bic.w	r2, r2, #1
 8006caa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	683a      	ldr	r2, [r7, #0]
 8006cbc:	430a      	orrs	r2, r1
 8006cbe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f000 f84f 	bl	8006d64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	68fa      	ldr	r2, [r7, #12]
 8006ccc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2220      	movs	r2, #32
 8006cd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006cde:	2300      	movs	r3, #0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3710      	adds	r7, #16
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b084      	sub	sp, #16
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d101      	bne.n	8006d00 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006cfc:	2302      	movs	r3, #2
 8006cfe:	e02d      	b.n	8006d5c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2224      	movs	r2, #36	@ 0x24
 8006d0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	681a      	ldr	r2, [r3, #0]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f022 0201 	bic.w	r2, r2, #1
 8006d26:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	683a      	ldr	r2, [r7, #0]
 8006d38:	430a      	orrs	r2, r1
 8006d3a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f000 f811 	bl	8006d64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	68fa      	ldr	r2, [r7, #12]
 8006d48:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2220      	movs	r2, #32
 8006d4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2200      	movs	r2, #0
 8006d56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3710      	adds	r7, #16
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b085      	sub	sp, #20
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d108      	bne.n	8006d86 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006d84:	e031      	b.n	8006dea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006d86:	2308      	movs	r3, #8
 8006d88:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006d8a:	2308      	movs	r3, #8
 8006d8c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	0e5b      	lsrs	r3, r3, #25
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	f003 0307 	and.w	r3, r3, #7
 8006d9c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	0f5b      	lsrs	r3, r3, #29
 8006da6:	b2db      	uxtb	r3, r3
 8006da8:	f003 0307 	and.w	r3, r3, #7
 8006dac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006dae:	7bbb      	ldrb	r3, [r7, #14]
 8006db0:	7b3a      	ldrb	r2, [r7, #12]
 8006db2:	4911      	ldr	r1, [pc, #68]	@ (8006df8 <UARTEx_SetNbDataToProcess+0x94>)
 8006db4:	5c8a      	ldrb	r2, [r1, r2]
 8006db6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006dba:	7b3a      	ldrb	r2, [r7, #12]
 8006dbc:	490f      	ldr	r1, [pc, #60]	@ (8006dfc <UARTEx_SetNbDataToProcess+0x98>)
 8006dbe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006dc0:	fb93 f3f2 	sdiv	r3, r3, r2
 8006dc4:	b29a      	uxth	r2, r3
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006dcc:	7bfb      	ldrb	r3, [r7, #15]
 8006dce:	7b7a      	ldrb	r2, [r7, #13]
 8006dd0:	4909      	ldr	r1, [pc, #36]	@ (8006df8 <UARTEx_SetNbDataToProcess+0x94>)
 8006dd2:	5c8a      	ldrb	r2, [r1, r2]
 8006dd4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006dd8:	7b7a      	ldrb	r2, [r7, #13]
 8006dda:	4908      	ldr	r1, [pc, #32]	@ (8006dfc <UARTEx_SetNbDataToProcess+0x98>)
 8006ddc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006dde:	fb93 f3f2 	sdiv	r3, r3, r2
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006dea:	bf00      	nop
 8006dec:	3714      	adds	r7, #20
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr
 8006df6:	bf00      	nop
 8006df8:	08009db0 	.word	0x08009db0
 8006dfc:	08009db8 	.word	0x08009db8

08006e00 <__cvt>:
 8006e00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e04:	ec57 6b10 	vmov	r6, r7, d0
 8006e08:	2f00      	cmp	r7, #0
 8006e0a:	460c      	mov	r4, r1
 8006e0c:	4619      	mov	r1, r3
 8006e0e:	463b      	mov	r3, r7
 8006e10:	bfb4      	ite	lt
 8006e12:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006e16:	2300      	movge	r3, #0
 8006e18:	4691      	mov	r9, r2
 8006e1a:	bfbf      	itttt	lt
 8006e1c:	4632      	movlt	r2, r6
 8006e1e:	461f      	movlt	r7, r3
 8006e20:	232d      	movlt	r3, #45	@ 0x2d
 8006e22:	4616      	movlt	r6, r2
 8006e24:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006e28:	700b      	strb	r3, [r1, #0]
 8006e2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e2c:	f023 0820 	bic.w	r8, r3, #32
 8006e30:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e34:	d005      	beq.n	8006e42 <__cvt+0x42>
 8006e36:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006e3a:	d100      	bne.n	8006e3e <__cvt+0x3e>
 8006e3c:	3401      	adds	r4, #1
 8006e3e:	2102      	movs	r1, #2
 8006e40:	e000      	b.n	8006e44 <__cvt+0x44>
 8006e42:	2103      	movs	r1, #3
 8006e44:	ab03      	add	r3, sp, #12
 8006e46:	4622      	mov	r2, r4
 8006e48:	9301      	str	r3, [sp, #4]
 8006e4a:	ab02      	add	r3, sp, #8
 8006e4c:	ec47 6b10 	vmov	d0, r6, r7
 8006e50:	9300      	str	r3, [sp, #0]
 8006e52:	4653      	mov	r3, sl
 8006e54:	f000 fe84 	bl	8007b60 <_dtoa_r>
 8006e58:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006e5c:	4605      	mov	r5, r0
 8006e5e:	d119      	bne.n	8006e94 <__cvt+0x94>
 8006e60:	f019 0f01 	tst.w	r9, #1
 8006e64:	d00e      	beq.n	8006e84 <__cvt+0x84>
 8006e66:	eb00 0904 	add.w	r9, r0, r4
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	4630      	mov	r0, r6
 8006e70:	4639      	mov	r1, r7
 8006e72:	f7f9 fe3d 	bl	8000af0 <__aeabi_dcmpeq>
 8006e76:	b108      	cbz	r0, 8006e7c <__cvt+0x7c>
 8006e78:	f8cd 900c 	str.w	r9, [sp, #12]
 8006e7c:	2230      	movs	r2, #48	@ 0x30
 8006e7e:	9b03      	ldr	r3, [sp, #12]
 8006e80:	454b      	cmp	r3, r9
 8006e82:	d31e      	bcc.n	8006ec2 <__cvt+0xc2>
 8006e84:	9b03      	ldr	r3, [sp, #12]
 8006e86:	4628      	mov	r0, r5
 8006e88:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e8a:	1b5b      	subs	r3, r3, r5
 8006e8c:	6013      	str	r3, [r2, #0]
 8006e8e:	b004      	add	sp, #16
 8006e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e94:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e98:	eb00 0904 	add.w	r9, r0, r4
 8006e9c:	d1e5      	bne.n	8006e6a <__cvt+0x6a>
 8006e9e:	7803      	ldrb	r3, [r0, #0]
 8006ea0:	2b30      	cmp	r3, #48	@ 0x30
 8006ea2:	d10a      	bne.n	8006eba <__cvt+0xba>
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	4630      	mov	r0, r6
 8006eaa:	4639      	mov	r1, r7
 8006eac:	f7f9 fe20 	bl	8000af0 <__aeabi_dcmpeq>
 8006eb0:	b918      	cbnz	r0, 8006eba <__cvt+0xba>
 8006eb2:	f1c4 0401 	rsb	r4, r4, #1
 8006eb6:	f8ca 4000 	str.w	r4, [sl]
 8006eba:	f8da 3000 	ldr.w	r3, [sl]
 8006ebe:	4499      	add	r9, r3
 8006ec0:	e7d3      	b.n	8006e6a <__cvt+0x6a>
 8006ec2:	1c59      	adds	r1, r3, #1
 8006ec4:	9103      	str	r1, [sp, #12]
 8006ec6:	701a      	strb	r2, [r3, #0]
 8006ec8:	e7d9      	b.n	8006e7e <__cvt+0x7e>

08006eca <__exponent>:
 8006eca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ecc:	2900      	cmp	r1, #0
 8006ece:	7002      	strb	r2, [r0, #0]
 8006ed0:	bfba      	itte	lt
 8006ed2:	4249      	neglt	r1, r1
 8006ed4:	232d      	movlt	r3, #45	@ 0x2d
 8006ed6:	232b      	movge	r3, #43	@ 0x2b
 8006ed8:	2909      	cmp	r1, #9
 8006eda:	7043      	strb	r3, [r0, #1]
 8006edc:	dd28      	ble.n	8006f30 <__exponent+0x66>
 8006ede:	f10d 0307 	add.w	r3, sp, #7
 8006ee2:	270a      	movs	r7, #10
 8006ee4:	461d      	mov	r5, r3
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	fbb1 f6f7 	udiv	r6, r1, r7
 8006eee:	fb07 1416 	mls	r4, r7, r6, r1
 8006ef2:	3430      	adds	r4, #48	@ 0x30
 8006ef4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006ef8:	460c      	mov	r4, r1
 8006efa:	4631      	mov	r1, r6
 8006efc:	2c63      	cmp	r4, #99	@ 0x63
 8006efe:	dcf2      	bgt.n	8006ee6 <__exponent+0x1c>
 8006f00:	3130      	adds	r1, #48	@ 0x30
 8006f02:	1e94      	subs	r4, r2, #2
 8006f04:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006f08:	1c41      	adds	r1, r0, #1
 8006f0a:	4623      	mov	r3, r4
 8006f0c:	42ab      	cmp	r3, r5
 8006f0e:	d30a      	bcc.n	8006f26 <__exponent+0x5c>
 8006f10:	f10d 0309 	add.w	r3, sp, #9
 8006f14:	1a9b      	subs	r3, r3, r2
 8006f16:	42ac      	cmp	r4, r5
 8006f18:	bf88      	it	hi
 8006f1a:	2300      	movhi	r3, #0
 8006f1c:	3302      	adds	r3, #2
 8006f1e:	4403      	add	r3, r0
 8006f20:	1a18      	subs	r0, r3, r0
 8006f22:	b003      	add	sp, #12
 8006f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f26:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006f2a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006f2e:	e7ed      	b.n	8006f0c <__exponent+0x42>
 8006f30:	2330      	movs	r3, #48	@ 0x30
 8006f32:	3130      	adds	r1, #48	@ 0x30
 8006f34:	7083      	strb	r3, [r0, #2]
 8006f36:	1d03      	adds	r3, r0, #4
 8006f38:	70c1      	strb	r1, [r0, #3]
 8006f3a:	e7f1      	b.n	8006f20 <__exponent+0x56>

08006f3c <_printf_float>:
 8006f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f40:	b08d      	sub	sp, #52	@ 0x34
 8006f42:	460c      	mov	r4, r1
 8006f44:	4616      	mov	r6, r2
 8006f46:	461f      	mov	r7, r3
 8006f48:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006f4c:	4605      	mov	r5, r0
 8006f4e:	f000 fcf3 	bl	8007938 <_localeconv_r>
 8006f52:	6803      	ldr	r3, [r0, #0]
 8006f54:	4618      	mov	r0, r3
 8006f56:	9304      	str	r3, [sp, #16]
 8006f58:	f7f9 f99e 	bl	8000298 <strlen>
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	9005      	str	r0, [sp, #20]
 8006f60:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f62:	f8d8 3000 	ldr.w	r3, [r8]
 8006f66:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006f6a:	3307      	adds	r3, #7
 8006f6c:	f8d4 b000 	ldr.w	fp, [r4]
 8006f70:	f023 0307 	bic.w	r3, r3, #7
 8006f74:	f103 0208 	add.w	r2, r3, #8
 8006f78:	f8c8 2000 	str.w	r2, [r8]
 8006f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8006f80:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006f84:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006f88:	f8cd 8018 	str.w	r8, [sp, #24]
 8006f8c:	9307      	str	r3, [sp, #28]
 8006f8e:	4b9d      	ldr	r3, [pc, #628]	@ (8007204 <_printf_float+0x2c8>)
 8006f90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f94:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006f98:	f7f9 fddc 	bl	8000b54 <__aeabi_dcmpun>
 8006f9c:	bb70      	cbnz	r0, 8006ffc <_printf_float+0xc0>
 8006f9e:	f04f 32ff 	mov.w	r2, #4294967295
 8006fa2:	4b98      	ldr	r3, [pc, #608]	@ (8007204 <_printf_float+0x2c8>)
 8006fa4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fa8:	f7f9 fdb6 	bl	8000b18 <__aeabi_dcmple>
 8006fac:	bb30      	cbnz	r0, 8006ffc <_printf_float+0xc0>
 8006fae:	2200      	movs	r2, #0
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	4640      	mov	r0, r8
 8006fb4:	4649      	mov	r1, r9
 8006fb6:	f7f9 fda5 	bl	8000b04 <__aeabi_dcmplt>
 8006fba:	b110      	cbz	r0, 8006fc2 <_printf_float+0x86>
 8006fbc:	232d      	movs	r3, #45	@ 0x2d
 8006fbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fc2:	4a91      	ldr	r2, [pc, #580]	@ (8007208 <_printf_float+0x2cc>)
 8006fc4:	4b91      	ldr	r3, [pc, #580]	@ (800720c <_printf_float+0x2d0>)
 8006fc6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006fca:	bf8c      	ite	hi
 8006fcc:	4690      	movhi	r8, r2
 8006fce:	4698      	movls	r8, r3
 8006fd0:	2303      	movs	r3, #3
 8006fd2:	f04f 0900 	mov.w	r9, #0
 8006fd6:	6123      	str	r3, [r4, #16]
 8006fd8:	f02b 0304 	bic.w	r3, fp, #4
 8006fdc:	6023      	str	r3, [r4, #0]
 8006fde:	4633      	mov	r3, r6
 8006fe0:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006fe2:	4621      	mov	r1, r4
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	9700      	str	r7, [sp, #0]
 8006fe8:	f000 f9d2 	bl	8007390 <_printf_common>
 8006fec:	3001      	adds	r0, #1
 8006fee:	f040 808d 	bne.w	800710c <_printf_float+0x1d0>
 8006ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ff6:	b00d      	add	sp, #52	@ 0x34
 8006ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ffc:	4642      	mov	r2, r8
 8006ffe:	464b      	mov	r3, r9
 8007000:	4640      	mov	r0, r8
 8007002:	4649      	mov	r1, r9
 8007004:	f7f9 fda6 	bl	8000b54 <__aeabi_dcmpun>
 8007008:	b140      	cbz	r0, 800701c <_printf_float+0xe0>
 800700a:	464b      	mov	r3, r9
 800700c:	4a80      	ldr	r2, [pc, #512]	@ (8007210 <_printf_float+0x2d4>)
 800700e:	2b00      	cmp	r3, #0
 8007010:	bfbc      	itt	lt
 8007012:	232d      	movlt	r3, #45	@ 0x2d
 8007014:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007018:	4b7e      	ldr	r3, [pc, #504]	@ (8007214 <_printf_float+0x2d8>)
 800701a:	e7d4      	b.n	8006fc6 <_printf_float+0x8a>
 800701c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007020:	6863      	ldr	r3, [r4, #4]
 8007022:	9206      	str	r2, [sp, #24]
 8007024:	1c5a      	adds	r2, r3, #1
 8007026:	d13b      	bne.n	80070a0 <_printf_float+0x164>
 8007028:	2306      	movs	r3, #6
 800702a:	6063      	str	r3, [r4, #4]
 800702c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007030:	2300      	movs	r3, #0
 8007032:	4628      	mov	r0, r5
 8007034:	6022      	str	r2, [r4, #0]
 8007036:	9303      	str	r3, [sp, #12]
 8007038:	ab0a      	add	r3, sp, #40	@ 0x28
 800703a:	e9cd a301 	strd	sl, r3, [sp, #4]
 800703e:	ab09      	add	r3, sp, #36	@ 0x24
 8007040:	ec49 8b10 	vmov	d0, r8, r9
 8007044:	9300      	str	r3, [sp, #0]
 8007046:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800704a:	6861      	ldr	r1, [r4, #4]
 800704c:	f7ff fed8 	bl	8006e00 <__cvt>
 8007050:	9b06      	ldr	r3, [sp, #24]
 8007052:	4680      	mov	r8, r0
 8007054:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007056:	2b47      	cmp	r3, #71	@ 0x47
 8007058:	d129      	bne.n	80070ae <_printf_float+0x172>
 800705a:	1cc8      	adds	r0, r1, #3
 800705c:	db02      	blt.n	8007064 <_printf_float+0x128>
 800705e:	6863      	ldr	r3, [r4, #4]
 8007060:	4299      	cmp	r1, r3
 8007062:	dd41      	ble.n	80070e8 <_printf_float+0x1ac>
 8007064:	f1aa 0a02 	sub.w	sl, sl, #2
 8007068:	fa5f fa8a 	uxtb.w	sl, sl
 800706c:	3901      	subs	r1, #1
 800706e:	4652      	mov	r2, sl
 8007070:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007074:	9109      	str	r1, [sp, #36]	@ 0x24
 8007076:	f7ff ff28 	bl	8006eca <__exponent>
 800707a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800707c:	4681      	mov	r9, r0
 800707e:	1813      	adds	r3, r2, r0
 8007080:	2a01      	cmp	r2, #1
 8007082:	6123      	str	r3, [r4, #16]
 8007084:	dc02      	bgt.n	800708c <_printf_float+0x150>
 8007086:	6822      	ldr	r2, [r4, #0]
 8007088:	07d2      	lsls	r2, r2, #31
 800708a:	d501      	bpl.n	8007090 <_printf_float+0x154>
 800708c:	3301      	adds	r3, #1
 800708e:	6123      	str	r3, [r4, #16]
 8007090:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007094:	2b00      	cmp	r3, #0
 8007096:	d0a2      	beq.n	8006fde <_printf_float+0xa2>
 8007098:	232d      	movs	r3, #45	@ 0x2d
 800709a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800709e:	e79e      	b.n	8006fde <_printf_float+0xa2>
 80070a0:	9a06      	ldr	r2, [sp, #24]
 80070a2:	2a47      	cmp	r2, #71	@ 0x47
 80070a4:	d1c2      	bne.n	800702c <_printf_float+0xf0>
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d1c0      	bne.n	800702c <_printf_float+0xf0>
 80070aa:	2301      	movs	r3, #1
 80070ac:	e7bd      	b.n	800702a <_printf_float+0xee>
 80070ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80070b2:	d9db      	bls.n	800706c <_printf_float+0x130>
 80070b4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80070b8:	d118      	bne.n	80070ec <_printf_float+0x1b0>
 80070ba:	2900      	cmp	r1, #0
 80070bc:	6863      	ldr	r3, [r4, #4]
 80070be:	dd0b      	ble.n	80070d8 <_printf_float+0x19c>
 80070c0:	6121      	str	r1, [r4, #16]
 80070c2:	b913      	cbnz	r3, 80070ca <_printf_float+0x18e>
 80070c4:	6822      	ldr	r2, [r4, #0]
 80070c6:	07d0      	lsls	r0, r2, #31
 80070c8:	d502      	bpl.n	80070d0 <_printf_float+0x194>
 80070ca:	3301      	adds	r3, #1
 80070cc:	440b      	add	r3, r1
 80070ce:	6123      	str	r3, [r4, #16]
 80070d0:	f04f 0900 	mov.w	r9, #0
 80070d4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80070d6:	e7db      	b.n	8007090 <_printf_float+0x154>
 80070d8:	b913      	cbnz	r3, 80070e0 <_printf_float+0x1a4>
 80070da:	6822      	ldr	r2, [r4, #0]
 80070dc:	07d2      	lsls	r2, r2, #31
 80070de:	d501      	bpl.n	80070e4 <_printf_float+0x1a8>
 80070e0:	3302      	adds	r3, #2
 80070e2:	e7f4      	b.n	80070ce <_printf_float+0x192>
 80070e4:	2301      	movs	r3, #1
 80070e6:	e7f2      	b.n	80070ce <_printf_float+0x192>
 80070e8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80070ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070ee:	4299      	cmp	r1, r3
 80070f0:	db05      	blt.n	80070fe <_printf_float+0x1c2>
 80070f2:	6823      	ldr	r3, [r4, #0]
 80070f4:	6121      	str	r1, [r4, #16]
 80070f6:	07d8      	lsls	r0, r3, #31
 80070f8:	d5ea      	bpl.n	80070d0 <_printf_float+0x194>
 80070fa:	1c4b      	adds	r3, r1, #1
 80070fc:	e7e7      	b.n	80070ce <_printf_float+0x192>
 80070fe:	2900      	cmp	r1, #0
 8007100:	bfd4      	ite	le
 8007102:	f1c1 0202 	rsble	r2, r1, #2
 8007106:	2201      	movgt	r2, #1
 8007108:	4413      	add	r3, r2
 800710a:	e7e0      	b.n	80070ce <_printf_float+0x192>
 800710c:	6823      	ldr	r3, [r4, #0]
 800710e:	055a      	lsls	r2, r3, #21
 8007110:	d407      	bmi.n	8007122 <_printf_float+0x1e6>
 8007112:	6923      	ldr	r3, [r4, #16]
 8007114:	4642      	mov	r2, r8
 8007116:	4631      	mov	r1, r6
 8007118:	4628      	mov	r0, r5
 800711a:	47b8      	blx	r7
 800711c:	3001      	adds	r0, #1
 800711e:	d12b      	bne.n	8007178 <_printf_float+0x23c>
 8007120:	e767      	b.n	8006ff2 <_printf_float+0xb6>
 8007122:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007126:	f240 80dd 	bls.w	80072e4 <_printf_float+0x3a8>
 800712a:	2200      	movs	r2, #0
 800712c:	2300      	movs	r3, #0
 800712e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007132:	f7f9 fcdd 	bl	8000af0 <__aeabi_dcmpeq>
 8007136:	2800      	cmp	r0, #0
 8007138:	d033      	beq.n	80071a2 <_printf_float+0x266>
 800713a:	2301      	movs	r3, #1
 800713c:	4a36      	ldr	r2, [pc, #216]	@ (8007218 <_printf_float+0x2dc>)
 800713e:	4631      	mov	r1, r6
 8007140:	4628      	mov	r0, r5
 8007142:	47b8      	blx	r7
 8007144:	3001      	adds	r0, #1
 8007146:	f43f af54 	beq.w	8006ff2 <_printf_float+0xb6>
 800714a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800714e:	4543      	cmp	r3, r8
 8007150:	db02      	blt.n	8007158 <_printf_float+0x21c>
 8007152:	6823      	ldr	r3, [r4, #0]
 8007154:	07d8      	lsls	r0, r3, #31
 8007156:	d50f      	bpl.n	8007178 <_printf_float+0x23c>
 8007158:	4631      	mov	r1, r6
 800715a:	4628      	mov	r0, r5
 800715c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007160:	47b8      	blx	r7
 8007162:	3001      	adds	r0, #1
 8007164:	f43f af45 	beq.w	8006ff2 <_printf_float+0xb6>
 8007168:	f04f 0900 	mov.w	r9, #0
 800716c:	f108 38ff 	add.w	r8, r8, #4294967295
 8007170:	f104 0a1a 	add.w	sl, r4, #26
 8007174:	45c8      	cmp	r8, r9
 8007176:	dc09      	bgt.n	800718c <_printf_float+0x250>
 8007178:	6823      	ldr	r3, [r4, #0]
 800717a:	079b      	lsls	r3, r3, #30
 800717c:	f100 8103 	bmi.w	8007386 <_printf_float+0x44a>
 8007180:	68e0      	ldr	r0, [r4, #12]
 8007182:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007184:	4298      	cmp	r0, r3
 8007186:	bfb8      	it	lt
 8007188:	4618      	movlt	r0, r3
 800718a:	e734      	b.n	8006ff6 <_printf_float+0xba>
 800718c:	2301      	movs	r3, #1
 800718e:	4652      	mov	r2, sl
 8007190:	4631      	mov	r1, r6
 8007192:	4628      	mov	r0, r5
 8007194:	47b8      	blx	r7
 8007196:	3001      	adds	r0, #1
 8007198:	f43f af2b 	beq.w	8006ff2 <_printf_float+0xb6>
 800719c:	f109 0901 	add.w	r9, r9, #1
 80071a0:	e7e8      	b.n	8007174 <_printf_float+0x238>
 80071a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	dc39      	bgt.n	800721c <_printf_float+0x2e0>
 80071a8:	2301      	movs	r3, #1
 80071aa:	4a1b      	ldr	r2, [pc, #108]	@ (8007218 <_printf_float+0x2dc>)
 80071ac:	4631      	mov	r1, r6
 80071ae:	4628      	mov	r0, r5
 80071b0:	47b8      	blx	r7
 80071b2:	3001      	adds	r0, #1
 80071b4:	f43f af1d 	beq.w	8006ff2 <_printf_float+0xb6>
 80071b8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80071bc:	ea59 0303 	orrs.w	r3, r9, r3
 80071c0:	d102      	bne.n	80071c8 <_printf_float+0x28c>
 80071c2:	6823      	ldr	r3, [r4, #0]
 80071c4:	07d9      	lsls	r1, r3, #31
 80071c6:	d5d7      	bpl.n	8007178 <_printf_float+0x23c>
 80071c8:	4631      	mov	r1, r6
 80071ca:	4628      	mov	r0, r5
 80071cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071d0:	47b8      	blx	r7
 80071d2:	3001      	adds	r0, #1
 80071d4:	f43f af0d 	beq.w	8006ff2 <_printf_float+0xb6>
 80071d8:	f04f 0a00 	mov.w	sl, #0
 80071dc:	f104 0b1a 	add.w	fp, r4, #26
 80071e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071e2:	425b      	negs	r3, r3
 80071e4:	4553      	cmp	r3, sl
 80071e6:	dc01      	bgt.n	80071ec <_printf_float+0x2b0>
 80071e8:	464b      	mov	r3, r9
 80071ea:	e793      	b.n	8007114 <_printf_float+0x1d8>
 80071ec:	2301      	movs	r3, #1
 80071ee:	465a      	mov	r2, fp
 80071f0:	4631      	mov	r1, r6
 80071f2:	4628      	mov	r0, r5
 80071f4:	47b8      	blx	r7
 80071f6:	3001      	adds	r0, #1
 80071f8:	f43f aefb 	beq.w	8006ff2 <_printf_float+0xb6>
 80071fc:	f10a 0a01 	add.w	sl, sl, #1
 8007200:	e7ee      	b.n	80071e0 <_printf_float+0x2a4>
 8007202:	bf00      	nop
 8007204:	7fefffff 	.word	0x7fefffff
 8007208:	08009dc4 	.word	0x08009dc4
 800720c:	08009dc0 	.word	0x08009dc0
 8007210:	08009dcc 	.word	0x08009dcc
 8007214:	08009dc8 	.word	0x08009dc8
 8007218:	08009dd0 	.word	0x08009dd0
 800721c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800721e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007222:	4553      	cmp	r3, sl
 8007224:	bfa8      	it	ge
 8007226:	4653      	movge	r3, sl
 8007228:	2b00      	cmp	r3, #0
 800722a:	4699      	mov	r9, r3
 800722c:	dc36      	bgt.n	800729c <_printf_float+0x360>
 800722e:	f04f 0b00 	mov.w	fp, #0
 8007232:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007236:	f104 021a 	add.w	r2, r4, #26
 800723a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800723c:	9306      	str	r3, [sp, #24]
 800723e:	eba3 0309 	sub.w	r3, r3, r9
 8007242:	455b      	cmp	r3, fp
 8007244:	dc31      	bgt.n	80072aa <_printf_float+0x36e>
 8007246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007248:	459a      	cmp	sl, r3
 800724a:	dc3a      	bgt.n	80072c2 <_printf_float+0x386>
 800724c:	6823      	ldr	r3, [r4, #0]
 800724e:	07da      	lsls	r2, r3, #31
 8007250:	d437      	bmi.n	80072c2 <_printf_float+0x386>
 8007252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007254:	ebaa 0903 	sub.w	r9, sl, r3
 8007258:	9b06      	ldr	r3, [sp, #24]
 800725a:	ebaa 0303 	sub.w	r3, sl, r3
 800725e:	4599      	cmp	r9, r3
 8007260:	bfa8      	it	ge
 8007262:	4699      	movge	r9, r3
 8007264:	f1b9 0f00 	cmp.w	r9, #0
 8007268:	dc33      	bgt.n	80072d2 <_printf_float+0x396>
 800726a:	f04f 0800 	mov.w	r8, #0
 800726e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007272:	f104 0b1a 	add.w	fp, r4, #26
 8007276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007278:	ebaa 0303 	sub.w	r3, sl, r3
 800727c:	eba3 0309 	sub.w	r3, r3, r9
 8007280:	4543      	cmp	r3, r8
 8007282:	f77f af79 	ble.w	8007178 <_printf_float+0x23c>
 8007286:	2301      	movs	r3, #1
 8007288:	465a      	mov	r2, fp
 800728a:	4631      	mov	r1, r6
 800728c:	4628      	mov	r0, r5
 800728e:	47b8      	blx	r7
 8007290:	3001      	adds	r0, #1
 8007292:	f43f aeae 	beq.w	8006ff2 <_printf_float+0xb6>
 8007296:	f108 0801 	add.w	r8, r8, #1
 800729a:	e7ec      	b.n	8007276 <_printf_float+0x33a>
 800729c:	4642      	mov	r2, r8
 800729e:	4631      	mov	r1, r6
 80072a0:	4628      	mov	r0, r5
 80072a2:	47b8      	blx	r7
 80072a4:	3001      	adds	r0, #1
 80072a6:	d1c2      	bne.n	800722e <_printf_float+0x2f2>
 80072a8:	e6a3      	b.n	8006ff2 <_printf_float+0xb6>
 80072aa:	2301      	movs	r3, #1
 80072ac:	4631      	mov	r1, r6
 80072ae:	4628      	mov	r0, r5
 80072b0:	9206      	str	r2, [sp, #24]
 80072b2:	47b8      	blx	r7
 80072b4:	3001      	adds	r0, #1
 80072b6:	f43f ae9c 	beq.w	8006ff2 <_printf_float+0xb6>
 80072ba:	f10b 0b01 	add.w	fp, fp, #1
 80072be:	9a06      	ldr	r2, [sp, #24]
 80072c0:	e7bb      	b.n	800723a <_printf_float+0x2fe>
 80072c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072c6:	4631      	mov	r1, r6
 80072c8:	4628      	mov	r0, r5
 80072ca:	47b8      	blx	r7
 80072cc:	3001      	adds	r0, #1
 80072ce:	d1c0      	bne.n	8007252 <_printf_float+0x316>
 80072d0:	e68f      	b.n	8006ff2 <_printf_float+0xb6>
 80072d2:	9a06      	ldr	r2, [sp, #24]
 80072d4:	464b      	mov	r3, r9
 80072d6:	4631      	mov	r1, r6
 80072d8:	4628      	mov	r0, r5
 80072da:	4442      	add	r2, r8
 80072dc:	47b8      	blx	r7
 80072de:	3001      	adds	r0, #1
 80072e0:	d1c3      	bne.n	800726a <_printf_float+0x32e>
 80072e2:	e686      	b.n	8006ff2 <_printf_float+0xb6>
 80072e4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80072e8:	f1ba 0f01 	cmp.w	sl, #1
 80072ec:	dc01      	bgt.n	80072f2 <_printf_float+0x3b6>
 80072ee:	07db      	lsls	r3, r3, #31
 80072f0:	d536      	bpl.n	8007360 <_printf_float+0x424>
 80072f2:	2301      	movs	r3, #1
 80072f4:	4642      	mov	r2, r8
 80072f6:	4631      	mov	r1, r6
 80072f8:	4628      	mov	r0, r5
 80072fa:	47b8      	blx	r7
 80072fc:	3001      	adds	r0, #1
 80072fe:	f43f ae78 	beq.w	8006ff2 <_printf_float+0xb6>
 8007302:	4631      	mov	r1, r6
 8007304:	4628      	mov	r0, r5
 8007306:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800730a:	47b8      	blx	r7
 800730c:	3001      	adds	r0, #1
 800730e:	f43f ae70 	beq.w	8006ff2 <_printf_float+0xb6>
 8007312:	2200      	movs	r2, #0
 8007314:	2300      	movs	r3, #0
 8007316:	f10a 3aff 	add.w	sl, sl, #4294967295
 800731a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800731e:	f7f9 fbe7 	bl	8000af0 <__aeabi_dcmpeq>
 8007322:	b9c0      	cbnz	r0, 8007356 <_printf_float+0x41a>
 8007324:	4653      	mov	r3, sl
 8007326:	f108 0201 	add.w	r2, r8, #1
 800732a:	4631      	mov	r1, r6
 800732c:	4628      	mov	r0, r5
 800732e:	47b8      	blx	r7
 8007330:	3001      	adds	r0, #1
 8007332:	d10c      	bne.n	800734e <_printf_float+0x412>
 8007334:	e65d      	b.n	8006ff2 <_printf_float+0xb6>
 8007336:	2301      	movs	r3, #1
 8007338:	465a      	mov	r2, fp
 800733a:	4631      	mov	r1, r6
 800733c:	4628      	mov	r0, r5
 800733e:	47b8      	blx	r7
 8007340:	3001      	adds	r0, #1
 8007342:	f43f ae56 	beq.w	8006ff2 <_printf_float+0xb6>
 8007346:	f108 0801 	add.w	r8, r8, #1
 800734a:	45d0      	cmp	r8, sl
 800734c:	dbf3      	blt.n	8007336 <_printf_float+0x3fa>
 800734e:	464b      	mov	r3, r9
 8007350:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007354:	e6df      	b.n	8007116 <_printf_float+0x1da>
 8007356:	f04f 0800 	mov.w	r8, #0
 800735a:	f104 0b1a 	add.w	fp, r4, #26
 800735e:	e7f4      	b.n	800734a <_printf_float+0x40e>
 8007360:	2301      	movs	r3, #1
 8007362:	4642      	mov	r2, r8
 8007364:	e7e1      	b.n	800732a <_printf_float+0x3ee>
 8007366:	2301      	movs	r3, #1
 8007368:	464a      	mov	r2, r9
 800736a:	4631      	mov	r1, r6
 800736c:	4628      	mov	r0, r5
 800736e:	47b8      	blx	r7
 8007370:	3001      	adds	r0, #1
 8007372:	f43f ae3e 	beq.w	8006ff2 <_printf_float+0xb6>
 8007376:	f108 0801 	add.w	r8, r8, #1
 800737a:	68e3      	ldr	r3, [r4, #12]
 800737c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800737e:	1a5b      	subs	r3, r3, r1
 8007380:	4543      	cmp	r3, r8
 8007382:	dcf0      	bgt.n	8007366 <_printf_float+0x42a>
 8007384:	e6fc      	b.n	8007180 <_printf_float+0x244>
 8007386:	f04f 0800 	mov.w	r8, #0
 800738a:	f104 0919 	add.w	r9, r4, #25
 800738e:	e7f4      	b.n	800737a <_printf_float+0x43e>

08007390 <_printf_common>:
 8007390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007394:	4616      	mov	r6, r2
 8007396:	4698      	mov	r8, r3
 8007398:	688a      	ldr	r2, [r1, #8]
 800739a:	4607      	mov	r7, r0
 800739c:	690b      	ldr	r3, [r1, #16]
 800739e:	460c      	mov	r4, r1
 80073a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80073a4:	4293      	cmp	r3, r2
 80073a6:	bfb8      	it	lt
 80073a8:	4613      	movlt	r3, r2
 80073aa:	6033      	str	r3, [r6, #0]
 80073ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80073b0:	b10a      	cbz	r2, 80073b6 <_printf_common+0x26>
 80073b2:	3301      	adds	r3, #1
 80073b4:	6033      	str	r3, [r6, #0]
 80073b6:	6823      	ldr	r3, [r4, #0]
 80073b8:	0699      	lsls	r1, r3, #26
 80073ba:	bf42      	ittt	mi
 80073bc:	6833      	ldrmi	r3, [r6, #0]
 80073be:	3302      	addmi	r3, #2
 80073c0:	6033      	strmi	r3, [r6, #0]
 80073c2:	6825      	ldr	r5, [r4, #0]
 80073c4:	f015 0506 	ands.w	r5, r5, #6
 80073c8:	d106      	bne.n	80073d8 <_printf_common+0x48>
 80073ca:	f104 0a19 	add.w	sl, r4, #25
 80073ce:	68e3      	ldr	r3, [r4, #12]
 80073d0:	6832      	ldr	r2, [r6, #0]
 80073d2:	1a9b      	subs	r3, r3, r2
 80073d4:	42ab      	cmp	r3, r5
 80073d6:	dc2b      	bgt.n	8007430 <_printf_common+0xa0>
 80073d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80073dc:	6822      	ldr	r2, [r4, #0]
 80073de:	3b00      	subs	r3, #0
 80073e0:	bf18      	it	ne
 80073e2:	2301      	movne	r3, #1
 80073e4:	0692      	lsls	r2, r2, #26
 80073e6:	d430      	bmi.n	800744a <_printf_common+0xba>
 80073e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80073ec:	4641      	mov	r1, r8
 80073ee:	4638      	mov	r0, r7
 80073f0:	47c8      	blx	r9
 80073f2:	3001      	adds	r0, #1
 80073f4:	d023      	beq.n	800743e <_printf_common+0xae>
 80073f6:	6823      	ldr	r3, [r4, #0]
 80073f8:	341a      	adds	r4, #26
 80073fa:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 80073fe:	f003 0306 	and.w	r3, r3, #6
 8007402:	2b04      	cmp	r3, #4
 8007404:	bf0a      	itet	eq
 8007406:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800740a:	2500      	movne	r5, #0
 800740c:	6833      	ldreq	r3, [r6, #0]
 800740e:	f04f 0600 	mov.w	r6, #0
 8007412:	bf08      	it	eq
 8007414:	1aed      	subeq	r5, r5, r3
 8007416:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800741a:	bf08      	it	eq
 800741c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007420:	4293      	cmp	r3, r2
 8007422:	bfc4      	itt	gt
 8007424:	1a9b      	subgt	r3, r3, r2
 8007426:	18ed      	addgt	r5, r5, r3
 8007428:	42b5      	cmp	r5, r6
 800742a:	d11a      	bne.n	8007462 <_printf_common+0xd2>
 800742c:	2000      	movs	r0, #0
 800742e:	e008      	b.n	8007442 <_printf_common+0xb2>
 8007430:	2301      	movs	r3, #1
 8007432:	4652      	mov	r2, sl
 8007434:	4641      	mov	r1, r8
 8007436:	4638      	mov	r0, r7
 8007438:	47c8      	blx	r9
 800743a:	3001      	adds	r0, #1
 800743c:	d103      	bne.n	8007446 <_printf_common+0xb6>
 800743e:	f04f 30ff 	mov.w	r0, #4294967295
 8007442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007446:	3501      	adds	r5, #1
 8007448:	e7c1      	b.n	80073ce <_printf_common+0x3e>
 800744a:	18e1      	adds	r1, r4, r3
 800744c:	1c5a      	adds	r2, r3, #1
 800744e:	2030      	movs	r0, #48	@ 0x30
 8007450:	3302      	adds	r3, #2
 8007452:	4422      	add	r2, r4
 8007454:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007458:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800745c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007460:	e7c2      	b.n	80073e8 <_printf_common+0x58>
 8007462:	2301      	movs	r3, #1
 8007464:	4622      	mov	r2, r4
 8007466:	4641      	mov	r1, r8
 8007468:	4638      	mov	r0, r7
 800746a:	47c8      	blx	r9
 800746c:	3001      	adds	r0, #1
 800746e:	d0e6      	beq.n	800743e <_printf_common+0xae>
 8007470:	3601      	adds	r6, #1
 8007472:	e7d9      	b.n	8007428 <_printf_common+0x98>

08007474 <_printf_i>:
 8007474:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007478:	7e0f      	ldrb	r7, [r1, #24]
 800747a:	4691      	mov	r9, r2
 800747c:	4680      	mov	r8, r0
 800747e:	460c      	mov	r4, r1
 8007480:	2f78      	cmp	r7, #120	@ 0x78
 8007482:	469a      	mov	sl, r3
 8007484:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007486:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800748a:	d807      	bhi.n	800749c <_printf_i+0x28>
 800748c:	2f62      	cmp	r7, #98	@ 0x62
 800748e:	d80a      	bhi.n	80074a6 <_printf_i+0x32>
 8007490:	2f00      	cmp	r7, #0
 8007492:	f000 80d1 	beq.w	8007638 <_printf_i+0x1c4>
 8007496:	2f58      	cmp	r7, #88	@ 0x58
 8007498:	f000 80b8 	beq.w	800760c <_printf_i+0x198>
 800749c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80074a4:	e03a      	b.n	800751c <_printf_i+0xa8>
 80074a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80074aa:	2b15      	cmp	r3, #21
 80074ac:	d8f6      	bhi.n	800749c <_printf_i+0x28>
 80074ae:	a101      	add	r1, pc, #4	@ (adr r1, 80074b4 <_printf_i+0x40>)
 80074b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80074b4:	0800750d 	.word	0x0800750d
 80074b8:	08007521 	.word	0x08007521
 80074bc:	0800749d 	.word	0x0800749d
 80074c0:	0800749d 	.word	0x0800749d
 80074c4:	0800749d 	.word	0x0800749d
 80074c8:	0800749d 	.word	0x0800749d
 80074cc:	08007521 	.word	0x08007521
 80074d0:	0800749d 	.word	0x0800749d
 80074d4:	0800749d 	.word	0x0800749d
 80074d8:	0800749d 	.word	0x0800749d
 80074dc:	0800749d 	.word	0x0800749d
 80074e0:	0800761f 	.word	0x0800761f
 80074e4:	0800754b 	.word	0x0800754b
 80074e8:	080075d9 	.word	0x080075d9
 80074ec:	0800749d 	.word	0x0800749d
 80074f0:	0800749d 	.word	0x0800749d
 80074f4:	08007641 	.word	0x08007641
 80074f8:	0800749d 	.word	0x0800749d
 80074fc:	0800754b 	.word	0x0800754b
 8007500:	0800749d 	.word	0x0800749d
 8007504:	0800749d 	.word	0x0800749d
 8007508:	080075e1 	.word	0x080075e1
 800750c:	6833      	ldr	r3, [r6, #0]
 800750e:	1d1a      	adds	r2, r3, #4
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	6032      	str	r2, [r6, #0]
 8007514:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007518:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800751c:	2301      	movs	r3, #1
 800751e:	e09c      	b.n	800765a <_printf_i+0x1e6>
 8007520:	6833      	ldr	r3, [r6, #0]
 8007522:	6820      	ldr	r0, [r4, #0]
 8007524:	1d19      	adds	r1, r3, #4
 8007526:	6031      	str	r1, [r6, #0]
 8007528:	0606      	lsls	r6, r0, #24
 800752a:	d501      	bpl.n	8007530 <_printf_i+0xbc>
 800752c:	681d      	ldr	r5, [r3, #0]
 800752e:	e003      	b.n	8007538 <_printf_i+0xc4>
 8007530:	0645      	lsls	r5, r0, #25
 8007532:	d5fb      	bpl.n	800752c <_printf_i+0xb8>
 8007534:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007538:	2d00      	cmp	r5, #0
 800753a:	da03      	bge.n	8007544 <_printf_i+0xd0>
 800753c:	232d      	movs	r3, #45	@ 0x2d
 800753e:	426d      	negs	r5, r5
 8007540:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007544:	4858      	ldr	r0, [pc, #352]	@ (80076a8 <_printf_i+0x234>)
 8007546:	230a      	movs	r3, #10
 8007548:	e011      	b.n	800756e <_printf_i+0xfa>
 800754a:	6821      	ldr	r1, [r4, #0]
 800754c:	6833      	ldr	r3, [r6, #0]
 800754e:	0608      	lsls	r0, r1, #24
 8007550:	f853 5b04 	ldr.w	r5, [r3], #4
 8007554:	d402      	bmi.n	800755c <_printf_i+0xe8>
 8007556:	0649      	lsls	r1, r1, #25
 8007558:	bf48      	it	mi
 800755a:	b2ad      	uxthmi	r5, r5
 800755c:	2f6f      	cmp	r7, #111	@ 0x6f
 800755e:	6033      	str	r3, [r6, #0]
 8007560:	4851      	ldr	r0, [pc, #324]	@ (80076a8 <_printf_i+0x234>)
 8007562:	bf14      	ite	ne
 8007564:	230a      	movne	r3, #10
 8007566:	2308      	moveq	r3, #8
 8007568:	2100      	movs	r1, #0
 800756a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800756e:	6866      	ldr	r6, [r4, #4]
 8007570:	2e00      	cmp	r6, #0
 8007572:	60a6      	str	r6, [r4, #8]
 8007574:	db05      	blt.n	8007582 <_printf_i+0x10e>
 8007576:	6821      	ldr	r1, [r4, #0]
 8007578:	432e      	orrs	r6, r5
 800757a:	f021 0104 	bic.w	r1, r1, #4
 800757e:	6021      	str	r1, [r4, #0]
 8007580:	d04b      	beq.n	800761a <_printf_i+0x1a6>
 8007582:	4616      	mov	r6, r2
 8007584:	fbb5 f1f3 	udiv	r1, r5, r3
 8007588:	fb03 5711 	mls	r7, r3, r1, r5
 800758c:	5dc7      	ldrb	r7, [r0, r7]
 800758e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007592:	462f      	mov	r7, r5
 8007594:	460d      	mov	r5, r1
 8007596:	42bb      	cmp	r3, r7
 8007598:	d9f4      	bls.n	8007584 <_printf_i+0x110>
 800759a:	2b08      	cmp	r3, #8
 800759c:	d10b      	bne.n	80075b6 <_printf_i+0x142>
 800759e:	6823      	ldr	r3, [r4, #0]
 80075a0:	07df      	lsls	r7, r3, #31
 80075a2:	d508      	bpl.n	80075b6 <_printf_i+0x142>
 80075a4:	6923      	ldr	r3, [r4, #16]
 80075a6:	6861      	ldr	r1, [r4, #4]
 80075a8:	4299      	cmp	r1, r3
 80075aa:	bfde      	ittt	le
 80075ac:	2330      	movle	r3, #48	@ 0x30
 80075ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80075b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80075b6:	1b92      	subs	r2, r2, r6
 80075b8:	6122      	str	r2, [r4, #16]
 80075ba:	464b      	mov	r3, r9
 80075bc:	aa03      	add	r2, sp, #12
 80075be:	4621      	mov	r1, r4
 80075c0:	4640      	mov	r0, r8
 80075c2:	f8cd a000 	str.w	sl, [sp]
 80075c6:	f7ff fee3 	bl	8007390 <_printf_common>
 80075ca:	3001      	adds	r0, #1
 80075cc:	d14a      	bne.n	8007664 <_printf_i+0x1f0>
 80075ce:	f04f 30ff 	mov.w	r0, #4294967295
 80075d2:	b004      	add	sp, #16
 80075d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075d8:	6823      	ldr	r3, [r4, #0]
 80075da:	f043 0320 	orr.w	r3, r3, #32
 80075de:	6023      	str	r3, [r4, #0]
 80075e0:	2778      	movs	r7, #120	@ 0x78
 80075e2:	4832      	ldr	r0, [pc, #200]	@ (80076ac <_printf_i+0x238>)
 80075e4:	6823      	ldr	r3, [r4, #0]
 80075e6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80075ea:	061f      	lsls	r7, r3, #24
 80075ec:	6831      	ldr	r1, [r6, #0]
 80075ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80075f2:	d402      	bmi.n	80075fa <_printf_i+0x186>
 80075f4:	065f      	lsls	r7, r3, #25
 80075f6:	bf48      	it	mi
 80075f8:	b2ad      	uxthmi	r5, r5
 80075fa:	6031      	str	r1, [r6, #0]
 80075fc:	07d9      	lsls	r1, r3, #31
 80075fe:	bf44      	itt	mi
 8007600:	f043 0320 	orrmi.w	r3, r3, #32
 8007604:	6023      	strmi	r3, [r4, #0]
 8007606:	b11d      	cbz	r5, 8007610 <_printf_i+0x19c>
 8007608:	2310      	movs	r3, #16
 800760a:	e7ad      	b.n	8007568 <_printf_i+0xf4>
 800760c:	4826      	ldr	r0, [pc, #152]	@ (80076a8 <_printf_i+0x234>)
 800760e:	e7e9      	b.n	80075e4 <_printf_i+0x170>
 8007610:	6823      	ldr	r3, [r4, #0]
 8007612:	f023 0320 	bic.w	r3, r3, #32
 8007616:	6023      	str	r3, [r4, #0]
 8007618:	e7f6      	b.n	8007608 <_printf_i+0x194>
 800761a:	4616      	mov	r6, r2
 800761c:	e7bd      	b.n	800759a <_printf_i+0x126>
 800761e:	6833      	ldr	r3, [r6, #0]
 8007620:	6825      	ldr	r5, [r4, #0]
 8007622:	1d18      	adds	r0, r3, #4
 8007624:	6961      	ldr	r1, [r4, #20]
 8007626:	6030      	str	r0, [r6, #0]
 8007628:	062e      	lsls	r6, r5, #24
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	d501      	bpl.n	8007632 <_printf_i+0x1be>
 800762e:	6019      	str	r1, [r3, #0]
 8007630:	e002      	b.n	8007638 <_printf_i+0x1c4>
 8007632:	0668      	lsls	r0, r5, #25
 8007634:	d5fb      	bpl.n	800762e <_printf_i+0x1ba>
 8007636:	8019      	strh	r1, [r3, #0]
 8007638:	2300      	movs	r3, #0
 800763a:	4616      	mov	r6, r2
 800763c:	6123      	str	r3, [r4, #16]
 800763e:	e7bc      	b.n	80075ba <_printf_i+0x146>
 8007640:	6833      	ldr	r3, [r6, #0]
 8007642:	2100      	movs	r1, #0
 8007644:	1d1a      	adds	r2, r3, #4
 8007646:	6032      	str	r2, [r6, #0]
 8007648:	681e      	ldr	r6, [r3, #0]
 800764a:	6862      	ldr	r2, [r4, #4]
 800764c:	4630      	mov	r0, r6
 800764e:	f000 f9ea 	bl	8007a26 <memchr>
 8007652:	b108      	cbz	r0, 8007658 <_printf_i+0x1e4>
 8007654:	1b80      	subs	r0, r0, r6
 8007656:	6060      	str	r0, [r4, #4]
 8007658:	6863      	ldr	r3, [r4, #4]
 800765a:	6123      	str	r3, [r4, #16]
 800765c:	2300      	movs	r3, #0
 800765e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007662:	e7aa      	b.n	80075ba <_printf_i+0x146>
 8007664:	6923      	ldr	r3, [r4, #16]
 8007666:	4632      	mov	r2, r6
 8007668:	4649      	mov	r1, r9
 800766a:	4640      	mov	r0, r8
 800766c:	47d0      	blx	sl
 800766e:	3001      	adds	r0, #1
 8007670:	d0ad      	beq.n	80075ce <_printf_i+0x15a>
 8007672:	6823      	ldr	r3, [r4, #0]
 8007674:	079b      	lsls	r3, r3, #30
 8007676:	d413      	bmi.n	80076a0 <_printf_i+0x22c>
 8007678:	68e0      	ldr	r0, [r4, #12]
 800767a:	9b03      	ldr	r3, [sp, #12]
 800767c:	4298      	cmp	r0, r3
 800767e:	bfb8      	it	lt
 8007680:	4618      	movlt	r0, r3
 8007682:	e7a6      	b.n	80075d2 <_printf_i+0x15e>
 8007684:	2301      	movs	r3, #1
 8007686:	4632      	mov	r2, r6
 8007688:	4649      	mov	r1, r9
 800768a:	4640      	mov	r0, r8
 800768c:	47d0      	blx	sl
 800768e:	3001      	adds	r0, #1
 8007690:	d09d      	beq.n	80075ce <_printf_i+0x15a>
 8007692:	3501      	adds	r5, #1
 8007694:	68e3      	ldr	r3, [r4, #12]
 8007696:	9903      	ldr	r1, [sp, #12]
 8007698:	1a5b      	subs	r3, r3, r1
 800769a:	42ab      	cmp	r3, r5
 800769c:	dcf2      	bgt.n	8007684 <_printf_i+0x210>
 800769e:	e7eb      	b.n	8007678 <_printf_i+0x204>
 80076a0:	2500      	movs	r5, #0
 80076a2:	f104 0619 	add.w	r6, r4, #25
 80076a6:	e7f5      	b.n	8007694 <_printf_i+0x220>
 80076a8:	08009dd2 	.word	0x08009dd2
 80076ac:	08009de3 	.word	0x08009de3

080076b0 <std>:
 80076b0:	2300      	movs	r3, #0
 80076b2:	b510      	push	{r4, lr}
 80076b4:	4604      	mov	r4, r0
 80076b6:	6083      	str	r3, [r0, #8]
 80076b8:	8181      	strh	r1, [r0, #12]
 80076ba:	4619      	mov	r1, r3
 80076bc:	6643      	str	r3, [r0, #100]	@ 0x64
 80076be:	81c2      	strh	r2, [r0, #14]
 80076c0:	2208      	movs	r2, #8
 80076c2:	6183      	str	r3, [r0, #24]
 80076c4:	e9c0 3300 	strd	r3, r3, [r0]
 80076c8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80076cc:	305c      	adds	r0, #92	@ 0x5c
 80076ce:	f000 f92a 	bl	8007926 <memset>
 80076d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007708 <std+0x58>)
 80076d4:	6224      	str	r4, [r4, #32]
 80076d6:	6263      	str	r3, [r4, #36]	@ 0x24
 80076d8:	4b0c      	ldr	r3, [pc, #48]	@ (800770c <std+0x5c>)
 80076da:	62a3      	str	r3, [r4, #40]	@ 0x28
 80076dc:	4b0c      	ldr	r3, [pc, #48]	@ (8007710 <std+0x60>)
 80076de:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80076e0:	4b0c      	ldr	r3, [pc, #48]	@ (8007714 <std+0x64>)
 80076e2:	6323      	str	r3, [r4, #48]	@ 0x30
 80076e4:	4b0c      	ldr	r3, [pc, #48]	@ (8007718 <std+0x68>)
 80076e6:	429c      	cmp	r4, r3
 80076e8:	d006      	beq.n	80076f8 <std+0x48>
 80076ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80076ee:	4294      	cmp	r4, r2
 80076f0:	d002      	beq.n	80076f8 <std+0x48>
 80076f2:	33d0      	adds	r3, #208	@ 0xd0
 80076f4:	429c      	cmp	r4, r3
 80076f6:	d105      	bne.n	8007704 <std+0x54>
 80076f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80076fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007700:	f000 b98e 	b.w	8007a20 <__retarget_lock_init_recursive>
 8007704:	bd10      	pop	{r4, pc}
 8007706:	bf00      	nop
 8007708:	080078a1 	.word	0x080078a1
 800770c:	080078c3 	.word	0x080078c3
 8007710:	080078fb 	.word	0x080078fb
 8007714:	0800791f 	.word	0x0800791f
 8007718:	20000420 	.word	0x20000420

0800771c <stdio_exit_handler>:
 800771c:	4a02      	ldr	r2, [pc, #8]	@ (8007728 <stdio_exit_handler+0xc>)
 800771e:	4903      	ldr	r1, [pc, #12]	@ (800772c <stdio_exit_handler+0x10>)
 8007720:	4803      	ldr	r0, [pc, #12]	@ (8007730 <stdio_exit_handler+0x14>)
 8007722:	f000 b869 	b.w	80077f8 <_fwalk_sglue>
 8007726:	bf00      	nop
 8007728:	2000000c 	.word	0x2000000c
 800772c:	080093c1 	.word	0x080093c1
 8007730:	2000001c 	.word	0x2000001c

08007734 <cleanup_stdio>:
 8007734:	6841      	ldr	r1, [r0, #4]
 8007736:	4b0c      	ldr	r3, [pc, #48]	@ (8007768 <cleanup_stdio+0x34>)
 8007738:	4299      	cmp	r1, r3
 800773a:	b510      	push	{r4, lr}
 800773c:	4604      	mov	r4, r0
 800773e:	d001      	beq.n	8007744 <cleanup_stdio+0x10>
 8007740:	f001 fe3e 	bl	80093c0 <_fflush_r>
 8007744:	68a1      	ldr	r1, [r4, #8]
 8007746:	4b09      	ldr	r3, [pc, #36]	@ (800776c <cleanup_stdio+0x38>)
 8007748:	4299      	cmp	r1, r3
 800774a:	d002      	beq.n	8007752 <cleanup_stdio+0x1e>
 800774c:	4620      	mov	r0, r4
 800774e:	f001 fe37 	bl	80093c0 <_fflush_r>
 8007752:	68e1      	ldr	r1, [r4, #12]
 8007754:	4b06      	ldr	r3, [pc, #24]	@ (8007770 <cleanup_stdio+0x3c>)
 8007756:	4299      	cmp	r1, r3
 8007758:	d004      	beq.n	8007764 <cleanup_stdio+0x30>
 800775a:	4620      	mov	r0, r4
 800775c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007760:	f001 be2e 	b.w	80093c0 <_fflush_r>
 8007764:	bd10      	pop	{r4, pc}
 8007766:	bf00      	nop
 8007768:	20000420 	.word	0x20000420
 800776c:	20000488 	.word	0x20000488
 8007770:	200004f0 	.word	0x200004f0

08007774 <global_stdio_init.part.0>:
 8007774:	b510      	push	{r4, lr}
 8007776:	4b0b      	ldr	r3, [pc, #44]	@ (80077a4 <global_stdio_init.part.0+0x30>)
 8007778:	2104      	movs	r1, #4
 800777a:	4c0b      	ldr	r4, [pc, #44]	@ (80077a8 <global_stdio_init.part.0+0x34>)
 800777c:	4a0b      	ldr	r2, [pc, #44]	@ (80077ac <global_stdio_init.part.0+0x38>)
 800777e:	4620      	mov	r0, r4
 8007780:	601a      	str	r2, [r3, #0]
 8007782:	2200      	movs	r2, #0
 8007784:	f7ff ff94 	bl	80076b0 <std>
 8007788:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800778c:	2201      	movs	r2, #1
 800778e:	2109      	movs	r1, #9
 8007790:	f7ff ff8e 	bl	80076b0 <std>
 8007794:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007798:	2202      	movs	r2, #2
 800779a:	2112      	movs	r1, #18
 800779c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077a0:	f7ff bf86 	b.w	80076b0 <std>
 80077a4:	20000558 	.word	0x20000558
 80077a8:	20000420 	.word	0x20000420
 80077ac:	0800771d 	.word	0x0800771d

080077b0 <__sfp_lock_acquire>:
 80077b0:	4801      	ldr	r0, [pc, #4]	@ (80077b8 <__sfp_lock_acquire+0x8>)
 80077b2:	f000 b936 	b.w	8007a22 <__retarget_lock_acquire_recursive>
 80077b6:	bf00      	nop
 80077b8:	20000561 	.word	0x20000561

080077bc <__sfp_lock_release>:
 80077bc:	4801      	ldr	r0, [pc, #4]	@ (80077c4 <__sfp_lock_release+0x8>)
 80077be:	f000 b931 	b.w	8007a24 <__retarget_lock_release_recursive>
 80077c2:	bf00      	nop
 80077c4:	20000561 	.word	0x20000561

080077c8 <__sinit>:
 80077c8:	b510      	push	{r4, lr}
 80077ca:	4604      	mov	r4, r0
 80077cc:	f7ff fff0 	bl	80077b0 <__sfp_lock_acquire>
 80077d0:	6a23      	ldr	r3, [r4, #32]
 80077d2:	b11b      	cbz	r3, 80077dc <__sinit+0x14>
 80077d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077d8:	f7ff bff0 	b.w	80077bc <__sfp_lock_release>
 80077dc:	4b04      	ldr	r3, [pc, #16]	@ (80077f0 <__sinit+0x28>)
 80077de:	6223      	str	r3, [r4, #32]
 80077e0:	4b04      	ldr	r3, [pc, #16]	@ (80077f4 <__sinit+0x2c>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d1f5      	bne.n	80077d4 <__sinit+0xc>
 80077e8:	f7ff ffc4 	bl	8007774 <global_stdio_init.part.0>
 80077ec:	e7f2      	b.n	80077d4 <__sinit+0xc>
 80077ee:	bf00      	nop
 80077f0:	08007735 	.word	0x08007735
 80077f4:	20000558 	.word	0x20000558

080077f8 <_fwalk_sglue>:
 80077f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077fc:	4607      	mov	r7, r0
 80077fe:	4688      	mov	r8, r1
 8007800:	4614      	mov	r4, r2
 8007802:	2600      	movs	r6, #0
 8007804:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007808:	f1b9 0901 	subs.w	r9, r9, #1
 800780c:	d505      	bpl.n	800781a <_fwalk_sglue+0x22>
 800780e:	6824      	ldr	r4, [r4, #0]
 8007810:	2c00      	cmp	r4, #0
 8007812:	d1f7      	bne.n	8007804 <_fwalk_sglue+0xc>
 8007814:	4630      	mov	r0, r6
 8007816:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800781a:	89ab      	ldrh	r3, [r5, #12]
 800781c:	2b01      	cmp	r3, #1
 800781e:	d907      	bls.n	8007830 <_fwalk_sglue+0x38>
 8007820:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007824:	3301      	adds	r3, #1
 8007826:	d003      	beq.n	8007830 <_fwalk_sglue+0x38>
 8007828:	4629      	mov	r1, r5
 800782a:	4638      	mov	r0, r7
 800782c:	47c0      	blx	r8
 800782e:	4306      	orrs	r6, r0
 8007830:	3568      	adds	r5, #104	@ 0x68
 8007832:	e7e9      	b.n	8007808 <_fwalk_sglue+0x10>

08007834 <sniprintf>:
 8007834:	b40c      	push	{r2, r3}
 8007836:	4b19      	ldr	r3, [pc, #100]	@ (800789c <sniprintf+0x68>)
 8007838:	b530      	push	{r4, r5, lr}
 800783a:	1e0c      	subs	r4, r1, #0
 800783c:	b09d      	sub	sp, #116	@ 0x74
 800783e:	681d      	ldr	r5, [r3, #0]
 8007840:	da08      	bge.n	8007854 <sniprintf+0x20>
 8007842:	238b      	movs	r3, #139	@ 0x8b
 8007844:	f04f 30ff 	mov.w	r0, #4294967295
 8007848:	602b      	str	r3, [r5, #0]
 800784a:	b01d      	add	sp, #116	@ 0x74
 800784c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007850:	b002      	add	sp, #8
 8007852:	4770      	bx	lr
 8007854:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007858:	9002      	str	r0, [sp, #8]
 800785a:	9006      	str	r0, [sp, #24]
 800785c:	a902      	add	r1, sp, #8
 800785e:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007862:	f04f 0300 	mov.w	r3, #0
 8007866:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007868:	4628      	mov	r0, r5
 800786a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800786c:	bf14      	ite	ne
 800786e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007872:	4623      	moveq	r3, r4
 8007874:	9304      	str	r3, [sp, #16]
 8007876:	9307      	str	r3, [sp, #28]
 8007878:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800787c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007880:	ab21      	add	r3, sp, #132	@ 0x84
 8007882:	9301      	str	r3, [sp, #4]
 8007884:	f001 fc1c 	bl	80090c0 <_svfiprintf_r>
 8007888:	1c43      	adds	r3, r0, #1
 800788a:	bfbc      	itt	lt
 800788c:	238b      	movlt	r3, #139	@ 0x8b
 800788e:	602b      	strlt	r3, [r5, #0]
 8007890:	2c00      	cmp	r4, #0
 8007892:	d0da      	beq.n	800784a <sniprintf+0x16>
 8007894:	9b02      	ldr	r3, [sp, #8]
 8007896:	2200      	movs	r2, #0
 8007898:	701a      	strb	r2, [r3, #0]
 800789a:	e7d6      	b.n	800784a <sniprintf+0x16>
 800789c:	20000018 	.word	0x20000018

080078a0 <__sread>:
 80078a0:	b510      	push	{r4, lr}
 80078a2:	460c      	mov	r4, r1
 80078a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078a8:	f000 f86c 	bl	8007984 <_read_r>
 80078ac:	2800      	cmp	r0, #0
 80078ae:	bfab      	itete	ge
 80078b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80078b2:	89a3      	ldrhlt	r3, [r4, #12]
 80078b4:	181b      	addge	r3, r3, r0
 80078b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80078ba:	bfac      	ite	ge
 80078bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80078be:	81a3      	strhlt	r3, [r4, #12]
 80078c0:	bd10      	pop	{r4, pc}

080078c2 <__swrite>:
 80078c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078c6:	461f      	mov	r7, r3
 80078c8:	898b      	ldrh	r3, [r1, #12]
 80078ca:	4605      	mov	r5, r0
 80078cc:	460c      	mov	r4, r1
 80078ce:	05db      	lsls	r3, r3, #23
 80078d0:	4616      	mov	r6, r2
 80078d2:	d505      	bpl.n	80078e0 <__swrite+0x1e>
 80078d4:	2302      	movs	r3, #2
 80078d6:	2200      	movs	r2, #0
 80078d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078dc:	f000 f840 	bl	8007960 <_lseek_r>
 80078e0:	89a3      	ldrh	r3, [r4, #12]
 80078e2:	4632      	mov	r2, r6
 80078e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078e8:	4628      	mov	r0, r5
 80078ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80078ee:	81a3      	strh	r3, [r4, #12]
 80078f0:	463b      	mov	r3, r7
 80078f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078f6:	f000 b857 	b.w	80079a8 <_write_r>

080078fa <__sseek>:
 80078fa:	b510      	push	{r4, lr}
 80078fc:	460c      	mov	r4, r1
 80078fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007902:	f000 f82d 	bl	8007960 <_lseek_r>
 8007906:	1c43      	adds	r3, r0, #1
 8007908:	89a3      	ldrh	r3, [r4, #12]
 800790a:	bf15      	itete	ne
 800790c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800790e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007912:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007916:	81a3      	strheq	r3, [r4, #12]
 8007918:	bf18      	it	ne
 800791a:	81a3      	strhne	r3, [r4, #12]
 800791c:	bd10      	pop	{r4, pc}

0800791e <__sclose>:
 800791e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007922:	f000 b80d 	b.w	8007940 <_close_r>

08007926 <memset>:
 8007926:	4402      	add	r2, r0
 8007928:	4603      	mov	r3, r0
 800792a:	4293      	cmp	r3, r2
 800792c:	d100      	bne.n	8007930 <memset+0xa>
 800792e:	4770      	bx	lr
 8007930:	f803 1b01 	strb.w	r1, [r3], #1
 8007934:	e7f9      	b.n	800792a <memset+0x4>
	...

08007938 <_localeconv_r>:
 8007938:	4800      	ldr	r0, [pc, #0]	@ (800793c <_localeconv_r+0x4>)
 800793a:	4770      	bx	lr
 800793c:	20000158 	.word	0x20000158

08007940 <_close_r>:
 8007940:	b538      	push	{r3, r4, r5, lr}
 8007942:	2300      	movs	r3, #0
 8007944:	4d05      	ldr	r5, [pc, #20]	@ (800795c <_close_r+0x1c>)
 8007946:	4604      	mov	r4, r0
 8007948:	4608      	mov	r0, r1
 800794a:	602b      	str	r3, [r5, #0]
 800794c:	f7fa f997 	bl	8001c7e <_close>
 8007950:	1c43      	adds	r3, r0, #1
 8007952:	d102      	bne.n	800795a <_close_r+0x1a>
 8007954:	682b      	ldr	r3, [r5, #0]
 8007956:	b103      	cbz	r3, 800795a <_close_r+0x1a>
 8007958:	6023      	str	r3, [r4, #0]
 800795a:	bd38      	pop	{r3, r4, r5, pc}
 800795c:	2000055c 	.word	0x2000055c

08007960 <_lseek_r>:
 8007960:	b538      	push	{r3, r4, r5, lr}
 8007962:	4604      	mov	r4, r0
 8007964:	4d06      	ldr	r5, [pc, #24]	@ (8007980 <_lseek_r+0x20>)
 8007966:	4608      	mov	r0, r1
 8007968:	4611      	mov	r1, r2
 800796a:	2200      	movs	r2, #0
 800796c:	602a      	str	r2, [r5, #0]
 800796e:	461a      	mov	r2, r3
 8007970:	f7fa f9ac 	bl	8001ccc <_lseek>
 8007974:	1c43      	adds	r3, r0, #1
 8007976:	d102      	bne.n	800797e <_lseek_r+0x1e>
 8007978:	682b      	ldr	r3, [r5, #0]
 800797a:	b103      	cbz	r3, 800797e <_lseek_r+0x1e>
 800797c:	6023      	str	r3, [r4, #0]
 800797e:	bd38      	pop	{r3, r4, r5, pc}
 8007980:	2000055c 	.word	0x2000055c

08007984 <_read_r>:
 8007984:	b538      	push	{r3, r4, r5, lr}
 8007986:	4604      	mov	r4, r0
 8007988:	4d06      	ldr	r5, [pc, #24]	@ (80079a4 <_read_r+0x20>)
 800798a:	4608      	mov	r0, r1
 800798c:	4611      	mov	r1, r2
 800798e:	2200      	movs	r2, #0
 8007990:	602a      	str	r2, [r5, #0]
 8007992:	461a      	mov	r2, r3
 8007994:	f7fa f93a 	bl	8001c0c <_read>
 8007998:	1c43      	adds	r3, r0, #1
 800799a:	d102      	bne.n	80079a2 <_read_r+0x1e>
 800799c:	682b      	ldr	r3, [r5, #0]
 800799e:	b103      	cbz	r3, 80079a2 <_read_r+0x1e>
 80079a0:	6023      	str	r3, [r4, #0]
 80079a2:	bd38      	pop	{r3, r4, r5, pc}
 80079a4:	2000055c 	.word	0x2000055c

080079a8 <_write_r>:
 80079a8:	b538      	push	{r3, r4, r5, lr}
 80079aa:	4604      	mov	r4, r0
 80079ac:	4d06      	ldr	r5, [pc, #24]	@ (80079c8 <_write_r+0x20>)
 80079ae:	4608      	mov	r0, r1
 80079b0:	4611      	mov	r1, r2
 80079b2:	2200      	movs	r2, #0
 80079b4:	602a      	str	r2, [r5, #0]
 80079b6:	461a      	mov	r2, r3
 80079b8:	f7fa f945 	bl	8001c46 <_write>
 80079bc:	1c43      	adds	r3, r0, #1
 80079be:	d102      	bne.n	80079c6 <_write_r+0x1e>
 80079c0:	682b      	ldr	r3, [r5, #0]
 80079c2:	b103      	cbz	r3, 80079c6 <_write_r+0x1e>
 80079c4:	6023      	str	r3, [r4, #0]
 80079c6:	bd38      	pop	{r3, r4, r5, pc}
 80079c8:	2000055c 	.word	0x2000055c

080079cc <__errno>:
 80079cc:	4b01      	ldr	r3, [pc, #4]	@ (80079d4 <__errno+0x8>)
 80079ce:	6818      	ldr	r0, [r3, #0]
 80079d0:	4770      	bx	lr
 80079d2:	bf00      	nop
 80079d4:	20000018 	.word	0x20000018

080079d8 <__libc_init_array>:
 80079d8:	b570      	push	{r4, r5, r6, lr}
 80079da:	4d0d      	ldr	r5, [pc, #52]	@ (8007a10 <__libc_init_array+0x38>)
 80079dc:	2600      	movs	r6, #0
 80079de:	4c0d      	ldr	r4, [pc, #52]	@ (8007a14 <__libc_init_array+0x3c>)
 80079e0:	1b64      	subs	r4, r4, r5
 80079e2:	10a4      	asrs	r4, r4, #2
 80079e4:	42a6      	cmp	r6, r4
 80079e6:	d109      	bne.n	80079fc <__libc_init_array+0x24>
 80079e8:	4d0b      	ldr	r5, [pc, #44]	@ (8007a18 <__libc_init_array+0x40>)
 80079ea:	2600      	movs	r6, #0
 80079ec:	4c0b      	ldr	r4, [pc, #44]	@ (8007a1c <__libc_init_array+0x44>)
 80079ee:	f002 f98b 	bl	8009d08 <_init>
 80079f2:	1b64      	subs	r4, r4, r5
 80079f4:	10a4      	asrs	r4, r4, #2
 80079f6:	42a6      	cmp	r6, r4
 80079f8:	d105      	bne.n	8007a06 <__libc_init_array+0x2e>
 80079fa:	bd70      	pop	{r4, r5, r6, pc}
 80079fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a00:	3601      	adds	r6, #1
 8007a02:	4798      	blx	r3
 8007a04:	e7ee      	b.n	80079e4 <__libc_init_array+0xc>
 8007a06:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a0a:	3601      	adds	r6, #1
 8007a0c:	4798      	blx	r3
 8007a0e:	e7f2      	b.n	80079f6 <__libc_init_array+0x1e>
 8007a10:	0800a150 	.word	0x0800a150
 8007a14:	0800a150 	.word	0x0800a150
 8007a18:	0800a150 	.word	0x0800a150
 8007a1c:	0800a154 	.word	0x0800a154

08007a20 <__retarget_lock_init_recursive>:
 8007a20:	4770      	bx	lr

08007a22 <__retarget_lock_acquire_recursive>:
 8007a22:	4770      	bx	lr

08007a24 <__retarget_lock_release_recursive>:
 8007a24:	4770      	bx	lr

08007a26 <memchr>:
 8007a26:	b2c9      	uxtb	r1, r1
 8007a28:	4603      	mov	r3, r0
 8007a2a:	4402      	add	r2, r0
 8007a2c:	b510      	push	{r4, lr}
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	4618      	mov	r0, r3
 8007a32:	d101      	bne.n	8007a38 <memchr+0x12>
 8007a34:	2000      	movs	r0, #0
 8007a36:	e003      	b.n	8007a40 <memchr+0x1a>
 8007a38:	7804      	ldrb	r4, [r0, #0]
 8007a3a:	3301      	adds	r3, #1
 8007a3c:	428c      	cmp	r4, r1
 8007a3e:	d1f6      	bne.n	8007a2e <memchr+0x8>
 8007a40:	bd10      	pop	{r4, pc}

08007a42 <quorem>:
 8007a42:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a46:	6903      	ldr	r3, [r0, #16]
 8007a48:	4607      	mov	r7, r0
 8007a4a:	690c      	ldr	r4, [r1, #16]
 8007a4c:	42a3      	cmp	r3, r4
 8007a4e:	f2c0 8083 	blt.w	8007b58 <quorem+0x116>
 8007a52:	3c01      	subs	r4, #1
 8007a54:	f100 0514 	add.w	r5, r0, #20
 8007a58:	f101 0814 	add.w	r8, r1, #20
 8007a5c:	00a3      	lsls	r3, r4, #2
 8007a5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a62:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007a66:	9300      	str	r3, [sp, #0]
 8007a68:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a6c:	9301      	str	r3, [sp, #4]
 8007a6e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007a72:	3301      	adds	r3, #1
 8007a74:	429a      	cmp	r2, r3
 8007a76:	fbb2 f6f3 	udiv	r6, r2, r3
 8007a7a:	d331      	bcc.n	8007ae0 <quorem+0x9e>
 8007a7c:	f04f 0a00 	mov.w	sl, #0
 8007a80:	46c4      	mov	ip, r8
 8007a82:	46ae      	mov	lr, r5
 8007a84:	46d3      	mov	fp, sl
 8007a86:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007a8a:	b298      	uxth	r0, r3
 8007a8c:	45e1      	cmp	r9, ip
 8007a8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8007a92:	fb06 a000 	mla	r0, r6, r0, sl
 8007a96:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8007a9a:	b280      	uxth	r0, r0
 8007a9c:	fb06 2303 	mla	r3, r6, r3, r2
 8007aa0:	f8de 2000 	ldr.w	r2, [lr]
 8007aa4:	b292      	uxth	r2, r2
 8007aa6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007aaa:	eba2 0200 	sub.w	r2, r2, r0
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	f8de 0000 	ldr.w	r0, [lr]
 8007ab4:	445a      	add	r2, fp
 8007ab6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007aba:	b292      	uxth	r2, r2
 8007abc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007ac0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007ac4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007ac8:	f84e 2b04 	str.w	r2, [lr], #4
 8007acc:	d2db      	bcs.n	8007a86 <quorem+0x44>
 8007ace:	9b00      	ldr	r3, [sp, #0]
 8007ad0:	58eb      	ldr	r3, [r5, r3]
 8007ad2:	b92b      	cbnz	r3, 8007ae0 <quorem+0x9e>
 8007ad4:	9b01      	ldr	r3, [sp, #4]
 8007ad6:	3b04      	subs	r3, #4
 8007ad8:	429d      	cmp	r5, r3
 8007ada:	461a      	mov	r2, r3
 8007adc:	d330      	bcc.n	8007b40 <quorem+0xfe>
 8007ade:	613c      	str	r4, [r7, #16]
 8007ae0:	4638      	mov	r0, r7
 8007ae2:	f001 f985 	bl	8008df0 <__mcmp>
 8007ae6:	2800      	cmp	r0, #0
 8007ae8:	db26      	blt.n	8007b38 <quorem+0xf6>
 8007aea:	4629      	mov	r1, r5
 8007aec:	2000      	movs	r0, #0
 8007aee:	f858 2b04 	ldr.w	r2, [r8], #4
 8007af2:	f8d1 c000 	ldr.w	ip, [r1]
 8007af6:	fa1f fe82 	uxth.w	lr, r2
 8007afa:	45c1      	cmp	r9, r8
 8007afc:	fa1f f38c 	uxth.w	r3, ip
 8007b00:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8007b04:	eba3 030e 	sub.w	r3, r3, lr
 8007b08:	4403      	add	r3, r0
 8007b0a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007b14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b18:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007b1c:	f841 3b04 	str.w	r3, [r1], #4
 8007b20:	d2e5      	bcs.n	8007aee <quorem+0xac>
 8007b22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b2a:	b922      	cbnz	r2, 8007b36 <quorem+0xf4>
 8007b2c:	3b04      	subs	r3, #4
 8007b2e:	429d      	cmp	r5, r3
 8007b30:	461a      	mov	r2, r3
 8007b32:	d30b      	bcc.n	8007b4c <quorem+0x10a>
 8007b34:	613c      	str	r4, [r7, #16]
 8007b36:	3601      	adds	r6, #1
 8007b38:	4630      	mov	r0, r6
 8007b3a:	b003      	add	sp, #12
 8007b3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b40:	6812      	ldr	r2, [r2, #0]
 8007b42:	3b04      	subs	r3, #4
 8007b44:	2a00      	cmp	r2, #0
 8007b46:	d1ca      	bne.n	8007ade <quorem+0x9c>
 8007b48:	3c01      	subs	r4, #1
 8007b4a:	e7c5      	b.n	8007ad8 <quorem+0x96>
 8007b4c:	6812      	ldr	r2, [r2, #0]
 8007b4e:	3b04      	subs	r3, #4
 8007b50:	2a00      	cmp	r2, #0
 8007b52:	d1ef      	bne.n	8007b34 <quorem+0xf2>
 8007b54:	3c01      	subs	r4, #1
 8007b56:	e7ea      	b.n	8007b2e <quorem+0xec>
 8007b58:	2000      	movs	r0, #0
 8007b5a:	e7ee      	b.n	8007b3a <quorem+0xf8>
 8007b5c:	0000      	movs	r0, r0
	...

08007b60 <_dtoa_r>:
 8007b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b64:	69c7      	ldr	r7, [r0, #28]
 8007b66:	b097      	sub	sp, #92	@ 0x5c
 8007b68:	4681      	mov	r9, r0
 8007b6a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007b6c:	9107      	str	r1, [sp, #28]
 8007b6e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007b70:	9311      	str	r3, [sp, #68]	@ 0x44
 8007b72:	ec55 4b10 	vmov	r4, r5, d0
 8007b76:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007b7a:	b97f      	cbnz	r7, 8007b9c <_dtoa_r+0x3c>
 8007b7c:	2010      	movs	r0, #16
 8007b7e:	f000 fe0b 	bl	8008798 <malloc>
 8007b82:	4602      	mov	r2, r0
 8007b84:	f8c9 001c 	str.w	r0, [r9, #28]
 8007b88:	b920      	cbnz	r0, 8007b94 <_dtoa_r+0x34>
 8007b8a:	4ba9      	ldr	r3, [pc, #676]	@ (8007e30 <_dtoa_r+0x2d0>)
 8007b8c:	21ef      	movs	r1, #239	@ 0xef
 8007b8e:	48a9      	ldr	r0, [pc, #676]	@ (8007e34 <_dtoa_r+0x2d4>)
 8007b90:	f001 fc76 	bl	8009480 <__assert_func>
 8007b94:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007b98:	6007      	str	r7, [r0, #0]
 8007b9a:	60c7      	str	r7, [r0, #12]
 8007b9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ba0:	6819      	ldr	r1, [r3, #0]
 8007ba2:	b159      	cbz	r1, 8007bbc <_dtoa_r+0x5c>
 8007ba4:	685a      	ldr	r2, [r3, #4]
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	4648      	mov	r0, r9
 8007baa:	4093      	lsls	r3, r2
 8007bac:	604a      	str	r2, [r1, #4]
 8007bae:	608b      	str	r3, [r1, #8]
 8007bb0:	f000 fee8 	bl	8008984 <_Bfree>
 8007bb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	601a      	str	r2, [r3, #0]
 8007bbc:	1e2b      	subs	r3, r5, #0
 8007bbe:	bfb7      	itett	lt
 8007bc0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007bc4:	2300      	movge	r3, #0
 8007bc6:	2201      	movlt	r2, #1
 8007bc8:	9305      	strlt	r3, [sp, #20]
 8007bca:	bfa8      	it	ge
 8007bcc:	6033      	strge	r3, [r6, #0]
 8007bce:	9f05      	ldr	r7, [sp, #20]
 8007bd0:	4b99      	ldr	r3, [pc, #612]	@ (8007e38 <_dtoa_r+0x2d8>)
 8007bd2:	bfb8      	it	lt
 8007bd4:	6032      	strlt	r2, [r6, #0]
 8007bd6:	43bb      	bics	r3, r7
 8007bd8:	d112      	bne.n	8007c00 <_dtoa_r+0xa0>
 8007bda:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007bde:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007be0:	6013      	str	r3, [r2, #0]
 8007be2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007be6:	4323      	orrs	r3, r4
 8007be8:	f000 855a 	beq.w	80086a0 <_dtoa_r+0xb40>
 8007bec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007bee:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007e4c <_dtoa_r+0x2ec>
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	f000 855c 	beq.w	80086b0 <_dtoa_r+0xb50>
 8007bf8:	f10a 0303 	add.w	r3, sl, #3
 8007bfc:	f000 bd56 	b.w	80086ac <_dtoa_r+0xb4c>
 8007c00:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007c04:	2200      	movs	r2, #0
 8007c06:	2300      	movs	r3, #0
 8007c08:	ec51 0b17 	vmov	r0, r1, d7
 8007c0c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007c10:	f7f8 ff6e 	bl	8000af0 <__aeabi_dcmpeq>
 8007c14:	4680      	mov	r8, r0
 8007c16:	b158      	cbz	r0, 8007c30 <_dtoa_r+0xd0>
 8007c18:	2301      	movs	r3, #1
 8007c1a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007c1c:	6013      	str	r3, [r2, #0]
 8007c1e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007c20:	b113      	cbz	r3, 8007c28 <_dtoa_r+0xc8>
 8007c22:	4b86      	ldr	r3, [pc, #536]	@ (8007e3c <_dtoa_r+0x2dc>)
 8007c24:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007c26:	6013      	str	r3, [r2, #0]
 8007c28:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8007e50 <_dtoa_r+0x2f0>
 8007c2c:	f000 bd40 	b.w	80086b0 <_dtoa_r+0xb50>
 8007c30:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007c34:	aa14      	add	r2, sp, #80	@ 0x50
 8007c36:	a915      	add	r1, sp, #84	@ 0x54
 8007c38:	4648      	mov	r0, r9
 8007c3a:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007c3e:	f001 f98b 	bl	8008f58 <__d2b>
 8007c42:	9002      	str	r0, [sp, #8]
 8007c44:	2e00      	cmp	r6, #0
 8007c46:	d076      	beq.n	8007d36 <_dtoa_r+0x1d6>
 8007c48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c4a:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007c4e:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007c52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c56:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007c5a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007c5e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007c62:	4619      	mov	r1, r3
 8007c64:	2200      	movs	r2, #0
 8007c66:	4b76      	ldr	r3, [pc, #472]	@ (8007e40 <_dtoa_r+0x2e0>)
 8007c68:	f7f8 fb22 	bl	80002b0 <__aeabi_dsub>
 8007c6c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007e18 <_dtoa_r+0x2b8>)
 8007c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c72:	f7f8 fcd5 	bl	8000620 <__aeabi_dmul>
 8007c76:	a36a      	add	r3, pc, #424	@ (adr r3, 8007e20 <_dtoa_r+0x2c0>)
 8007c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c7c:	f7f8 fb1a 	bl	80002b4 <__adddf3>
 8007c80:	4604      	mov	r4, r0
 8007c82:	460d      	mov	r5, r1
 8007c84:	4630      	mov	r0, r6
 8007c86:	f7f8 fc61 	bl	800054c <__aeabi_i2d>
 8007c8a:	a367      	add	r3, pc, #412	@ (adr r3, 8007e28 <_dtoa_r+0x2c8>)
 8007c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c90:	f7f8 fcc6 	bl	8000620 <__aeabi_dmul>
 8007c94:	4602      	mov	r2, r0
 8007c96:	460b      	mov	r3, r1
 8007c98:	4620      	mov	r0, r4
 8007c9a:	4629      	mov	r1, r5
 8007c9c:	f7f8 fb0a 	bl	80002b4 <__adddf3>
 8007ca0:	4604      	mov	r4, r0
 8007ca2:	460d      	mov	r5, r1
 8007ca4:	f7f8 ff6c 	bl	8000b80 <__aeabi_d2iz>
 8007ca8:	2200      	movs	r2, #0
 8007caa:	4607      	mov	r7, r0
 8007cac:	2300      	movs	r3, #0
 8007cae:	4620      	mov	r0, r4
 8007cb0:	4629      	mov	r1, r5
 8007cb2:	f7f8 ff27 	bl	8000b04 <__aeabi_dcmplt>
 8007cb6:	b140      	cbz	r0, 8007cca <_dtoa_r+0x16a>
 8007cb8:	4638      	mov	r0, r7
 8007cba:	f7f8 fc47 	bl	800054c <__aeabi_i2d>
 8007cbe:	4622      	mov	r2, r4
 8007cc0:	462b      	mov	r3, r5
 8007cc2:	f7f8 ff15 	bl	8000af0 <__aeabi_dcmpeq>
 8007cc6:	b900      	cbnz	r0, 8007cca <_dtoa_r+0x16a>
 8007cc8:	3f01      	subs	r7, #1
 8007cca:	2f16      	cmp	r7, #22
 8007ccc:	d852      	bhi.n	8007d74 <_dtoa_r+0x214>
 8007cce:	4b5d      	ldr	r3, [pc, #372]	@ (8007e44 <_dtoa_r+0x2e4>)
 8007cd0:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007cd4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cdc:	f7f8 ff12 	bl	8000b04 <__aeabi_dcmplt>
 8007ce0:	2800      	cmp	r0, #0
 8007ce2:	d049      	beq.n	8007d78 <_dtoa_r+0x218>
 8007ce4:	3f01      	subs	r7, #1
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	9310      	str	r3, [sp, #64]	@ 0x40
 8007cea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007cec:	1b9b      	subs	r3, r3, r6
 8007cee:	1e5a      	subs	r2, r3, #1
 8007cf0:	bf4c      	ite	mi
 8007cf2:	f1c3 0301 	rsbmi	r3, r3, #1
 8007cf6:	2300      	movpl	r3, #0
 8007cf8:	9206      	str	r2, [sp, #24]
 8007cfa:	bf45      	ittet	mi
 8007cfc:	9300      	strmi	r3, [sp, #0]
 8007cfe:	2300      	movmi	r3, #0
 8007d00:	9300      	strpl	r3, [sp, #0]
 8007d02:	9306      	strmi	r3, [sp, #24]
 8007d04:	2f00      	cmp	r7, #0
 8007d06:	db39      	blt.n	8007d7c <_dtoa_r+0x21c>
 8007d08:	9b06      	ldr	r3, [sp, #24]
 8007d0a:	970d      	str	r7, [sp, #52]	@ 0x34
 8007d0c:	443b      	add	r3, r7
 8007d0e:	9306      	str	r3, [sp, #24]
 8007d10:	2300      	movs	r3, #0
 8007d12:	9308      	str	r3, [sp, #32]
 8007d14:	9b07      	ldr	r3, [sp, #28]
 8007d16:	2b09      	cmp	r3, #9
 8007d18:	d863      	bhi.n	8007de2 <_dtoa_r+0x282>
 8007d1a:	2b05      	cmp	r3, #5
 8007d1c:	bfc5      	ittet	gt
 8007d1e:	3b04      	subgt	r3, #4
 8007d20:	2400      	movgt	r4, #0
 8007d22:	2401      	movle	r4, #1
 8007d24:	9307      	strgt	r3, [sp, #28]
 8007d26:	9b07      	ldr	r3, [sp, #28]
 8007d28:	3b02      	subs	r3, #2
 8007d2a:	2b03      	cmp	r3, #3
 8007d2c:	d865      	bhi.n	8007dfa <_dtoa_r+0x29a>
 8007d2e:	e8df f003 	tbb	[pc, r3]
 8007d32:	5654      	.short	0x5654
 8007d34:	2d39      	.short	0x2d39
 8007d36:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007d3a:	441e      	add	r6, r3
 8007d3c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007d40:	2b20      	cmp	r3, #32
 8007d42:	bfc9      	itett	gt
 8007d44:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007d48:	f1c3 0320 	rsble	r3, r3, #32
 8007d4c:	409f      	lslgt	r7, r3
 8007d4e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007d52:	bfd8      	it	le
 8007d54:	fa04 f003 	lslle.w	r0, r4, r3
 8007d58:	f106 36ff 	add.w	r6, r6, #4294967295
 8007d5c:	bfc4      	itt	gt
 8007d5e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007d62:	ea47 0003 	orrgt.w	r0, r7, r3
 8007d66:	f7f8 fbe1 	bl	800052c <__aeabi_ui2d>
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007d70:	9212      	str	r2, [sp, #72]	@ 0x48
 8007d72:	e776      	b.n	8007c62 <_dtoa_r+0x102>
 8007d74:	2301      	movs	r3, #1
 8007d76:	e7b7      	b.n	8007ce8 <_dtoa_r+0x188>
 8007d78:	9010      	str	r0, [sp, #64]	@ 0x40
 8007d7a:	e7b6      	b.n	8007cea <_dtoa_r+0x18a>
 8007d7c:	9b00      	ldr	r3, [sp, #0]
 8007d7e:	1bdb      	subs	r3, r3, r7
 8007d80:	9300      	str	r3, [sp, #0]
 8007d82:	427b      	negs	r3, r7
 8007d84:	9308      	str	r3, [sp, #32]
 8007d86:	2300      	movs	r3, #0
 8007d88:	930d      	str	r3, [sp, #52]	@ 0x34
 8007d8a:	e7c3      	b.n	8007d14 <_dtoa_r+0x1b4>
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d92:	eb07 0b03 	add.w	fp, r7, r3
 8007d96:	f10b 0301 	add.w	r3, fp, #1
 8007d9a:	2b01      	cmp	r3, #1
 8007d9c:	9303      	str	r3, [sp, #12]
 8007d9e:	bfb8      	it	lt
 8007da0:	2301      	movlt	r3, #1
 8007da2:	e006      	b.n	8007db2 <_dtoa_r+0x252>
 8007da4:	2301      	movs	r3, #1
 8007da6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007da8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	dd28      	ble.n	8007e00 <_dtoa_r+0x2a0>
 8007dae:	469b      	mov	fp, r3
 8007db0:	9303      	str	r3, [sp, #12]
 8007db2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007db6:	2100      	movs	r1, #0
 8007db8:	2204      	movs	r2, #4
 8007dba:	f102 0514 	add.w	r5, r2, #20
 8007dbe:	429d      	cmp	r5, r3
 8007dc0:	d926      	bls.n	8007e10 <_dtoa_r+0x2b0>
 8007dc2:	6041      	str	r1, [r0, #4]
 8007dc4:	4648      	mov	r0, r9
 8007dc6:	f000 fd9d 	bl	8008904 <_Balloc>
 8007dca:	4682      	mov	sl, r0
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	d141      	bne.n	8007e54 <_dtoa_r+0x2f4>
 8007dd0:	4b1d      	ldr	r3, [pc, #116]	@ (8007e48 <_dtoa_r+0x2e8>)
 8007dd2:	4602      	mov	r2, r0
 8007dd4:	f240 11af 	movw	r1, #431	@ 0x1af
 8007dd8:	e6d9      	b.n	8007b8e <_dtoa_r+0x2e>
 8007dda:	2300      	movs	r3, #0
 8007ddc:	e7e3      	b.n	8007da6 <_dtoa_r+0x246>
 8007dde:	2300      	movs	r3, #0
 8007de0:	e7d5      	b.n	8007d8e <_dtoa_r+0x22e>
 8007de2:	2401      	movs	r4, #1
 8007de4:	2300      	movs	r3, #0
 8007de6:	9409      	str	r4, [sp, #36]	@ 0x24
 8007de8:	9307      	str	r3, [sp, #28]
 8007dea:	f04f 3bff 	mov.w	fp, #4294967295
 8007dee:	2200      	movs	r2, #0
 8007df0:	2312      	movs	r3, #18
 8007df2:	f8cd b00c 	str.w	fp, [sp, #12]
 8007df6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007df8:	e7db      	b.n	8007db2 <_dtoa_r+0x252>
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dfe:	e7f4      	b.n	8007dea <_dtoa_r+0x28a>
 8007e00:	f04f 0b01 	mov.w	fp, #1
 8007e04:	465b      	mov	r3, fp
 8007e06:	f8cd b00c 	str.w	fp, [sp, #12]
 8007e0a:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007e0e:	e7d0      	b.n	8007db2 <_dtoa_r+0x252>
 8007e10:	3101      	adds	r1, #1
 8007e12:	0052      	lsls	r2, r2, #1
 8007e14:	e7d1      	b.n	8007dba <_dtoa_r+0x25a>
 8007e16:	bf00      	nop
 8007e18:	636f4361 	.word	0x636f4361
 8007e1c:	3fd287a7 	.word	0x3fd287a7
 8007e20:	8b60c8b3 	.word	0x8b60c8b3
 8007e24:	3fc68a28 	.word	0x3fc68a28
 8007e28:	509f79fb 	.word	0x509f79fb
 8007e2c:	3fd34413 	.word	0x3fd34413
 8007e30:	08009e01 	.word	0x08009e01
 8007e34:	08009e18 	.word	0x08009e18
 8007e38:	7ff00000 	.word	0x7ff00000
 8007e3c:	08009dd1 	.word	0x08009dd1
 8007e40:	3ff80000 	.word	0x3ff80000
 8007e44:	08009f68 	.word	0x08009f68
 8007e48:	08009e70 	.word	0x08009e70
 8007e4c:	08009dfd 	.word	0x08009dfd
 8007e50:	08009dd0 	.word	0x08009dd0
 8007e54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007e58:	6018      	str	r0, [r3, #0]
 8007e5a:	9b03      	ldr	r3, [sp, #12]
 8007e5c:	2b0e      	cmp	r3, #14
 8007e5e:	f200 80a1 	bhi.w	8007fa4 <_dtoa_r+0x444>
 8007e62:	2c00      	cmp	r4, #0
 8007e64:	f000 809e 	beq.w	8007fa4 <_dtoa_r+0x444>
 8007e68:	2f00      	cmp	r7, #0
 8007e6a:	dd33      	ble.n	8007ed4 <_dtoa_r+0x374>
 8007e6c:	f007 020f 	and.w	r2, r7, #15
 8007e70:	4b9b      	ldr	r3, [pc, #620]	@ (80080e0 <_dtoa_r+0x580>)
 8007e72:	05f8      	lsls	r0, r7, #23
 8007e74:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007e78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e7c:	ed93 7b00 	vldr	d7, [r3]
 8007e80:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007e84:	d516      	bpl.n	8007eb4 <_dtoa_r+0x354>
 8007e86:	4b97      	ldr	r3, [pc, #604]	@ (80080e4 <_dtoa_r+0x584>)
 8007e88:	f004 040f 	and.w	r4, r4, #15
 8007e8c:	2603      	movs	r6, #3
 8007e8e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007e92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e96:	f7f8 fced 	bl	8000874 <__aeabi_ddiv>
 8007e9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e9e:	4d91      	ldr	r5, [pc, #580]	@ (80080e4 <_dtoa_r+0x584>)
 8007ea0:	b954      	cbnz	r4, 8007eb8 <_dtoa_r+0x358>
 8007ea2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007ea6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007eaa:	f7f8 fce3 	bl	8000874 <__aeabi_ddiv>
 8007eae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007eb2:	e028      	b.n	8007f06 <_dtoa_r+0x3a6>
 8007eb4:	2602      	movs	r6, #2
 8007eb6:	e7f2      	b.n	8007e9e <_dtoa_r+0x33e>
 8007eb8:	07e1      	lsls	r1, r4, #31
 8007eba:	d508      	bpl.n	8007ece <_dtoa_r+0x36e>
 8007ebc:	3601      	adds	r6, #1
 8007ebe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007ec2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007ec6:	f7f8 fbab 	bl	8000620 <__aeabi_dmul>
 8007eca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007ece:	1064      	asrs	r4, r4, #1
 8007ed0:	3508      	adds	r5, #8
 8007ed2:	e7e5      	b.n	8007ea0 <_dtoa_r+0x340>
 8007ed4:	f000 80af 	beq.w	8008036 <_dtoa_r+0x4d6>
 8007ed8:	427c      	negs	r4, r7
 8007eda:	4b81      	ldr	r3, [pc, #516]	@ (80080e0 <_dtoa_r+0x580>)
 8007edc:	4d81      	ldr	r5, [pc, #516]	@ (80080e4 <_dtoa_r+0x584>)
 8007ede:	2602      	movs	r6, #2
 8007ee0:	f004 020f 	and.w	r2, r4, #15
 8007ee4:	1124      	asrs	r4, r4, #4
 8007ee6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007eea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef2:	f7f8 fb95 	bl	8000620 <__aeabi_dmul>
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007efc:	2c00      	cmp	r4, #0
 8007efe:	f040 808f 	bne.w	8008020 <_dtoa_r+0x4c0>
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d1d3      	bne.n	8007eae <_dtoa_r+0x34e>
 8007f06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007f08:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	f000 8094 	beq.w	800803a <_dtoa_r+0x4da>
 8007f12:	2200      	movs	r2, #0
 8007f14:	4b74      	ldr	r3, [pc, #464]	@ (80080e8 <_dtoa_r+0x588>)
 8007f16:	4620      	mov	r0, r4
 8007f18:	4629      	mov	r1, r5
 8007f1a:	f7f8 fdf3 	bl	8000b04 <__aeabi_dcmplt>
 8007f1e:	2800      	cmp	r0, #0
 8007f20:	f000 808b 	beq.w	800803a <_dtoa_r+0x4da>
 8007f24:	9b03      	ldr	r3, [sp, #12]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	f000 8087 	beq.w	800803a <_dtoa_r+0x4da>
 8007f2c:	f1bb 0f00 	cmp.w	fp, #0
 8007f30:	dd34      	ble.n	8007f9c <_dtoa_r+0x43c>
 8007f32:	4620      	mov	r0, r4
 8007f34:	f107 38ff 	add.w	r8, r7, #4294967295
 8007f38:	3601      	adds	r6, #1
 8007f3a:	465c      	mov	r4, fp
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	4b6b      	ldr	r3, [pc, #428]	@ (80080ec <_dtoa_r+0x58c>)
 8007f40:	4629      	mov	r1, r5
 8007f42:	f7f8 fb6d 	bl	8000620 <__aeabi_dmul>
 8007f46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	f7f8 fafe 	bl	800054c <__aeabi_i2d>
 8007f50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f54:	f7f8 fb64 	bl	8000620 <__aeabi_dmul>
 8007f58:	2200      	movs	r2, #0
 8007f5a:	4b65      	ldr	r3, [pc, #404]	@ (80080f0 <_dtoa_r+0x590>)
 8007f5c:	f7f8 f9aa 	bl	80002b4 <__adddf3>
 8007f60:	4605      	mov	r5, r0
 8007f62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007f66:	2c00      	cmp	r4, #0
 8007f68:	d16a      	bne.n	8008040 <_dtoa_r+0x4e0>
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	4b61      	ldr	r3, [pc, #388]	@ (80080f4 <_dtoa_r+0x594>)
 8007f6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f72:	f7f8 f99d 	bl	80002b0 <__aeabi_dsub>
 8007f76:	4602      	mov	r2, r0
 8007f78:	460b      	mov	r3, r1
 8007f7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007f7e:	462a      	mov	r2, r5
 8007f80:	4633      	mov	r3, r6
 8007f82:	f7f8 fddd 	bl	8000b40 <__aeabi_dcmpgt>
 8007f86:	2800      	cmp	r0, #0
 8007f88:	f040 8298 	bne.w	80084bc <_dtoa_r+0x95c>
 8007f8c:	462a      	mov	r2, r5
 8007f8e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007f92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f96:	f7f8 fdb5 	bl	8000b04 <__aeabi_dcmplt>
 8007f9a:	bb38      	cbnz	r0, 8007fec <_dtoa_r+0x48c>
 8007f9c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007fa0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007fa4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	f2c0 8157 	blt.w	800825a <_dtoa_r+0x6fa>
 8007fac:	2f0e      	cmp	r7, #14
 8007fae:	f300 8154 	bgt.w	800825a <_dtoa_r+0x6fa>
 8007fb2:	4b4b      	ldr	r3, [pc, #300]	@ (80080e0 <_dtoa_r+0x580>)
 8007fb4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007fb8:	ed93 7b00 	vldr	d7, [r3]
 8007fbc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	ed8d 7b00 	vstr	d7, [sp]
 8007fc4:	f280 80e5 	bge.w	8008192 <_dtoa_r+0x632>
 8007fc8:	9b03      	ldr	r3, [sp, #12]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	f300 80e1 	bgt.w	8008192 <_dtoa_r+0x632>
 8007fd0:	d10c      	bne.n	8007fec <_dtoa_r+0x48c>
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	4b47      	ldr	r3, [pc, #284]	@ (80080f4 <_dtoa_r+0x594>)
 8007fd6:	ec51 0b17 	vmov	r0, r1, d7
 8007fda:	f7f8 fb21 	bl	8000620 <__aeabi_dmul>
 8007fde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fe2:	f7f8 fda3 	bl	8000b2c <__aeabi_dcmpge>
 8007fe6:	2800      	cmp	r0, #0
 8007fe8:	f000 8266 	beq.w	80084b8 <_dtoa_r+0x958>
 8007fec:	2400      	movs	r4, #0
 8007fee:	4625      	mov	r5, r4
 8007ff0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ff2:	4656      	mov	r6, sl
 8007ff4:	ea6f 0803 	mvn.w	r8, r3
 8007ff8:	2700      	movs	r7, #0
 8007ffa:	4621      	mov	r1, r4
 8007ffc:	4648      	mov	r0, r9
 8007ffe:	f000 fcc1 	bl	8008984 <_Bfree>
 8008002:	2d00      	cmp	r5, #0
 8008004:	f000 80bd 	beq.w	8008182 <_dtoa_r+0x622>
 8008008:	b12f      	cbz	r7, 8008016 <_dtoa_r+0x4b6>
 800800a:	42af      	cmp	r7, r5
 800800c:	d003      	beq.n	8008016 <_dtoa_r+0x4b6>
 800800e:	4639      	mov	r1, r7
 8008010:	4648      	mov	r0, r9
 8008012:	f000 fcb7 	bl	8008984 <_Bfree>
 8008016:	4629      	mov	r1, r5
 8008018:	4648      	mov	r0, r9
 800801a:	f000 fcb3 	bl	8008984 <_Bfree>
 800801e:	e0b0      	b.n	8008182 <_dtoa_r+0x622>
 8008020:	07e2      	lsls	r2, r4, #31
 8008022:	d505      	bpl.n	8008030 <_dtoa_r+0x4d0>
 8008024:	3601      	adds	r6, #1
 8008026:	e9d5 2300 	ldrd	r2, r3, [r5]
 800802a:	f7f8 faf9 	bl	8000620 <__aeabi_dmul>
 800802e:	2301      	movs	r3, #1
 8008030:	1064      	asrs	r4, r4, #1
 8008032:	3508      	adds	r5, #8
 8008034:	e762      	b.n	8007efc <_dtoa_r+0x39c>
 8008036:	2602      	movs	r6, #2
 8008038:	e765      	b.n	8007f06 <_dtoa_r+0x3a6>
 800803a:	46b8      	mov	r8, r7
 800803c:	9c03      	ldr	r4, [sp, #12]
 800803e:	e784      	b.n	8007f4a <_dtoa_r+0x3ea>
 8008040:	4b27      	ldr	r3, [pc, #156]	@ (80080e0 <_dtoa_r+0x580>)
 8008042:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008044:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008048:	4454      	add	r4, sl
 800804a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800804e:	2900      	cmp	r1, #0
 8008050:	d054      	beq.n	80080fc <_dtoa_r+0x59c>
 8008052:	2000      	movs	r0, #0
 8008054:	4928      	ldr	r1, [pc, #160]	@ (80080f8 <_dtoa_r+0x598>)
 8008056:	f7f8 fc0d 	bl	8000874 <__aeabi_ddiv>
 800805a:	4633      	mov	r3, r6
 800805c:	4656      	mov	r6, sl
 800805e:	462a      	mov	r2, r5
 8008060:	f7f8 f926 	bl	80002b0 <__aeabi_dsub>
 8008064:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008068:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800806c:	f7f8 fd88 	bl	8000b80 <__aeabi_d2iz>
 8008070:	4605      	mov	r5, r0
 8008072:	f7f8 fa6b 	bl	800054c <__aeabi_i2d>
 8008076:	4602      	mov	r2, r0
 8008078:	460b      	mov	r3, r1
 800807a:	3530      	adds	r5, #48	@ 0x30
 800807c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008080:	f7f8 f916 	bl	80002b0 <__aeabi_dsub>
 8008084:	4602      	mov	r2, r0
 8008086:	460b      	mov	r3, r1
 8008088:	f806 5b01 	strb.w	r5, [r6], #1
 800808c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008090:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008094:	f7f8 fd36 	bl	8000b04 <__aeabi_dcmplt>
 8008098:	2800      	cmp	r0, #0
 800809a:	d172      	bne.n	8008182 <_dtoa_r+0x622>
 800809c:	2000      	movs	r0, #0
 800809e:	4912      	ldr	r1, [pc, #72]	@ (80080e8 <_dtoa_r+0x588>)
 80080a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080a4:	f7f8 f904 	bl	80002b0 <__aeabi_dsub>
 80080a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80080ac:	f7f8 fd2a 	bl	8000b04 <__aeabi_dcmplt>
 80080b0:	2800      	cmp	r0, #0
 80080b2:	f040 80b4 	bne.w	800821e <_dtoa_r+0x6be>
 80080b6:	42a6      	cmp	r6, r4
 80080b8:	f43f af70 	beq.w	8007f9c <_dtoa_r+0x43c>
 80080bc:	2200      	movs	r2, #0
 80080be:	4b0b      	ldr	r3, [pc, #44]	@ (80080ec <_dtoa_r+0x58c>)
 80080c0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80080c4:	f7f8 faac 	bl	8000620 <__aeabi_dmul>
 80080c8:	2200      	movs	r2, #0
 80080ca:	4b08      	ldr	r3, [pc, #32]	@ (80080ec <_dtoa_r+0x58c>)
 80080cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80080d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080d4:	f7f8 faa4 	bl	8000620 <__aeabi_dmul>
 80080d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80080dc:	e7c4      	b.n	8008068 <_dtoa_r+0x508>
 80080de:	bf00      	nop
 80080e0:	08009f68 	.word	0x08009f68
 80080e4:	08009f40 	.word	0x08009f40
 80080e8:	3ff00000 	.word	0x3ff00000
 80080ec:	40240000 	.word	0x40240000
 80080f0:	401c0000 	.word	0x401c0000
 80080f4:	40140000 	.word	0x40140000
 80080f8:	3fe00000 	.word	0x3fe00000
 80080fc:	4631      	mov	r1, r6
 80080fe:	4656      	mov	r6, sl
 8008100:	4628      	mov	r0, r5
 8008102:	f7f8 fa8d 	bl	8000620 <__aeabi_dmul>
 8008106:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008108:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800810c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008110:	f7f8 fd36 	bl	8000b80 <__aeabi_d2iz>
 8008114:	4605      	mov	r5, r0
 8008116:	f7f8 fa19 	bl	800054c <__aeabi_i2d>
 800811a:	4602      	mov	r2, r0
 800811c:	3530      	adds	r5, #48	@ 0x30
 800811e:	460b      	mov	r3, r1
 8008120:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008124:	f7f8 f8c4 	bl	80002b0 <__aeabi_dsub>
 8008128:	f806 5b01 	strb.w	r5, [r6], #1
 800812c:	4602      	mov	r2, r0
 800812e:	460b      	mov	r3, r1
 8008130:	42a6      	cmp	r6, r4
 8008132:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008136:	f04f 0200 	mov.w	r2, #0
 800813a:	d124      	bne.n	8008186 <_dtoa_r+0x626>
 800813c:	4baf      	ldr	r3, [pc, #700]	@ (80083fc <_dtoa_r+0x89c>)
 800813e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008142:	f7f8 f8b7 	bl	80002b4 <__adddf3>
 8008146:	4602      	mov	r2, r0
 8008148:	460b      	mov	r3, r1
 800814a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800814e:	f7f8 fcf7 	bl	8000b40 <__aeabi_dcmpgt>
 8008152:	2800      	cmp	r0, #0
 8008154:	d163      	bne.n	800821e <_dtoa_r+0x6be>
 8008156:	2000      	movs	r0, #0
 8008158:	49a8      	ldr	r1, [pc, #672]	@ (80083fc <_dtoa_r+0x89c>)
 800815a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800815e:	f7f8 f8a7 	bl	80002b0 <__aeabi_dsub>
 8008162:	4602      	mov	r2, r0
 8008164:	460b      	mov	r3, r1
 8008166:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800816a:	f7f8 fccb 	bl	8000b04 <__aeabi_dcmplt>
 800816e:	2800      	cmp	r0, #0
 8008170:	f43f af14 	beq.w	8007f9c <_dtoa_r+0x43c>
 8008174:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008176:	1e73      	subs	r3, r6, #1
 8008178:	9313      	str	r3, [sp, #76]	@ 0x4c
 800817a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800817e:	2b30      	cmp	r3, #48	@ 0x30
 8008180:	d0f8      	beq.n	8008174 <_dtoa_r+0x614>
 8008182:	4647      	mov	r7, r8
 8008184:	e03b      	b.n	80081fe <_dtoa_r+0x69e>
 8008186:	4b9e      	ldr	r3, [pc, #632]	@ (8008400 <_dtoa_r+0x8a0>)
 8008188:	f7f8 fa4a 	bl	8000620 <__aeabi_dmul>
 800818c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008190:	e7bc      	b.n	800810c <_dtoa_r+0x5ac>
 8008192:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008196:	4656      	mov	r6, sl
 8008198:	4620      	mov	r0, r4
 800819a:	4629      	mov	r1, r5
 800819c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081a0:	f7f8 fb68 	bl	8000874 <__aeabi_ddiv>
 80081a4:	f7f8 fcec 	bl	8000b80 <__aeabi_d2iz>
 80081a8:	4680      	mov	r8, r0
 80081aa:	f7f8 f9cf 	bl	800054c <__aeabi_i2d>
 80081ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081b2:	f7f8 fa35 	bl	8000620 <__aeabi_dmul>
 80081b6:	4602      	mov	r2, r0
 80081b8:	4620      	mov	r0, r4
 80081ba:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80081be:	460b      	mov	r3, r1
 80081c0:	4629      	mov	r1, r5
 80081c2:	f7f8 f875 	bl	80002b0 <__aeabi_dsub>
 80081c6:	9d03      	ldr	r5, [sp, #12]
 80081c8:	f806 4b01 	strb.w	r4, [r6], #1
 80081cc:	eba6 040a 	sub.w	r4, r6, sl
 80081d0:	4602      	mov	r2, r0
 80081d2:	460b      	mov	r3, r1
 80081d4:	42a5      	cmp	r5, r4
 80081d6:	d133      	bne.n	8008240 <_dtoa_r+0x6e0>
 80081d8:	f7f8 f86c 	bl	80002b4 <__adddf3>
 80081dc:	4604      	mov	r4, r0
 80081de:	460d      	mov	r5, r1
 80081e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081e4:	f7f8 fcac 	bl	8000b40 <__aeabi_dcmpgt>
 80081e8:	b9c0      	cbnz	r0, 800821c <_dtoa_r+0x6bc>
 80081ea:	4620      	mov	r0, r4
 80081ec:	4629      	mov	r1, r5
 80081ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081f2:	f7f8 fc7d 	bl	8000af0 <__aeabi_dcmpeq>
 80081f6:	b110      	cbz	r0, 80081fe <_dtoa_r+0x69e>
 80081f8:	f018 0f01 	tst.w	r8, #1
 80081fc:	d10e      	bne.n	800821c <_dtoa_r+0x6bc>
 80081fe:	9902      	ldr	r1, [sp, #8]
 8008200:	4648      	mov	r0, r9
 8008202:	f000 fbbf 	bl	8008984 <_Bfree>
 8008206:	2300      	movs	r3, #0
 8008208:	3701      	adds	r7, #1
 800820a:	7033      	strb	r3, [r6, #0]
 800820c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800820e:	601f      	str	r7, [r3, #0]
 8008210:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008212:	2b00      	cmp	r3, #0
 8008214:	f000 824c 	beq.w	80086b0 <_dtoa_r+0xb50>
 8008218:	601e      	str	r6, [r3, #0]
 800821a:	e249      	b.n	80086b0 <_dtoa_r+0xb50>
 800821c:	46b8      	mov	r8, r7
 800821e:	4633      	mov	r3, r6
 8008220:	461e      	mov	r6, r3
 8008222:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008226:	2a39      	cmp	r2, #57	@ 0x39
 8008228:	d106      	bne.n	8008238 <_dtoa_r+0x6d8>
 800822a:	459a      	cmp	sl, r3
 800822c:	d1f8      	bne.n	8008220 <_dtoa_r+0x6c0>
 800822e:	2230      	movs	r2, #48	@ 0x30
 8008230:	f108 0801 	add.w	r8, r8, #1
 8008234:	f88a 2000 	strb.w	r2, [sl]
 8008238:	781a      	ldrb	r2, [r3, #0]
 800823a:	3201      	adds	r2, #1
 800823c:	701a      	strb	r2, [r3, #0]
 800823e:	e7a0      	b.n	8008182 <_dtoa_r+0x622>
 8008240:	2200      	movs	r2, #0
 8008242:	4b6f      	ldr	r3, [pc, #444]	@ (8008400 <_dtoa_r+0x8a0>)
 8008244:	f7f8 f9ec 	bl	8000620 <__aeabi_dmul>
 8008248:	2200      	movs	r2, #0
 800824a:	2300      	movs	r3, #0
 800824c:	4604      	mov	r4, r0
 800824e:	460d      	mov	r5, r1
 8008250:	f7f8 fc4e 	bl	8000af0 <__aeabi_dcmpeq>
 8008254:	2800      	cmp	r0, #0
 8008256:	d09f      	beq.n	8008198 <_dtoa_r+0x638>
 8008258:	e7d1      	b.n	80081fe <_dtoa_r+0x69e>
 800825a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800825c:	2a00      	cmp	r2, #0
 800825e:	f000 80ea 	beq.w	8008436 <_dtoa_r+0x8d6>
 8008262:	9a07      	ldr	r2, [sp, #28]
 8008264:	2a01      	cmp	r2, #1
 8008266:	f300 80cd 	bgt.w	8008404 <_dtoa_r+0x8a4>
 800826a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800826c:	2a00      	cmp	r2, #0
 800826e:	f000 80c1 	beq.w	80083f4 <_dtoa_r+0x894>
 8008272:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008276:	9c08      	ldr	r4, [sp, #32]
 8008278:	9e00      	ldr	r6, [sp, #0]
 800827a:	9a00      	ldr	r2, [sp, #0]
 800827c:	2101      	movs	r1, #1
 800827e:	4648      	mov	r0, r9
 8008280:	441a      	add	r2, r3
 8008282:	9200      	str	r2, [sp, #0]
 8008284:	9a06      	ldr	r2, [sp, #24]
 8008286:	441a      	add	r2, r3
 8008288:	9206      	str	r2, [sp, #24]
 800828a:	f000 fc31 	bl	8008af0 <__i2b>
 800828e:	4605      	mov	r5, r0
 8008290:	b166      	cbz	r6, 80082ac <_dtoa_r+0x74c>
 8008292:	9b06      	ldr	r3, [sp, #24]
 8008294:	2b00      	cmp	r3, #0
 8008296:	dd09      	ble.n	80082ac <_dtoa_r+0x74c>
 8008298:	42b3      	cmp	r3, r6
 800829a:	9a00      	ldr	r2, [sp, #0]
 800829c:	bfa8      	it	ge
 800829e:	4633      	movge	r3, r6
 80082a0:	1ad2      	subs	r2, r2, r3
 80082a2:	1af6      	subs	r6, r6, r3
 80082a4:	9200      	str	r2, [sp, #0]
 80082a6:	9a06      	ldr	r2, [sp, #24]
 80082a8:	1ad3      	subs	r3, r2, r3
 80082aa:	9306      	str	r3, [sp, #24]
 80082ac:	9b08      	ldr	r3, [sp, #32]
 80082ae:	b30b      	cbz	r3, 80082f4 <_dtoa_r+0x794>
 80082b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	f000 80c6 	beq.w	8008444 <_dtoa_r+0x8e4>
 80082b8:	2c00      	cmp	r4, #0
 80082ba:	f000 80c0 	beq.w	800843e <_dtoa_r+0x8de>
 80082be:	4629      	mov	r1, r5
 80082c0:	4622      	mov	r2, r4
 80082c2:	4648      	mov	r0, r9
 80082c4:	f000 fcce 	bl	8008c64 <__pow5mult>
 80082c8:	9a02      	ldr	r2, [sp, #8]
 80082ca:	4601      	mov	r1, r0
 80082cc:	4605      	mov	r5, r0
 80082ce:	4648      	mov	r0, r9
 80082d0:	f000 fc24 	bl	8008b1c <__multiply>
 80082d4:	9902      	ldr	r1, [sp, #8]
 80082d6:	4680      	mov	r8, r0
 80082d8:	4648      	mov	r0, r9
 80082da:	f000 fb53 	bl	8008984 <_Bfree>
 80082de:	9b08      	ldr	r3, [sp, #32]
 80082e0:	1b1b      	subs	r3, r3, r4
 80082e2:	9308      	str	r3, [sp, #32]
 80082e4:	f000 80b1 	beq.w	800844a <_dtoa_r+0x8ea>
 80082e8:	9a08      	ldr	r2, [sp, #32]
 80082ea:	4641      	mov	r1, r8
 80082ec:	4648      	mov	r0, r9
 80082ee:	f000 fcb9 	bl	8008c64 <__pow5mult>
 80082f2:	9002      	str	r0, [sp, #8]
 80082f4:	2101      	movs	r1, #1
 80082f6:	4648      	mov	r0, r9
 80082f8:	f000 fbfa 	bl	8008af0 <__i2b>
 80082fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082fe:	4604      	mov	r4, r0
 8008300:	2b00      	cmp	r3, #0
 8008302:	f000 81d9 	beq.w	80086b8 <_dtoa_r+0xb58>
 8008306:	461a      	mov	r2, r3
 8008308:	4601      	mov	r1, r0
 800830a:	4648      	mov	r0, r9
 800830c:	f000 fcaa 	bl	8008c64 <__pow5mult>
 8008310:	9b07      	ldr	r3, [sp, #28]
 8008312:	4604      	mov	r4, r0
 8008314:	2b01      	cmp	r3, #1
 8008316:	f300 809f 	bgt.w	8008458 <_dtoa_r+0x8f8>
 800831a:	9b04      	ldr	r3, [sp, #16]
 800831c:	2b00      	cmp	r3, #0
 800831e:	f040 8097 	bne.w	8008450 <_dtoa_r+0x8f0>
 8008322:	9b05      	ldr	r3, [sp, #20]
 8008324:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008328:	2b00      	cmp	r3, #0
 800832a:	f040 8093 	bne.w	8008454 <_dtoa_r+0x8f4>
 800832e:	9b05      	ldr	r3, [sp, #20]
 8008330:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008334:	0d1b      	lsrs	r3, r3, #20
 8008336:	051b      	lsls	r3, r3, #20
 8008338:	b133      	cbz	r3, 8008348 <_dtoa_r+0x7e8>
 800833a:	9b00      	ldr	r3, [sp, #0]
 800833c:	3301      	adds	r3, #1
 800833e:	9300      	str	r3, [sp, #0]
 8008340:	9b06      	ldr	r3, [sp, #24]
 8008342:	3301      	adds	r3, #1
 8008344:	9306      	str	r3, [sp, #24]
 8008346:	2301      	movs	r3, #1
 8008348:	9308      	str	r3, [sp, #32]
 800834a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800834c:	2b00      	cmp	r3, #0
 800834e:	f000 81b9 	beq.w	80086c4 <_dtoa_r+0xb64>
 8008352:	6923      	ldr	r3, [r4, #16]
 8008354:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008358:	6918      	ldr	r0, [r3, #16]
 800835a:	f000 fb7d 	bl	8008a58 <__hi0bits>
 800835e:	f1c0 0020 	rsb	r0, r0, #32
 8008362:	9b06      	ldr	r3, [sp, #24]
 8008364:	4418      	add	r0, r3
 8008366:	f010 001f 	ands.w	r0, r0, #31
 800836a:	f000 8082 	beq.w	8008472 <_dtoa_r+0x912>
 800836e:	f1c0 0320 	rsb	r3, r0, #32
 8008372:	2b04      	cmp	r3, #4
 8008374:	dd73      	ble.n	800845e <_dtoa_r+0x8fe>
 8008376:	f1c0 001c 	rsb	r0, r0, #28
 800837a:	9b00      	ldr	r3, [sp, #0]
 800837c:	4403      	add	r3, r0
 800837e:	4406      	add	r6, r0
 8008380:	9300      	str	r3, [sp, #0]
 8008382:	9b06      	ldr	r3, [sp, #24]
 8008384:	4403      	add	r3, r0
 8008386:	9306      	str	r3, [sp, #24]
 8008388:	9b00      	ldr	r3, [sp, #0]
 800838a:	2b00      	cmp	r3, #0
 800838c:	dd05      	ble.n	800839a <_dtoa_r+0x83a>
 800838e:	461a      	mov	r2, r3
 8008390:	9902      	ldr	r1, [sp, #8]
 8008392:	4648      	mov	r0, r9
 8008394:	f000 fcc0 	bl	8008d18 <__lshift>
 8008398:	9002      	str	r0, [sp, #8]
 800839a:	9b06      	ldr	r3, [sp, #24]
 800839c:	2b00      	cmp	r3, #0
 800839e:	dd05      	ble.n	80083ac <_dtoa_r+0x84c>
 80083a0:	4621      	mov	r1, r4
 80083a2:	461a      	mov	r2, r3
 80083a4:	4648      	mov	r0, r9
 80083a6:	f000 fcb7 	bl	8008d18 <__lshift>
 80083aa:	4604      	mov	r4, r0
 80083ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d061      	beq.n	8008476 <_dtoa_r+0x916>
 80083b2:	4621      	mov	r1, r4
 80083b4:	9802      	ldr	r0, [sp, #8]
 80083b6:	f000 fd1b 	bl	8008df0 <__mcmp>
 80083ba:	2800      	cmp	r0, #0
 80083bc:	da5b      	bge.n	8008476 <_dtoa_r+0x916>
 80083be:	2300      	movs	r3, #0
 80083c0:	220a      	movs	r2, #10
 80083c2:	9902      	ldr	r1, [sp, #8]
 80083c4:	4648      	mov	r0, r9
 80083c6:	f000 faff 	bl	80089c8 <__multadd>
 80083ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083cc:	f107 38ff 	add.w	r8, r7, #4294967295
 80083d0:	9002      	str	r0, [sp, #8]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	f000 8178 	beq.w	80086c8 <_dtoa_r+0xb68>
 80083d8:	4629      	mov	r1, r5
 80083da:	2300      	movs	r3, #0
 80083dc:	220a      	movs	r2, #10
 80083de:	4648      	mov	r0, r9
 80083e0:	f000 faf2 	bl	80089c8 <__multadd>
 80083e4:	f1bb 0f00 	cmp.w	fp, #0
 80083e8:	4605      	mov	r5, r0
 80083ea:	dc6f      	bgt.n	80084cc <_dtoa_r+0x96c>
 80083ec:	9b07      	ldr	r3, [sp, #28]
 80083ee:	2b02      	cmp	r3, #2
 80083f0:	dc49      	bgt.n	8008486 <_dtoa_r+0x926>
 80083f2:	e06b      	b.n	80084cc <_dtoa_r+0x96c>
 80083f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80083f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80083fa:	e73c      	b.n	8008276 <_dtoa_r+0x716>
 80083fc:	3fe00000 	.word	0x3fe00000
 8008400:	40240000 	.word	0x40240000
 8008404:	9b03      	ldr	r3, [sp, #12]
 8008406:	1e5c      	subs	r4, r3, #1
 8008408:	9b08      	ldr	r3, [sp, #32]
 800840a:	42a3      	cmp	r3, r4
 800840c:	db09      	blt.n	8008422 <_dtoa_r+0x8c2>
 800840e:	1b1c      	subs	r4, r3, r4
 8008410:	9b03      	ldr	r3, [sp, #12]
 8008412:	2b00      	cmp	r3, #0
 8008414:	f6bf af30 	bge.w	8008278 <_dtoa_r+0x718>
 8008418:	9b00      	ldr	r3, [sp, #0]
 800841a:	9a03      	ldr	r2, [sp, #12]
 800841c:	1a9e      	subs	r6, r3, r2
 800841e:	2300      	movs	r3, #0
 8008420:	e72b      	b.n	800827a <_dtoa_r+0x71a>
 8008422:	9b08      	ldr	r3, [sp, #32]
 8008424:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008426:	1ae3      	subs	r3, r4, r3
 8008428:	9408      	str	r4, [sp, #32]
 800842a:	9e00      	ldr	r6, [sp, #0]
 800842c:	2400      	movs	r4, #0
 800842e:	441a      	add	r2, r3
 8008430:	9b03      	ldr	r3, [sp, #12]
 8008432:	920d      	str	r2, [sp, #52]	@ 0x34
 8008434:	e721      	b.n	800827a <_dtoa_r+0x71a>
 8008436:	9c08      	ldr	r4, [sp, #32]
 8008438:	9e00      	ldr	r6, [sp, #0]
 800843a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800843c:	e728      	b.n	8008290 <_dtoa_r+0x730>
 800843e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008442:	e751      	b.n	80082e8 <_dtoa_r+0x788>
 8008444:	9a08      	ldr	r2, [sp, #32]
 8008446:	9902      	ldr	r1, [sp, #8]
 8008448:	e750      	b.n	80082ec <_dtoa_r+0x78c>
 800844a:	f8cd 8008 	str.w	r8, [sp, #8]
 800844e:	e751      	b.n	80082f4 <_dtoa_r+0x794>
 8008450:	2300      	movs	r3, #0
 8008452:	e779      	b.n	8008348 <_dtoa_r+0x7e8>
 8008454:	9b04      	ldr	r3, [sp, #16]
 8008456:	e777      	b.n	8008348 <_dtoa_r+0x7e8>
 8008458:	2300      	movs	r3, #0
 800845a:	9308      	str	r3, [sp, #32]
 800845c:	e779      	b.n	8008352 <_dtoa_r+0x7f2>
 800845e:	d093      	beq.n	8008388 <_dtoa_r+0x828>
 8008460:	331c      	adds	r3, #28
 8008462:	9a00      	ldr	r2, [sp, #0]
 8008464:	441a      	add	r2, r3
 8008466:	441e      	add	r6, r3
 8008468:	9200      	str	r2, [sp, #0]
 800846a:	9a06      	ldr	r2, [sp, #24]
 800846c:	441a      	add	r2, r3
 800846e:	9206      	str	r2, [sp, #24]
 8008470:	e78a      	b.n	8008388 <_dtoa_r+0x828>
 8008472:	4603      	mov	r3, r0
 8008474:	e7f4      	b.n	8008460 <_dtoa_r+0x900>
 8008476:	9b03      	ldr	r3, [sp, #12]
 8008478:	46b8      	mov	r8, r7
 800847a:	2b00      	cmp	r3, #0
 800847c:	dc20      	bgt.n	80084c0 <_dtoa_r+0x960>
 800847e:	469b      	mov	fp, r3
 8008480:	9b07      	ldr	r3, [sp, #28]
 8008482:	2b02      	cmp	r3, #2
 8008484:	dd1e      	ble.n	80084c4 <_dtoa_r+0x964>
 8008486:	f1bb 0f00 	cmp.w	fp, #0
 800848a:	f47f adb1 	bne.w	8007ff0 <_dtoa_r+0x490>
 800848e:	4621      	mov	r1, r4
 8008490:	465b      	mov	r3, fp
 8008492:	2205      	movs	r2, #5
 8008494:	4648      	mov	r0, r9
 8008496:	f000 fa97 	bl	80089c8 <__multadd>
 800849a:	4601      	mov	r1, r0
 800849c:	4604      	mov	r4, r0
 800849e:	9802      	ldr	r0, [sp, #8]
 80084a0:	f000 fca6 	bl	8008df0 <__mcmp>
 80084a4:	2800      	cmp	r0, #0
 80084a6:	f77f ada3 	ble.w	8007ff0 <_dtoa_r+0x490>
 80084aa:	4656      	mov	r6, sl
 80084ac:	2331      	movs	r3, #49	@ 0x31
 80084ae:	f108 0801 	add.w	r8, r8, #1
 80084b2:	f806 3b01 	strb.w	r3, [r6], #1
 80084b6:	e59f      	b.n	8007ff8 <_dtoa_r+0x498>
 80084b8:	46b8      	mov	r8, r7
 80084ba:	9c03      	ldr	r4, [sp, #12]
 80084bc:	4625      	mov	r5, r4
 80084be:	e7f4      	b.n	80084aa <_dtoa_r+0x94a>
 80084c0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80084c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	f000 8102 	beq.w	80086d0 <_dtoa_r+0xb70>
 80084cc:	2e00      	cmp	r6, #0
 80084ce:	dd05      	ble.n	80084dc <_dtoa_r+0x97c>
 80084d0:	4629      	mov	r1, r5
 80084d2:	4632      	mov	r2, r6
 80084d4:	4648      	mov	r0, r9
 80084d6:	f000 fc1f 	bl	8008d18 <__lshift>
 80084da:	4605      	mov	r5, r0
 80084dc:	9b08      	ldr	r3, [sp, #32]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d05c      	beq.n	800859c <_dtoa_r+0xa3c>
 80084e2:	6869      	ldr	r1, [r5, #4]
 80084e4:	4648      	mov	r0, r9
 80084e6:	f000 fa0d 	bl	8008904 <_Balloc>
 80084ea:	4606      	mov	r6, r0
 80084ec:	b928      	cbnz	r0, 80084fa <_dtoa_r+0x99a>
 80084ee:	4b83      	ldr	r3, [pc, #524]	@ (80086fc <_dtoa_r+0xb9c>)
 80084f0:	4602      	mov	r2, r0
 80084f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80084f6:	f7ff bb4a 	b.w	8007b8e <_dtoa_r+0x2e>
 80084fa:	692a      	ldr	r2, [r5, #16]
 80084fc:	f105 010c 	add.w	r1, r5, #12
 8008500:	300c      	adds	r0, #12
 8008502:	3202      	adds	r2, #2
 8008504:	0092      	lsls	r2, r2, #2
 8008506:	f000 ffad 	bl	8009464 <memcpy>
 800850a:	2201      	movs	r2, #1
 800850c:	4631      	mov	r1, r6
 800850e:	4648      	mov	r0, r9
 8008510:	f000 fc02 	bl	8008d18 <__lshift>
 8008514:	f10a 0301 	add.w	r3, sl, #1
 8008518:	462f      	mov	r7, r5
 800851a:	4605      	mov	r5, r0
 800851c:	9300      	str	r3, [sp, #0]
 800851e:	eb0a 030b 	add.w	r3, sl, fp
 8008522:	9308      	str	r3, [sp, #32]
 8008524:	9b04      	ldr	r3, [sp, #16]
 8008526:	f003 0301 	and.w	r3, r3, #1
 800852a:	9306      	str	r3, [sp, #24]
 800852c:	9b00      	ldr	r3, [sp, #0]
 800852e:	4621      	mov	r1, r4
 8008530:	9802      	ldr	r0, [sp, #8]
 8008532:	f103 3bff 	add.w	fp, r3, #4294967295
 8008536:	f7ff fa84 	bl	8007a42 <quorem>
 800853a:	4603      	mov	r3, r0
 800853c:	4639      	mov	r1, r7
 800853e:	9003      	str	r0, [sp, #12]
 8008540:	3330      	adds	r3, #48	@ 0x30
 8008542:	9802      	ldr	r0, [sp, #8]
 8008544:	9309      	str	r3, [sp, #36]	@ 0x24
 8008546:	f000 fc53 	bl	8008df0 <__mcmp>
 800854a:	462a      	mov	r2, r5
 800854c:	9004      	str	r0, [sp, #16]
 800854e:	4621      	mov	r1, r4
 8008550:	4648      	mov	r0, r9
 8008552:	f000 fc69 	bl	8008e28 <__mdiff>
 8008556:	68c2      	ldr	r2, [r0, #12]
 8008558:	4606      	mov	r6, r0
 800855a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800855c:	bb02      	cbnz	r2, 80085a0 <_dtoa_r+0xa40>
 800855e:	4601      	mov	r1, r0
 8008560:	9802      	ldr	r0, [sp, #8]
 8008562:	f000 fc45 	bl	8008df0 <__mcmp>
 8008566:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008568:	4602      	mov	r2, r0
 800856a:	4631      	mov	r1, r6
 800856c:	4648      	mov	r0, r9
 800856e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008570:	9309      	str	r3, [sp, #36]	@ 0x24
 8008572:	f000 fa07 	bl	8008984 <_Bfree>
 8008576:	9b07      	ldr	r3, [sp, #28]
 8008578:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800857a:	9e00      	ldr	r6, [sp, #0]
 800857c:	ea42 0103 	orr.w	r1, r2, r3
 8008580:	9b06      	ldr	r3, [sp, #24]
 8008582:	4319      	orrs	r1, r3
 8008584:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008586:	d10d      	bne.n	80085a4 <_dtoa_r+0xa44>
 8008588:	2b39      	cmp	r3, #57	@ 0x39
 800858a:	d027      	beq.n	80085dc <_dtoa_r+0xa7c>
 800858c:	9a04      	ldr	r2, [sp, #16]
 800858e:	2a00      	cmp	r2, #0
 8008590:	dd01      	ble.n	8008596 <_dtoa_r+0xa36>
 8008592:	9b03      	ldr	r3, [sp, #12]
 8008594:	3331      	adds	r3, #49	@ 0x31
 8008596:	f88b 3000 	strb.w	r3, [fp]
 800859a:	e52e      	b.n	8007ffa <_dtoa_r+0x49a>
 800859c:	4628      	mov	r0, r5
 800859e:	e7b9      	b.n	8008514 <_dtoa_r+0x9b4>
 80085a0:	2201      	movs	r2, #1
 80085a2:	e7e2      	b.n	800856a <_dtoa_r+0xa0a>
 80085a4:	9904      	ldr	r1, [sp, #16]
 80085a6:	2900      	cmp	r1, #0
 80085a8:	db04      	blt.n	80085b4 <_dtoa_r+0xa54>
 80085aa:	9807      	ldr	r0, [sp, #28]
 80085ac:	4301      	orrs	r1, r0
 80085ae:	9806      	ldr	r0, [sp, #24]
 80085b0:	4301      	orrs	r1, r0
 80085b2:	d120      	bne.n	80085f6 <_dtoa_r+0xa96>
 80085b4:	2a00      	cmp	r2, #0
 80085b6:	ddee      	ble.n	8008596 <_dtoa_r+0xa36>
 80085b8:	2201      	movs	r2, #1
 80085ba:	9902      	ldr	r1, [sp, #8]
 80085bc:	4648      	mov	r0, r9
 80085be:	9300      	str	r3, [sp, #0]
 80085c0:	f000 fbaa 	bl	8008d18 <__lshift>
 80085c4:	4621      	mov	r1, r4
 80085c6:	9002      	str	r0, [sp, #8]
 80085c8:	f000 fc12 	bl	8008df0 <__mcmp>
 80085cc:	2800      	cmp	r0, #0
 80085ce:	9b00      	ldr	r3, [sp, #0]
 80085d0:	dc02      	bgt.n	80085d8 <_dtoa_r+0xa78>
 80085d2:	d1e0      	bne.n	8008596 <_dtoa_r+0xa36>
 80085d4:	07da      	lsls	r2, r3, #31
 80085d6:	d5de      	bpl.n	8008596 <_dtoa_r+0xa36>
 80085d8:	2b39      	cmp	r3, #57	@ 0x39
 80085da:	d1da      	bne.n	8008592 <_dtoa_r+0xa32>
 80085dc:	2339      	movs	r3, #57	@ 0x39
 80085de:	f88b 3000 	strb.w	r3, [fp]
 80085e2:	4633      	mov	r3, r6
 80085e4:	461e      	mov	r6, r3
 80085e6:	3b01      	subs	r3, #1
 80085e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80085ec:	2a39      	cmp	r2, #57	@ 0x39
 80085ee:	d04f      	beq.n	8008690 <_dtoa_r+0xb30>
 80085f0:	3201      	adds	r2, #1
 80085f2:	701a      	strb	r2, [r3, #0]
 80085f4:	e501      	b.n	8007ffa <_dtoa_r+0x49a>
 80085f6:	2a00      	cmp	r2, #0
 80085f8:	dd03      	ble.n	8008602 <_dtoa_r+0xaa2>
 80085fa:	2b39      	cmp	r3, #57	@ 0x39
 80085fc:	d0ee      	beq.n	80085dc <_dtoa_r+0xa7c>
 80085fe:	3301      	adds	r3, #1
 8008600:	e7c9      	b.n	8008596 <_dtoa_r+0xa36>
 8008602:	9a00      	ldr	r2, [sp, #0]
 8008604:	9908      	ldr	r1, [sp, #32]
 8008606:	f802 3c01 	strb.w	r3, [r2, #-1]
 800860a:	428a      	cmp	r2, r1
 800860c:	d029      	beq.n	8008662 <_dtoa_r+0xb02>
 800860e:	2300      	movs	r3, #0
 8008610:	220a      	movs	r2, #10
 8008612:	9902      	ldr	r1, [sp, #8]
 8008614:	4648      	mov	r0, r9
 8008616:	f000 f9d7 	bl	80089c8 <__multadd>
 800861a:	42af      	cmp	r7, r5
 800861c:	9002      	str	r0, [sp, #8]
 800861e:	f04f 0300 	mov.w	r3, #0
 8008622:	f04f 020a 	mov.w	r2, #10
 8008626:	4639      	mov	r1, r7
 8008628:	4648      	mov	r0, r9
 800862a:	d107      	bne.n	800863c <_dtoa_r+0xadc>
 800862c:	f000 f9cc 	bl	80089c8 <__multadd>
 8008630:	4607      	mov	r7, r0
 8008632:	4605      	mov	r5, r0
 8008634:	9b00      	ldr	r3, [sp, #0]
 8008636:	3301      	adds	r3, #1
 8008638:	9300      	str	r3, [sp, #0]
 800863a:	e777      	b.n	800852c <_dtoa_r+0x9cc>
 800863c:	f000 f9c4 	bl	80089c8 <__multadd>
 8008640:	4629      	mov	r1, r5
 8008642:	4607      	mov	r7, r0
 8008644:	2300      	movs	r3, #0
 8008646:	220a      	movs	r2, #10
 8008648:	4648      	mov	r0, r9
 800864a:	f000 f9bd 	bl	80089c8 <__multadd>
 800864e:	4605      	mov	r5, r0
 8008650:	e7f0      	b.n	8008634 <_dtoa_r+0xad4>
 8008652:	f1bb 0f00 	cmp.w	fp, #0
 8008656:	f04f 0700 	mov.w	r7, #0
 800865a:	bfcc      	ite	gt
 800865c:	465e      	movgt	r6, fp
 800865e:	2601      	movle	r6, #1
 8008660:	4456      	add	r6, sl
 8008662:	2201      	movs	r2, #1
 8008664:	9902      	ldr	r1, [sp, #8]
 8008666:	4648      	mov	r0, r9
 8008668:	9300      	str	r3, [sp, #0]
 800866a:	f000 fb55 	bl	8008d18 <__lshift>
 800866e:	4621      	mov	r1, r4
 8008670:	9002      	str	r0, [sp, #8]
 8008672:	f000 fbbd 	bl	8008df0 <__mcmp>
 8008676:	2800      	cmp	r0, #0
 8008678:	dcb3      	bgt.n	80085e2 <_dtoa_r+0xa82>
 800867a:	d102      	bne.n	8008682 <_dtoa_r+0xb22>
 800867c:	9b00      	ldr	r3, [sp, #0]
 800867e:	07db      	lsls	r3, r3, #31
 8008680:	d4af      	bmi.n	80085e2 <_dtoa_r+0xa82>
 8008682:	4633      	mov	r3, r6
 8008684:	461e      	mov	r6, r3
 8008686:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800868a:	2a30      	cmp	r2, #48	@ 0x30
 800868c:	d0fa      	beq.n	8008684 <_dtoa_r+0xb24>
 800868e:	e4b4      	b.n	8007ffa <_dtoa_r+0x49a>
 8008690:	459a      	cmp	sl, r3
 8008692:	d1a7      	bne.n	80085e4 <_dtoa_r+0xa84>
 8008694:	2331      	movs	r3, #49	@ 0x31
 8008696:	f108 0801 	add.w	r8, r8, #1
 800869a:	f88a 3000 	strb.w	r3, [sl]
 800869e:	e4ac      	b.n	8007ffa <_dtoa_r+0x49a>
 80086a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80086a2:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008700 <_dtoa_r+0xba0>
 80086a6:	b11b      	cbz	r3, 80086b0 <_dtoa_r+0xb50>
 80086a8:	f10a 0308 	add.w	r3, sl, #8
 80086ac:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80086ae:	6013      	str	r3, [r2, #0]
 80086b0:	4650      	mov	r0, sl
 80086b2:	b017      	add	sp, #92	@ 0x5c
 80086b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086b8:	9b07      	ldr	r3, [sp, #28]
 80086ba:	2b01      	cmp	r3, #1
 80086bc:	f77f ae2d 	ble.w	800831a <_dtoa_r+0x7ba>
 80086c0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80086c2:	9308      	str	r3, [sp, #32]
 80086c4:	2001      	movs	r0, #1
 80086c6:	e64c      	b.n	8008362 <_dtoa_r+0x802>
 80086c8:	f1bb 0f00 	cmp.w	fp, #0
 80086cc:	f77f aed8 	ble.w	8008480 <_dtoa_r+0x920>
 80086d0:	4656      	mov	r6, sl
 80086d2:	4621      	mov	r1, r4
 80086d4:	9802      	ldr	r0, [sp, #8]
 80086d6:	f7ff f9b4 	bl	8007a42 <quorem>
 80086da:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80086de:	f806 3b01 	strb.w	r3, [r6], #1
 80086e2:	eba6 020a 	sub.w	r2, r6, sl
 80086e6:	4593      	cmp	fp, r2
 80086e8:	ddb3      	ble.n	8008652 <_dtoa_r+0xaf2>
 80086ea:	2300      	movs	r3, #0
 80086ec:	220a      	movs	r2, #10
 80086ee:	9902      	ldr	r1, [sp, #8]
 80086f0:	4648      	mov	r0, r9
 80086f2:	f000 f969 	bl	80089c8 <__multadd>
 80086f6:	9002      	str	r0, [sp, #8]
 80086f8:	e7eb      	b.n	80086d2 <_dtoa_r+0xb72>
 80086fa:	bf00      	nop
 80086fc:	08009e70 	.word	0x08009e70
 8008700:	08009df4 	.word	0x08009df4

08008704 <_free_r>:
 8008704:	b538      	push	{r3, r4, r5, lr}
 8008706:	4605      	mov	r5, r0
 8008708:	2900      	cmp	r1, #0
 800870a:	d041      	beq.n	8008790 <_free_r+0x8c>
 800870c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008710:	1f0c      	subs	r4, r1, #4
 8008712:	2b00      	cmp	r3, #0
 8008714:	bfb8      	it	lt
 8008716:	18e4      	addlt	r4, r4, r3
 8008718:	f000 f8e8 	bl	80088ec <__malloc_lock>
 800871c:	4a1d      	ldr	r2, [pc, #116]	@ (8008794 <_free_r+0x90>)
 800871e:	6813      	ldr	r3, [r2, #0]
 8008720:	b933      	cbnz	r3, 8008730 <_free_r+0x2c>
 8008722:	6063      	str	r3, [r4, #4]
 8008724:	6014      	str	r4, [r2, #0]
 8008726:	4628      	mov	r0, r5
 8008728:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800872c:	f000 b8e4 	b.w	80088f8 <__malloc_unlock>
 8008730:	42a3      	cmp	r3, r4
 8008732:	d908      	bls.n	8008746 <_free_r+0x42>
 8008734:	6820      	ldr	r0, [r4, #0]
 8008736:	1821      	adds	r1, r4, r0
 8008738:	428b      	cmp	r3, r1
 800873a:	bf01      	itttt	eq
 800873c:	6819      	ldreq	r1, [r3, #0]
 800873e:	685b      	ldreq	r3, [r3, #4]
 8008740:	1809      	addeq	r1, r1, r0
 8008742:	6021      	streq	r1, [r4, #0]
 8008744:	e7ed      	b.n	8008722 <_free_r+0x1e>
 8008746:	461a      	mov	r2, r3
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	b10b      	cbz	r3, 8008750 <_free_r+0x4c>
 800874c:	42a3      	cmp	r3, r4
 800874e:	d9fa      	bls.n	8008746 <_free_r+0x42>
 8008750:	6811      	ldr	r1, [r2, #0]
 8008752:	1850      	adds	r0, r2, r1
 8008754:	42a0      	cmp	r0, r4
 8008756:	d10b      	bne.n	8008770 <_free_r+0x6c>
 8008758:	6820      	ldr	r0, [r4, #0]
 800875a:	4401      	add	r1, r0
 800875c:	1850      	adds	r0, r2, r1
 800875e:	6011      	str	r1, [r2, #0]
 8008760:	4283      	cmp	r3, r0
 8008762:	d1e0      	bne.n	8008726 <_free_r+0x22>
 8008764:	6818      	ldr	r0, [r3, #0]
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	4408      	add	r0, r1
 800876a:	6053      	str	r3, [r2, #4]
 800876c:	6010      	str	r0, [r2, #0]
 800876e:	e7da      	b.n	8008726 <_free_r+0x22>
 8008770:	d902      	bls.n	8008778 <_free_r+0x74>
 8008772:	230c      	movs	r3, #12
 8008774:	602b      	str	r3, [r5, #0]
 8008776:	e7d6      	b.n	8008726 <_free_r+0x22>
 8008778:	6820      	ldr	r0, [r4, #0]
 800877a:	1821      	adds	r1, r4, r0
 800877c:	428b      	cmp	r3, r1
 800877e:	bf02      	ittt	eq
 8008780:	6819      	ldreq	r1, [r3, #0]
 8008782:	685b      	ldreq	r3, [r3, #4]
 8008784:	1809      	addeq	r1, r1, r0
 8008786:	6063      	str	r3, [r4, #4]
 8008788:	bf08      	it	eq
 800878a:	6021      	streq	r1, [r4, #0]
 800878c:	6054      	str	r4, [r2, #4]
 800878e:	e7ca      	b.n	8008726 <_free_r+0x22>
 8008790:	bd38      	pop	{r3, r4, r5, pc}
 8008792:	bf00      	nop
 8008794:	20000568 	.word	0x20000568

08008798 <malloc>:
 8008798:	4b02      	ldr	r3, [pc, #8]	@ (80087a4 <malloc+0xc>)
 800879a:	4601      	mov	r1, r0
 800879c:	6818      	ldr	r0, [r3, #0]
 800879e:	f000 b825 	b.w	80087ec <_malloc_r>
 80087a2:	bf00      	nop
 80087a4:	20000018 	.word	0x20000018

080087a8 <sbrk_aligned>:
 80087a8:	b570      	push	{r4, r5, r6, lr}
 80087aa:	4e0f      	ldr	r6, [pc, #60]	@ (80087e8 <sbrk_aligned+0x40>)
 80087ac:	460c      	mov	r4, r1
 80087ae:	4605      	mov	r5, r0
 80087b0:	6831      	ldr	r1, [r6, #0]
 80087b2:	b911      	cbnz	r1, 80087ba <sbrk_aligned+0x12>
 80087b4:	f000 fe46 	bl	8009444 <_sbrk_r>
 80087b8:	6030      	str	r0, [r6, #0]
 80087ba:	4621      	mov	r1, r4
 80087bc:	4628      	mov	r0, r5
 80087be:	f000 fe41 	bl	8009444 <_sbrk_r>
 80087c2:	1c43      	adds	r3, r0, #1
 80087c4:	d103      	bne.n	80087ce <sbrk_aligned+0x26>
 80087c6:	f04f 34ff 	mov.w	r4, #4294967295
 80087ca:	4620      	mov	r0, r4
 80087cc:	bd70      	pop	{r4, r5, r6, pc}
 80087ce:	1cc4      	adds	r4, r0, #3
 80087d0:	f024 0403 	bic.w	r4, r4, #3
 80087d4:	42a0      	cmp	r0, r4
 80087d6:	d0f8      	beq.n	80087ca <sbrk_aligned+0x22>
 80087d8:	1a21      	subs	r1, r4, r0
 80087da:	4628      	mov	r0, r5
 80087dc:	f000 fe32 	bl	8009444 <_sbrk_r>
 80087e0:	3001      	adds	r0, #1
 80087e2:	d1f2      	bne.n	80087ca <sbrk_aligned+0x22>
 80087e4:	e7ef      	b.n	80087c6 <sbrk_aligned+0x1e>
 80087e6:	bf00      	nop
 80087e8:	20000564 	.word	0x20000564

080087ec <_malloc_r>:
 80087ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087f0:	1ccd      	adds	r5, r1, #3
 80087f2:	4606      	mov	r6, r0
 80087f4:	f025 0503 	bic.w	r5, r5, #3
 80087f8:	3508      	adds	r5, #8
 80087fa:	2d0c      	cmp	r5, #12
 80087fc:	bf38      	it	cc
 80087fe:	250c      	movcc	r5, #12
 8008800:	2d00      	cmp	r5, #0
 8008802:	db01      	blt.n	8008808 <_malloc_r+0x1c>
 8008804:	42a9      	cmp	r1, r5
 8008806:	d904      	bls.n	8008812 <_malloc_r+0x26>
 8008808:	230c      	movs	r3, #12
 800880a:	6033      	str	r3, [r6, #0]
 800880c:	2000      	movs	r0, #0
 800880e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008812:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80088e8 <_malloc_r+0xfc>
 8008816:	f000 f869 	bl	80088ec <__malloc_lock>
 800881a:	f8d8 3000 	ldr.w	r3, [r8]
 800881e:	461c      	mov	r4, r3
 8008820:	bb44      	cbnz	r4, 8008874 <_malloc_r+0x88>
 8008822:	4629      	mov	r1, r5
 8008824:	4630      	mov	r0, r6
 8008826:	f7ff ffbf 	bl	80087a8 <sbrk_aligned>
 800882a:	1c43      	adds	r3, r0, #1
 800882c:	4604      	mov	r4, r0
 800882e:	d158      	bne.n	80088e2 <_malloc_r+0xf6>
 8008830:	f8d8 4000 	ldr.w	r4, [r8]
 8008834:	4627      	mov	r7, r4
 8008836:	2f00      	cmp	r7, #0
 8008838:	d143      	bne.n	80088c2 <_malloc_r+0xd6>
 800883a:	2c00      	cmp	r4, #0
 800883c:	d04b      	beq.n	80088d6 <_malloc_r+0xea>
 800883e:	6823      	ldr	r3, [r4, #0]
 8008840:	4639      	mov	r1, r7
 8008842:	4630      	mov	r0, r6
 8008844:	eb04 0903 	add.w	r9, r4, r3
 8008848:	f000 fdfc 	bl	8009444 <_sbrk_r>
 800884c:	4581      	cmp	r9, r0
 800884e:	d142      	bne.n	80088d6 <_malloc_r+0xea>
 8008850:	6821      	ldr	r1, [r4, #0]
 8008852:	4630      	mov	r0, r6
 8008854:	1a6d      	subs	r5, r5, r1
 8008856:	4629      	mov	r1, r5
 8008858:	f7ff ffa6 	bl	80087a8 <sbrk_aligned>
 800885c:	3001      	adds	r0, #1
 800885e:	d03a      	beq.n	80088d6 <_malloc_r+0xea>
 8008860:	6823      	ldr	r3, [r4, #0]
 8008862:	442b      	add	r3, r5
 8008864:	6023      	str	r3, [r4, #0]
 8008866:	f8d8 3000 	ldr.w	r3, [r8]
 800886a:	685a      	ldr	r2, [r3, #4]
 800886c:	bb62      	cbnz	r2, 80088c8 <_malloc_r+0xdc>
 800886e:	f8c8 7000 	str.w	r7, [r8]
 8008872:	e00f      	b.n	8008894 <_malloc_r+0xa8>
 8008874:	6822      	ldr	r2, [r4, #0]
 8008876:	1b52      	subs	r2, r2, r5
 8008878:	d420      	bmi.n	80088bc <_malloc_r+0xd0>
 800887a:	2a0b      	cmp	r2, #11
 800887c:	d917      	bls.n	80088ae <_malloc_r+0xc2>
 800887e:	1961      	adds	r1, r4, r5
 8008880:	42a3      	cmp	r3, r4
 8008882:	6025      	str	r5, [r4, #0]
 8008884:	bf18      	it	ne
 8008886:	6059      	strne	r1, [r3, #4]
 8008888:	6863      	ldr	r3, [r4, #4]
 800888a:	bf08      	it	eq
 800888c:	f8c8 1000 	streq.w	r1, [r8]
 8008890:	5162      	str	r2, [r4, r5]
 8008892:	604b      	str	r3, [r1, #4]
 8008894:	4630      	mov	r0, r6
 8008896:	f000 f82f 	bl	80088f8 <__malloc_unlock>
 800889a:	f104 000b 	add.w	r0, r4, #11
 800889e:	1d23      	adds	r3, r4, #4
 80088a0:	f020 0007 	bic.w	r0, r0, #7
 80088a4:	1ac2      	subs	r2, r0, r3
 80088a6:	bf1c      	itt	ne
 80088a8:	1a1b      	subne	r3, r3, r0
 80088aa:	50a3      	strne	r3, [r4, r2]
 80088ac:	e7af      	b.n	800880e <_malloc_r+0x22>
 80088ae:	6862      	ldr	r2, [r4, #4]
 80088b0:	42a3      	cmp	r3, r4
 80088b2:	bf0c      	ite	eq
 80088b4:	f8c8 2000 	streq.w	r2, [r8]
 80088b8:	605a      	strne	r2, [r3, #4]
 80088ba:	e7eb      	b.n	8008894 <_malloc_r+0xa8>
 80088bc:	4623      	mov	r3, r4
 80088be:	6864      	ldr	r4, [r4, #4]
 80088c0:	e7ae      	b.n	8008820 <_malloc_r+0x34>
 80088c2:	463c      	mov	r4, r7
 80088c4:	687f      	ldr	r7, [r7, #4]
 80088c6:	e7b6      	b.n	8008836 <_malloc_r+0x4a>
 80088c8:	461a      	mov	r2, r3
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	42a3      	cmp	r3, r4
 80088ce:	d1fb      	bne.n	80088c8 <_malloc_r+0xdc>
 80088d0:	2300      	movs	r3, #0
 80088d2:	6053      	str	r3, [r2, #4]
 80088d4:	e7de      	b.n	8008894 <_malloc_r+0xa8>
 80088d6:	230c      	movs	r3, #12
 80088d8:	4630      	mov	r0, r6
 80088da:	6033      	str	r3, [r6, #0]
 80088dc:	f000 f80c 	bl	80088f8 <__malloc_unlock>
 80088e0:	e794      	b.n	800880c <_malloc_r+0x20>
 80088e2:	6005      	str	r5, [r0, #0]
 80088e4:	e7d6      	b.n	8008894 <_malloc_r+0xa8>
 80088e6:	bf00      	nop
 80088e8:	20000568 	.word	0x20000568

080088ec <__malloc_lock>:
 80088ec:	4801      	ldr	r0, [pc, #4]	@ (80088f4 <__malloc_lock+0x8>)
 80088ee:	f7ff b898 	b.w	8007a22 <__retarget_lock_acquire_recursive>
 80088f2:	bf00      	nop
 80088f4:	20000560 	.word	0x20000560

080088f8 <__malloc_unlock>:
 80088f8:	4801      	ldr	r0, [pc, #4]	@ (8008900 <__malloc_unlock+0x8>)
 80088fa:	f7ff b893 	b.w	8007a24 <__retarget_lock_release_recursive>
 80088fe:	bf00      	nop
 8008900:	20000560 	.word	0x20000560

08008904 <_Balloc>:
 8008904:	b570      	push	{r4, r5, r6, lr}
 8008906:	69c6      	ldr	r6, [r0, #28]
 8008908:	4604      	mov	r4, r0
 800890a:	460d      	mov	r5, r1
 800890c:	b976      	cbnz	r6, 800892c <_Balloc+0x28>
 800890e:	2010      	movs	r0, #16
 8008910:	f7ff ff42 	bl	8008798 <malloc>
 8008914:	4602      	mov	r2, r0
 8008916:	61e0      	str	r0, [r4, #28]
 8008918:	b920      	cbnz	r0, 8008924 <_Balloc+0x20>
 800891a:	4b18      	ldr	r3, [pc, #96]	@ (800897c <_Balloc+0x78>)
 800891c:	216b      	movs	r1, #107	@ 0x6b
 800891e:	4818      	ldr	r0, [pc, #96]	@ (8008980 <_Balloc+0x7c>)
 8008920:	f000 fdae 	bl	8009480 <__assert_func>
 8008924:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008928:	6006      	str	r6, [r0, #0]
 800892a:	60c6      	str	r6, [r0, #12]
 800892c:	69e6      	ldr	r6, [r4, #28]
 800892e:	68f3      	ldr	r3, [r6, #12]
 8008930:	b183      	cbz	r3, 8008954 <_Balloc+0x50>
 8008932:	69e3      	ldr	r3, [r4, #28]
 8008934:	68db      	ldr	r3, [r3, #12]
 8008936:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800893a:	b9b8      	cbnz	r0, 800896c <_Balloc+0x68>
 800893c:	2101      	movs	r1, #1
 800893e:	4620      	mov	r0, r4
 8008940:	fa01 f605 	lsl.w	r6, r1, r5
 8008944:	1d72      	adds	r2, r6, #5
 8008946:	0092      	lsls	r2, r2, #2
 8008948:	f000 fdb8 	bl	80094bc <_calloc_r>
 800894c:	b160      	cbz	r0, 8008968 <_Balloc+0x64>
 800894e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008952:	e00e      	b.n	8008972 <_Balloc+0x6e>
 8008954:	2221      	movs	r2, #33	@ 0x21
 8008956:	2104      	movs	r1, #4
 8008958:	4620      	mov	r0, r4
 800895a:	f000 fdaf 	bl	80094bc <_calloc_r>
 800895e:	69e3      	ldr	r3, [r4, #28]
 8008960:	60f0      	str	r0, [r6, #12]
 8008962:	68db      	ldr	r3, [r3, #12]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d1e4      	bne.n	8008932 <_Balloc+0x2e>
 8008968:	2000      	movs	r0, #0
 800896a:	bd70      	pop	{r4, r5, r6, pc}
 800896c:	6802      	ldr	r2, [r0, #0]
 800896e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008972:	2300      	movs	r3, #0
 8008974:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008978:	e7f7      	b.n	800896a <_Balloc+0x66>
 800897a:	bf00      	nop
 800897c:	08009e01 	.word	0x08009e01
 8008980:	08009e81 	.word	0x08009e81

08008984 <_Bfree>:
 8008984:	b570      	push	{r4, r5, r6, lr}
 8008986:	69c6      	ldr	r6, [r0, #28]
 8008988:	4605      	mov	r5, r0
 800898a:	460c      	mov	r4, r1
 800898c:	b976      	cbnz	r6, 80089ac <_Bfree+0x28>
 800898e:	2010      	movs	r0, #16
 8008990:	f7ff ff02 	bl	8008798 <malloc>
 8008994:	4602      	mov	r2, r0
 8008996:	61e8      	str	r0, [r5, #28]
 8008998:	b920      	cbnz	r0, 80089a4 <_Bfree+0x20>
 800899a:	4b09      	ldr	r3, [pc, #36]	@ (80089c0 <_Bfree+0x3c>)
 800899c:	218f      	movs	r1, #143	@ 0x8f
 800899e:	4809      	ldr	r0, [pc, #36]	@ (80089c4 <_Bfree+0x40>)
 80089a0:	f000 fd6e 	bl	8009480 <__assert_func>
 80089a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089a8:	6006      	str	r6, [r0, #0]
 80089aa:	60c6      	str	r6, [r0, #12]
 80089ac:	b13c      	cbz	r4, 80089be <_Bfree+0x3a>
 80089ae:	69eb      	ldr	r3, [r5, #28]
 80089b0:	6862      	ldr	r2, [r4, #4]
 80089b2:	68db      	ldr	r3, [r3, #12]
 80089b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80089b8:	6021      	str	r1, [r4, #0]
 80089ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80089be:	bd70      	pop	{r4, r5, r6, pc}
 80089c0:	08009e01 	.word	0x08009e01
 80089c4:	08009e81 	.word	0x08009e81

080089c8 <__multadd>:
 80089c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089cc:	f101 0c14 	add.w	ip, r1, #20
 80089d0:	4607      	mov	r7, r0
 80089d2:	460c      	mov	r4, r1
 80089d4:	461e      	mov	r6, r3
 80089d6:	690d      	ldr	r5, [r1, #16]
 80089d8:	2000      	movs	r0, #0
 80089da:	f8dc 3000 	ldr.w	r3, [ip]
 80089de:	3001      	adds	r0, #1
 80089e0:	b299      	uxth	r1, r3
 80089e2:	4285      	cmp	r5, r0
 80089e4:	fb02 6101 	mla	r1, r2, r1, r6
 80089e8:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80089ec:	ea4f 4311 	mov.w	r3, r1, lsr #16
 80089f0:	b289      	uxth	r1, r1
 80089f2:	fb02 3306 	mla	r3, r2, r6, r3
 80089f6:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80089fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80089fe:	f84c 1b04 	str.w	r1, [ip], #4
 8008a02:	dcea      	bgt.n	80089da <__multadd+0x12>
 8008a04:	b30e      	cbz	r6, 8008a4a <__multadd+0x82>
 8008a06:	68a3      	ldr	r3, [r4, #8]
 8008a08:	42ab      	cmp	r3, r5
 8008a0a:	dc19      	bgt.n	8008a40 <__multadd+0x78>
 8008a0c:	6861      	ldr	r1, [r4, #4]
 8008a0e:	4638      	mov	r0, r7
 8008a10:	3101      	adds	r1, #1
 8008a12:	f7ff ff77 	bl	8008904 <_Balloc>
 8008a16:	4680      	mov	r8, r0
 8008a18:	b928      	cbnz	r0, 8008a26 <__multadd+0x5e>
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8008a50 <__multadd+0x88>)
 8008a1e:	21ba      	movs	r1, #186	@ 0xba
 8008a20:	480c      	ldr	r0, [pc, #48]	@ (8008a54 <__multadd+0x8c>)
 8008a22:	f000 fd2d 	bl	8009480 <__assert_func>
 8008a26:	6922      	ldr	r2, [r4, #16]
 8008a28:	f104 010c 	add.w	r1, r4, #12
 8008a2c:	300c      	adds	r0, #12
 8008a2e:	3202      	adds	r2, #2
 8008a30:	0092      	lsls	r2, r2, #2
 8008a32:	f000 fd17 	bl	8009464 <memcpy>
 8008a36:	4621      	mov	r1, r4
 8008a38:	4644      	mov	r4, r8
 8008a3a:	4638      	mov	r0, r7
 8008a3c:	f7ff ffa2 	bl	8008984 <_Bfree>
 8008a40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008a44:	3501      	adds	r5, #1
 8008a46:	615e      	str	r6, [r3, #20]
 8008a48:	6125      	str	r5, [r4, #16]
 8008a4a:	4620      	mov	r0, r4
 8008a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a50:	08009e70 	.word	0x08009e70
 8008a54:	08009e81 	.word	0x08009e81

08008a58 <__hi0bits>:
 8008a58:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	bf36      	itet	cc
 8008a60:	0403      	lslcc	r3, r0, #16
 8008a62:	2000      	movcs	r0, #0
 8008a64:	2010      	movcc	r0, #16
 8008a66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008a6a:	bf3c      	itt	cc
 8008a6c:	021b      	lslcc	r3, r3, #8
 8008a6e:	3008      	addcc	r0, #8
 8008a70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a74:	bf3c      	itt	cc
 8008a76:	011b      	lslcc	r3, r3, #4
 8008a78:	3004      	addcc	r0, #4
 8008a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a7e:	bf3c      	itt	cc
 8008a80:	009b      	lslcc	r3, r3, #2
 8008a82:	3002      	addcc	r0, #2
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	db05      	blt.n	8008a94 <__hi0bits+0x3c>
 8008a88:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008a8c:	f100 0001 	add.w	r0, r0, #1
 8008a90:	bf08      	it	eq
 8008a92:	2020      	moveq	r0, #32
 8008a94:	4770      	bx	lr

08008a96 <__lo0bits>:
 8008a96:	6803      	ldr	r3, [r0, #0]
 8008a98:	4602      	mov	r2, r0
 8008a9a:	f013 0007 	ands.w	r0, r3, #7
 8008a9e:	d00b      	beq.n	8008ab8 <__lo0bits+0x22>
 8008aa0:	07d9      	lsls	r1, r3, #31
 8008aa2:	d421      	bmi.n	8008ae8 <__lo0bits+0x52>
 8008aa4:	0798      	lsls	r0, r3, #30
 8008aa6:	bf47      	ittee	mi
 8008aa8:	085b      	lsrmi	r3, r3, #1
 8008aaa:	2001      	movmi	r0, #1
 8008aac:	089b      	lsrpl	r3, r3, #2
 8008aae:	2002      	movpl	r0, #2
 8008ab0:	bf4c      	ite	mi
 8008ab2:	6013      	strmi	r3, [r2, #0]
 8008ab4:	6013      	strpl	r3, [r2, #0]
 8008ab6:	4770      	bx	lr
 8008ab8:	b299      	uxth	r1, r3
 8008aba:	b909      	cbnz	r1, 8008ac0 <__lo0bits+0x2a>
 8008abc:	0c1b      	lsrs	r3, r3, #16
 8008abe:	2010      	movs	r0, #16
 8008ac0:	b2d9      	uxtb	r1, r3
 8008ac2:	b909      	cbnz	r1, 8008ac8 <__lo0bits+0x32>
 8008ac4:	3008      	adds	r0, #8
 8008ac6:	0a1b      	lsrs	r3, r3, #8
 8008ac8:	0719      	lsls	r1, r3, #28
 8008aca:	bf04      	itt	eq
 8008acc:	091b      	lsreq	r3, r3, #4
 8008ace:	3004      	addeq	r0, #4
 8008ad0:	0799      	lsls	r1, r3, #30
 8008ad2:	bf04      	itt	eq
 8008ad4:	089b      	lsreq	r3, r3, #2
 8008ad6:	3002      	addeq	r0, #2
 8008ad8:	07d9      	lsls	r1, r3, #31
 8008ada:	d403      	bmi.n	8008ae4 <__lo0bits+0x4e>
 8008adc:	085b      	lsrs	r3, r3, #1
 8008ade:	f100 0001 	add.w	r0, r0, #1
 8008ae2:	d003      	beq.n	8008aec <__lo0bits+0x56>
 8008ae4:	6013      	str	r3, [r2, #0]
 8008ae6:	4770      	bx	lr
 8008ae8:	2000      	movs	r0, #0
 8008aea:	4770      	bx	lr
 8008aec:	2020      	movs	r0, #32
 8008aee:	4770      	bx	lr

08008af0 <__i2b>:
 8008af0:	b510      	push	{r4, lr}
 8008af2:	460c      	mov	r4, r1
 8008af4:	2101      	movs	r1, #1
 8008af6:	f7ff ff05 	bl	8008904 <_Balloc>
 8008afa:	4602      	mov	r2, r0
 8008afc:	b928      	cbnz	r0, 8008b0a <__i2b+0x1a>
 8008afe:	4b05      	ldr	r3, [pc, #20]	@ (8008b14 <__i2b+0x24>)
 8008b00:	f240 1145 	movw	r1, #325	@ 0x145
 8008b04:	4804      	ldr	r0, [pc, #16]	@ (8008b18 <__i2b+0x28>)
 8008b06:	f000 fcbb 	bl	8009480 <__assert_func>
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	6144      	str	r4, [r0, #20]
 8008b0e:	6103      	str	r3, [r0, #16]
 8008b10:	bd10      	pop	{r4, pc}
 8008b12:	bf00      	nop
 8008b14:	08009e70 	.word	0x08009e70
 8008b18:	08009e81 	.word	0x08009e81

08008b1c <__multiply>:
 8008b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b20:	4617      	mov	r7, r2
 8008b22:	690a      	ldr	r2, [r1, #16]
 8008b24:	4689      	mov	r9, r1
 8008b26:	b085      	sub	sp, #20
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	bfa2      	ittt	ge
 8008b2e:	463b      	movge	r3, r7
 8008b30:	460f      	movge	r7, r1
 8008b32:	4699      	movge	r9, r3
 8008b34:	693d      	ldr	r5, [r7, #16]
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008b3c:	6879      	ldr	r1, [r7, #4]
 8008b3e:	eb05 060a 	add.w	r6, r5, sl
 8008b42:	42b3      	cmp	r3, r6
 8008b44:	bfb8      	it	lt
 8008b46:	3101      	addlt	r1, #1
 8008b48:	f7ff fedc 	bl	8008904 <_Balloc>
 8008b4c:	b930      	cbnz	r0, 8008b5c <__multiply+0x40>
 8008b4e:	4602      	mov	r2, r0
 8008b50:	4b42      	ldr	r3, [pc, #264]	@ (8008c5c <__multiply+0x140>)
 8008b52:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008b56:	4842      	ldr	r0, [pc, #264]	@ (8008c60 <__multiply+0x144>)
 8008b58:	f000 fc92 	bl	8009480 <__assert_func>
 8008b5c:	f100 0414 	add.w	r4, r0, #20
 8008b60:	2200      	movs	r2, #0
 8008b62:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008b66:	4623      	mov	r3, r4
 8008b68:	4573      	cmp	r3, lr
 8008b6a:	d320      	bcc.n	8008bae <__multiply+0x92>
 8008b6c:	f107 0814 	add.w	r8, r7, #20
 8008b70:	f109 0114 	add.w	r1, r9, #20
 8008b74:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008b78:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008b7c:	9302      	str	r3, [sp, #8]
 8008b7e:	1beb      	subs	r3, r5, r7
 8008b80:	3715      	adds	r7, #21
 8008b82:	3b15      	subs	r3, #21
 8008b84:	f023 0303 	bic.w	r3, r3, #3
 8008b88:	3304      	adds	r3, #4
 8008b8a:	42bd      	cmp	r5, r7
 8008b8c:	bf38      	it	cc
 8008b8e:	2304      	movcc	r3, #4
 8008b90:	9301      	str	r3, [sp, #4]
 8008b92:	9b02      	ldr	r3, [sp, #8]
 8008b94:	9103      	str	r1, [sp, #12]
 8008b96:	428b      	cmp	r3, r1
 8008b98:	d80c      	bhi.n	8008bb4 <__multiply+0x98>
 8008b9a:	2e00      	cmp	r6, #0
 8008b9c:	dd03      	ble.n	8008ba6 <__multiply+0x8a>
 8008b9e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d057      	beq.n	8008c56 <__multiply+0x13a>
 8008ba6:	6106      	str	r6, [r0, #16]
 8008ba8:	b005      	add	sp, #20
 8008baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bae:	f843 2b04 	str.w	r2, [r3], #4
 8008bb2:	e7d9      	b.n	8008b68 <__multiply+0x4c>
 8008bb4:	f8b1 a000 	ldrh.w	sl, [r1]
 8008bb8:	f1ba 0f00 	cmp.w	sl, #0
 8008bbc:	d021      	beq.n	8008c02 <__multiply+0xe6>
 8008bbe:	46c4      	mov	ip, r8
 8008bc0:	46a1      	mov	r9, r4
 8008bc2:	2700      	movs	r7, #0
 8008bc4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008bc8:	f8d9 3000 	ldr.w	r3, [r9]
 8008bcc:	fa1f fb82 	uxth.w	fp, r2
 8008bd0:	4565      	cmp	r5, ip
 8008bd2:	b29b      	uxth	r3, r3
 8008bd4:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8008bd8:	fb0a 330b 	mla	r3, sl, fp, r3
 8008bdc:	443b      	add	r3, r7
 8008bde:	f8d9 7000 	ldr.w	r7, [r9]
 8008be2:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8008be6:	fb0a 7202 	mla	r2, sl, r2, r7
 8008bea:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008bee:	b29b      	uxth	r3, r3
 8008bf0:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008bf4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bf8:	f849 3b04 	str.w	r3, [r9], #4
 8008bfc:	d8e2      	bhi.n	8008bc4 <__multiply+0xa8>
 8008bfe:	9b01      	ldr	r3, [sp, #4]
 8008c00:	50e7      	str	r7, [r4, r3]
 8008c02:	9b03      	ldr	r3, [sp, #12]
 8008c04:	3104      	adds	r1, #4
 8008c06:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008c0a:	f1b9 0f00 	cmp.w	r9, #0
 8008c0e:	d020      	beq.n	8008c52 <__multiply+0x136>
 8008c10:	6823      	ldr	r3, [r4, #0]
 8008c12:	4647      	mov	r7, r8
 8008c14:	46a4      	mov	ip, r4
 8008c16:	f04f 0a00 	mov.w	sl, #0
 8008c1a:	f8b7 b000 	ldrh.w	fp, [r7]
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008c24:	fb09 220b 	mla	r2, r9, fp, r2
 8008c28:	4452      	add	r2, sl
 8008c2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c2e:	f84c 3b04 	str.w	r3, [ip], #4
 8008c32:	f857 3b04 	ldr.w	r3, [r7], #4
 8008c36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c3a:	f8bc 3000 	ldrh.w	r3, [ip]
 8008c3e:	42bd      	cmp	r5, r7
 8008c40:	fb09 330a 	mla	r3, r9, sl, r3
 8008c44:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008c48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c4c:	d8e5      	bhi.n	8008c1a <__multiply+0xfe>
 8008c4e:	9a01      	ldr	r2, [sp, #4]
 8008c50:	50a3      	str	r3, [r4, r2]
 8008c52:	3404      	adds	r4, #4
 8008c54:	e79d      	b.n	8008b92 <__multiply+0x76>
 8008c56:	3e01      	subs	r6, #1
 8008c58:	e79f      	b.n	8008b9a <__multiply+0x7e>
 8008c5a:	bf00      	nop
 8008c5c:	08009e70 	.word	0x08009e70
 8008c60:	08009e81 	.word	0x08009e81

08008c64 <__pow5mult>:
 8008c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c68:	4615      	mov	r5, r2
 8008c6a:	f012 0203 	ands.w	r2, r2, #3
 8008c6e:	4607      	mov	r7, r0
 8008c70:	460e      	mov	r6, r1
 8008c72:	d007      	beq.n	8008c84 <__pow5mult+0x20>
 8008c74:	3a01      	subs	r2, #1
 8008c76:	4c25      	ldr	r4, [pc, #148]	@ (8008d0c <__pow5mult+0xa8>)
 8008c78:	2300      	movs	r3, #0
 8008c7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008c7e:	f7ff fea3 	bl	80089c8 <__multadd>
 8008c82:	4606      	mov	r6, r0
 8008c84:	10ad      	asrs	r5, r5, #2
 8008c86:	d03d      	beq.n	8008d04 <__pow5mult+0xa0>
 8008c88:	69fc      	ldr	r4, [r7, #28]
 8008c8a:	b97c      	cbnz	r4, 8008cac <__pow5mult+0x48>
 8008c8c:	2010      	movs	r0, #16
 8008c8e:	f7ff fd83 	bl	8008798 <malloc>
 8008c92:	4602      	mov	r2, r0
 8008c94:	61f8      	str	r0, [r7, #28]
 8008c96:	b928      	cbnz	r0, 8008ca4 <__pow5mult+0x40>
 8008c98:	4b1d      	ldr	r3, [pc, #116]	@ (8008d10 <__pow5mult+0xac>)
 8008c9a:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008c9e:	481d      	ldr	r0, [pc, #116]	@ (8008d14 <__pow5mult+0xb0>)
 8008ca0:	f000 fbee 	bl	8009480 <__assert_func>
 8008ca4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008ca8:	6004      	str	r4, [r0, #0]
 8008caa:	60c4      	str	r4, [r0, #12]
 8008cac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008cb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008cb4:	b94c      	cbnz	r4, 8008cca <__pow5mult+0x66>
 8008cb6:	f240 2171 	movw	r1, #625	@ 0x271
 8008cba:	4638      	mov	r0, r7
 8008cbc:	f7ff ff18 	bl	8008af0 <__i2b>
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	4604      	mov	r4, r0
 8008cc4:	f8c8 0008 	str.w	r0, [r8, #8]
 8008cc8:	6003      	str	r3, [r0, #0]
 8008cca:	f04f 0900 	mov.w	r9, #0
 8008cce:	07eb      	lsls	r3, r5, #31
 8008cd0:	d50a      	bpl.n	8008ce8 <__pow5mult+0x84>
 8008cd2:	4631      	mov	r1, r6
 8008cd4:	4622      	mov	r2, r4
 8008cd6:	4638      	mov	r0, r7
 8008cd8:	f7ff ff20 	bl	8008b1c <__multiply>
 8008cdc:	4680      	mov	r8, r0
 8008cde:	4631      	mov	r1, r6
 8008ce0:	4638      	mov	r0, r7
 8008ce2:	4646      	mov	r6, r8
 8008ce4:	f7ff fe4e 	bl	8008984 <_Bfree>
 8008ce8:	106d      	asrs	r5, r5, #1
 8008cea:	d00b      	beq.n	8008d04 <__pow5mult+0xa0>
 8008cec:	6820      	ldr	r0, [r4, #0]
 8008cee:	b938      	cbnz	r0, 8008d00 <__pow5mult+0x9c>
 8008cf0:	4622      	mov	r2, r4
 8008cf2:	4621      	mov	r1, r4
 8008cf4:	4638      	mov	r0, r7
 8008cf6:	f7ff ff11 	bl	8008b1c <__multiply>
 8008cfa:	6020      	str	r0, [r4, #0]
 8008cfc:	f8c0 9000 	str.w	r9, [r0]
 8008d00:	4604      	mov	r4, r0
 8008d02:	e7e4      	b.n	8008cce <__pow5mult+0x6a>
 8008d04:	4630      	mov	r0, r6
 8008d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d0a:	bf00      	nop
 8008d0c:	08009f34 	.word	0x08009f34
 8008d10:	08009e01 	.word	0x08009e01
 8008d14:	08009e81 	.word	0x08009e81

08008d18 <__lshift>:
 8008d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d1c:	460c      	mov	r4, r1
 8008d1e:	4607      	mov	r7, r0
 8008d20:	4691      	mov	r9, r2
 8008d22:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008d26:	6923      	ldr	r3, [r4, #16]
 8008d28:	6849      	ldr	r1, [r1, #4]
 8008d2a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008d2e:	68a3      	ldr	r3, [r4, #8]
 8008d30:	f108 0601 	add.w	r6, r8, #1
 8008d34:	42b3      	cmp	r3, r6
 8008d36:	db0b      	blt.n	8008d50 <__lshift+0x38>
 8008d38:	4638      	mov	r0, r7
 8008d3a:	f7ff fde3 	bl	8008904 <_Balloc>
 8008d3e:	4605      	mov	r5, r0
 8008d40:	b948      	cbnz	r0, 8008d56 <__lshift+0x3e>
 8008d42:	4602      	mov	r2, r0
 8008d44:	4b28      	ldr	r3, [pc, #160]	@ (8008de8 <__lshift+0xd0>)
 8008d46:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008d4a:	4828      	ldr	r0, [pc, #160]	@ (8008dec <__lshift+0xd4>)
 8008d4c:	f000 fb98 	bl	8009480 <__assert_func>
 8008d50:	3101      	adds	r1, #1
 8008d52:	005b      	lsls	r3, r3, #1
 8008d54:	e7ee      	b.n	8008d34 <__lshift+0x1c>
 8008d56:	2300      	movs	r3, #0
 8008d58:	f100 0114 	add.w	r1, r0, #20
 8008d5c:	f100 0210 	add.w	r2, r0, #16
 8008d60:	4618      	mov	r0, r3
 8008d62:	4553      	cmp	r3, sl
 8008d64:	db33      	blt.n	8008dce <__lshift+0xb6>
 8008d66:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008d6a:	f104 0314 	add.w	r3, r4, #20
 8008d6e:	6920      	ldr	r0, [r4, #16]
 8008d70:	f019 091f 	ands.w	r9, r9, #31
 8008d74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008d78:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008d7c:	d02b      	beq.n	8008dd6 <__lshift+0xbe>
 8008d7e:	f1c9 0e20 	rsb	lr, r9, #32
 8008d82:	468a      	mov	sl, r1
 8008d84:	2200      	movs	r2, #0
 8008d86:	6818      	ldr	r0, [r3, #0]
 8008d88:	fa00 f009 	lsl.w	r0, r0, r9
 8008d8c:	4310      	orrs	r0, r2
 8008d8e:	f84a 0b04 	str.w	r0, [sl], #4
 8008d92:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d96:	459c      	cmp	ip, r3
 8008d98:	fa22 f20e 	lsr.w	r2, r2, lr
 8008d9c:	d8f3      	bhi.n	8008d86 <__lshift+0x6e>
 8008d9e:	ebac 0304 	sub.w	r3, ip, r4
 8008da2:	f104 0015 	add.w	r0, r4, #21
 8008da6:	3b15      	subs	r3, #21
 8008da8:	f023 0303 	bic.w	r3, r3, #3
 8008dac:	3304      	adds	r3, #4
 8008dae:	4560      	cmp	r0, ip
 8008db0:	bf88      	it	hi
 8008db2:	2304      	movhi	r3, #4
 8008db4:	50ca      	str	r2, [r1, r3]
 8008db6:	b10a      	cbz	r2, 8008dbc <__lshift+0xa4>
 8008db8:	f108 0602 	add.w	r6, r8, #2
 8008dbc:	3e01      	subs	r6, #1
 8008dbe:	4638      	mov	r0, r7
 8008dc0:	4621      	mov	r1, r4
 8008dc2:	612e      	str	r6, [r5, #16]
 8008dc4:	f7ff fdde 	bl	8008984 <_Bfree>
 8008dc8:	4628      	mov	r0, r5
 8008dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dce:	3301      	adds	r3, #1
 8008dd0:	f842 0f04 	str.w	r0, [r2, #4]!
 8008dd4:	e7c5      	b.n	8008d62 <__lshift+0x4a>
 8008dd6:	3904      	subs	r1, #4
 8008dd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ddc:	459c      	cmp	ip, r3
 8008dde:	f841 2f04 	str.w	r2, [r1, #4]!
 8008de2:	d8f9      	bhi.n	8008dd8 <__lshift+0xc0>
 8008de4:	e7ea      	b.n	8008dbc <__lshift+0xa4>
 8008de6:	bf00      	nop
 8008de8:	08009e70 	.word	0x08009e70
 8008dec:	08009e81 	.word	0x08009e81

08008df0 <__mcmp>:
 8008df0:	4603      	mov	r3, r0
 8008df2:	690a      	ldr	r2, [r1, #16]
 8008df4:	6900      	ldr	r0, [r0, #16]
 8008df6:	1a80      	subs	r0, r0, r2
 8008df8:	b530      	push	{r4, r5, lr}
 8008dfa:	d10e      	bne.n	8008e1a <__mcmp+0x2a>
 8008dfc:	3314      	adds	r3, #20
 8008dfe:	3114      	adds	r1, #20
 8008e00:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008e04:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008e08:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008e0c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008e10:	4295      	cmp	r5, r2
 8008e12:	d003      	beq.n	8008e1c <__mcmp+0x2c>
 8008e14:	d205      	bcs.n	8008e22 <__mcmp+0x32>
 8008e16:	f04f 30ff 	mov.w	r0, #4294967295
 8008e1a:	bd30      	pop	{r4, r5, pc}
 8008e1c:	42a3      	cmp	r3, r4
 8008e1e:	d3f3      	bcc.n	8008e08 <__mcmp+0x18>
 8008e20:	e7fb      	b.n	8008e1a <__mcmp+0x2a>
 8008e22:	2001      	movs	r0, #1
 8008e24:	e7f9      	b.n	8008e1a <__mcmp+0x2a>
	...

08008e28 <__mdiff>:
 8008e28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e2c:	4689      	mov	r9, r1
 8008e2e:	4606      	mov	r6, r0
 8008e30:	4611      	mov	r1, r2
 8008e32:	4614      	mov	r4, r2
 8008e34:	4648      	mov	r0, r9
 8008e36:	f7ff ffdb 	bl	8008df0 <__mcmp>
 8008e3a:	1e05      	subs	r5, r0, #0
 8008e3c:	d112      	bne.n	8008e64 <__mdiff+0x3c>
 8008e3e:	4629      	mov	r1, r5
 8008e40:	4630      	mov	r0, r6
 8008e42:	f7ff fd5f 	bl	8008904 <_Balloc>
 8008e46:	4602      	mov	r2, r0
 8008e48:	b928      	cbnz	r0, 8008e56 <__mdiff+0x2e>
 8008e4a:	4b41      	ldr	r3, [pc, #260]	@ (8008f50 <__mdiff+0x128>)
 8008e4c:	f240 2137 	movw	r1, #567	@ 0x237
 8008e50:	4840      	ldr	r0, [pc, #256]	@ (8008f54 <__mdiff+0x12c>)
 8008e52:	f000 fb15 	bl	8009480 <__assert_func>
 8008e56:	2301      	movs	r3, #1
 8008e58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008e5c:	4610      	mov	r0, r2
 8008e5e:	b003      	add	sp, #12
 8008e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e64:	bfbc      	itt	lt
 8008e66:	464b      	movlt	r3, r9
 8008e68:	46a1      	movlt	r9, r4
 8008e6a:	4630      	mov	r0, r6
 8008e6c:	bfb8      	it	lt
 8008e6e:	2501      	movlt	r5, #1
 8008e70:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008e74:	bfb4      	ite	lt
 8008e76:	461c      	movlt	r4, r3
 8008e78:	2500      	movge	r5, #0
 8008e7a:	f7ff fd43 	bl	8008904 <_Balloc>
 8008e7e:	4602      	mov	r2, r0
 8008e80:	b918      	cbnz	r0, 8008e8a <__mdiff+0x62>
 8008e82:	4b33      	ldr	r3, [pc, #204]	@ (8008f50 <__mdiff+0x128>)
 8008e84:	f240 2145 	movw	r1, #581	@ 0x245
 8008e88:	e7e2      	b.n	8008e50 <__mdiff+0x28>
 8008e8a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008e8e:	f104 0e14 	add.w	lr, r4, #20
 8008e92:	6926      	ldr	r6, [r4, #16]
 8008e94:	f100 0b14 	add.w	fp, r0, #20
 8008e98:	60c5      	str	r5, [r0, #12]
 8008e9a:	f109 0514 	add.w	r5, r9, #20
 8008e9e:	f109 0310 	add.w	r3, r9, #16
 8008ea2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008ea6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008eaa:	46d9      	mov	r9, fp
 8008eac:	f04f 0c00 	mov.w	ip, #0
 8008eb0:	9301      	str	r3, [sp, #4]
 8008eb2:	9b01      	ldr	r3, [sp, #4]
 8008eb4:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008eb8:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008ebc:	4576      	cmp	r6, lr
 8008ebe:	9301      	str	r3, [sp, #4]
 8008ec0:	fa1f f38a 	uxth.w	r3, sl
 8008ec4:	4619      	mov	r1, r3
 8008ec6:	b283      	uxth	r3, r0
 8008ec8:	ea4f 4010 	mov.w	r0, r0, lsr #16
 8008ecc:	eba1 0303 	sub.w	r3, r1, r3
 8008ed0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008ed4:	4463      	add	r3, ip
 8008ed6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008ee0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008ee4:	f849 3b04 	str.w	r3, [r9], #4
 8008ee8:	d8e3      	bhi.n	8008eb2 <__mdiff+0x8a>
 8008eea:	1b33      	subs	r3, r6, r4
 8008eec:	3415      	adds	r4, #21
 8008eee:	3b15      	subs	r3, #21
 8008ef0:	f023 0303 	bic.w	r3, r3, #3
 8008ef4:	3304      	adds	r3, #4
 8008ef6:	42a6      	cmp	r6, r4
 8008ef8:	bf38      	it	cc
 8008efa:	2304      	movcc	r3, #4
 8008efc:	441d      	add	r5, r3
 8008efe:	445b      	add	r3, fp
 8008f00:	462c      	mov	r4, r5
 8008f02:	461e      	mov	r6, r3
 8008f04:	4544      	cmp	r4, r8
 8008f06:	d30e      	bcc.n	8008f26 <__mdiff+0xfe>
 8008f08:	f108 0103 	add.w	r1, r8, #3
 8008f0c:	1b49      	subs	r1, r1, r5
 8008f0e:	3d03      	subs	r5, #3
 8008f10:	f021 0103 	bic.w	r1, r1, #3
 8008f14:	45a8      	cmp	r8, r5
 8008f16:	bf38      	it	cc
 8008f18:	2100      	movcc	r1, #0
 8008f1a:	440b      	add	r3, r1
 8008f1c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008f20:	b199      	cbz	r1, 8008f4a <__mdiff+0x122>
 8008f22:	6117      	str	r7, [r2, #16]
 8008f24:	e79a      	b.n	8008e5c <__mdiff+0x34>
 8008f26:	f854 1b04 	ldr.w	r1, [r4], #4
 8008f2a:	46e6      	mov	lr, ip
 8008f2c:	fa1f fc81 	uxth.w	ip, r1
 8008f30:	0c08      	lsrs	r0, r1, #16
 8008f32:	4471      	add	r1, lr
 8008f34:	44f4      	add	ip, lr
 8008f36:	b289      	uxth	r1, r1
 8008f38:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008f3c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008f40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008f44:	f846 1b04 	str.w	r1, [r6], #4
 8008f48:	e7dc      	b.n	8008f04 <__mdiff+0xdc>
 8008f4a:	3f01      	subs	r7, #1
 8008f4c:	e7e6      	b.n	8008f1c <__mdiff+0xf4>
 8008f4e:	bf00      	nop
 8008f50:	08009e70 	.word	0x08009e70
 8008f54:	08009e81 	.word	0x08009e81

08008f58 <__d2b>:
 8008f58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008f5c:	460f      	mov	r7, r1
 8008f5e:	2101      	movs	r1, #1
 8008f60:	4616      	mov	r6, r2
 8008f62:	ec59 8b10 	vmov	r8, r9, d0
 8008f66:	f7ff fccd 	bl	8008904 <_Balloc>
 8008f6a:	4604      	mov	r4, r0
 8008f6c:	b930      	cbnz	r0, 8008f7c <__d2b+0x24>
 8008f6e:	4602      	mov	r2, r0
 8008f70:	4b23      	ldr	r3, [pc, #140]	@ (8009000 <__d2b+0xa8>)
 8008f72:	f240 310f 	movw	r1, #783	@ 0x30f
 8008f76:	4823      	ldr	r0, [pc, #140]	@ (8009004 <__d2b+0xac>)
 8008f78:	f000 fa82 	bl	8009480 <__assert_func>
 8008f7c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008f80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008f84:	b10d      	cbz	r5, 8008f8a <__d2b+0x32>
 8008f86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008f8a:	9301      	str	r3, [sp, #4]
 8008f8c:	f1b8 0300 	subs.w	r3, r8, #0
 8008f90:	d023      	beq.n	8008fda <__d2b+0x82>
 8008f92:	4668      	mov	r0, sp
 8008f94:	9300      	str	r3, [sp, #0]
 8008f96:	f7ff fd7e 	bl	8008a96 <__lo0bits>
 8008f9a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008f9e:	b1d0      	cbz	r0, 8008fd6 <__d2b+0x7e>
 8008fa0:	f1c0 0320 	rsb	r3, r0, #32
 8008fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8008fa8:	40c2      	lsrs	r2, r0
 8008faa:	430b      	orrs	r3, r1
 8008fac:	9201      	str	r2, [sp, #4]
 8008fae:	6163      	str	r3, [r4, #20]
 8008fb0:	9b01      	ldr	r3, [sp, #4]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	61a3      	str	r3, [r4, #24]
 8008fb6:	bf0c      	ite	eq
 8008fb8:	2201      	moveq	r2, #1
 8008fba:	2202      	movne	r2, #2
 8008fbc:	6122      	str	r2, [r4, #16]
 8008fbe:	b1a5      	cbz	r5, 8008fea <__d2b+0x92>
 8008fc0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008fc4:	4405      	add	r5, r0
 8008fc6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008fca:	603d      	str	r5, [r7, #0]
 8008fcc:	6030      	str	r0, [r6, #0]
 8008fce:	4620      	mov	r0, r4
 8008fd0:	b003      	add	sp, #12
 8008fd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008fd6:	6161      	str	r1, [r4, #20]
 8008fd8:	e7ea      	b.n	8008fb0 <__d2b+0x58>
 8008fda:	a801      	add	r0, sp, #4
 8008fdc:	f7ff fd5b 	bl	8008a96 <__lo0bits>
 8008fe0:	9b01      	ldr	r3, [sp, #4]
 8008fe2:	3020      	adds	r0, #32
 8008fe4:	2201      	movs	r2, #1
 8008fe6:	6163      	str	r3, [r4, #20]
 8008fe8:	e7e8      	b.n	8008fbc <__d2b+0x64>
 8008fea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008fee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008ff2:	6038      	str	r0, [r7, #0]
 8008ff4:	6918      	ldr	r0, [r3, #16]
 8008ff6:	f7ff fd2f 	bl	8008a58 <__hi0bits>
 8008ffa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008ffe:	e7e5      	b.n	8008fcc <__d2b+0x74>
 8009000:	08009e70 	.word	0x08009e70
 8009004:	08009e81 	.word	0x08009e81

08009008 <__ssputs_r>:
 8009008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800900c:	461f      	mov	r7, r3
 800900e:	688e      	ldr	r6, [r1, #8]
 8009010:	4682      	mov	sl, r0
 8009012:	460c      	mov	r4, r1
 8009014:	42be      	cmp	r6, r7
 8009016:	4690      	mov	r8, r2
 8009018:	680b      	ldr	r3, [r1, #0]
 800901a:	d82d      	bhi.n	8009078 <__ssputs_r+0x70>
 800901c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009020:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009024:	d026      	beq.n	8009074 <__ssputs_r+0x6c>
 8009026:	6965      	ldr	r5, [r4, #20]
 8009028:	6909      	ldr	r1, [r1, #16]
 800902a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800902e:	eba3 0901 	sub.w	r9, r3, r1
 8009032:	1c7b      	adds	r3, r7, #1
 8009034:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009038:	444b      	add	r3, r9
 800903a:	106d      	asrs	r5, r5, #1
 800903c:	429d      	cmp	r5, r3
 800903e:	bf38      	it	cc
 8009040:	461d      	movcc	r5, r3
 8009042:	0553      	lsls	r3, r2, #21
 8009044:	d527      	bpl.n	8009096 <__ssputs_r+0x8e>
 8009046:	4629      	mov	r1, r5
 8009048:	f7ff fbd0 	bl	80087ec <_malloc_r>
 800904c:	4606      	mov	r6, r0
 800904e:	b360      	cbz	r0, 80090aa <__ssputs_r+0xa2>
 8009050:	464a      	mov	r2, r9
 8009052:	6921      	ldr	r1, [r4, #16]
 8009054:	f000 fa06 	bl	8009464 <memcpy>
 8009058:	89a3      	ldrh	r3, [r4, #12]
 800905a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800905e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009062:	81a3      	strh	r3, [r4, #12]
 8009064:	6126      	str	r6, [r4, #16]
 8009066:	444e      	add	r6, r9
 8009068:	6165      	str	r5, [r4, #20]
 800906a:	eba5 0509 	sub.w	r5, r5, r9
 800906e:	6026      	str	r6, [r4, #0]
 8009070:	463e      	mov	r6, r7
 8009072:	60a5      	str	r5, [r4, #8]
 8009074:	42be      	cmp	r6, r7
 8009076:	d900      	bls.n	800907a <__ssputs_r+0x72>
 8009078:	463e      	mov	r6, r7
 800907a:	4632      	mov	r2, r6
 800907c:	4641      	mov	r1, r8
 800907e:	6820      	ldr	r0, [r4, #0]
 8009080:	f000 f9c6 	bl	8009410 <memmove>
 8009084:	68a3      	ldr	r3, [r4, #8]
 8009086:	2000      	movs	r0, #0
 8009088:	1b9b      	subs	r3, r3, r6
 800908a:	60a3      	str	r3, [r4, #8]
 800908c:	6823      	ldr	r3, [r4, #0]
 800908e:	4433      	add	r3, r6
 8009090:	6023      	str	r3, [r4, #0]
 8009092:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009096:	462a      	mov	r2, r5
 8009098:	f000 fa36 	bl	8009508 <_realloc_r>
 800909c:	4606      	mov	r6, r0
 800909e:	2800      	cmp	r0, #0
 80090a0:	d1e0      	bne.n	8009064 <__ssputs_r+0x5c>
 80090a2:	6921      	ldr	r1, [r4, #16]
 80090a4:	4650      	mov	r0, sl
 80090a6:	f7ff fb2d 	bl	8008704 <_free_r>
 80090aa:	230c      	movs	r3, #12
 80090ac:	f04f 30ff 	mov.w	r0, #4294967295
 80090b0:	f8ca 3000 	str.w	r3, [sl]
 80090b4:	89a3      	ldrh	r3, [r4, #12]
 80090b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090ba:	81a3      	strh	r3, [r4, #12]
 80090bc:	e7e9      	b.n	8009092 <__ssputs_r+0x8a>
	...

080090c0 <_svfiprintf_r>:
 80090c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090c4:	4698      	mov	r8, r3
 80090c6:	898b      	ldrh	r3, [r1, #12]
 80090c8:	b09d      	sub	sp, #116	@ 0x74
 80090ca:	4607      	mov	r7, r0
 80090cc:	061b      	lsls	r3, r3, #24
 80090ce:	460d      	mov	r5, r1
 80090d0:	4614      	mov	r4, r2
 80090d2:	d510      	bpl.n	80090f6 <_svfiprintf_r+0x36>
 80090d4:	690b      	ldr	r3, [r1, #16]
 80090d6:	b973      	cbnz	r3, 80090f6 <_svfiprintf_r+0x36>
 80090d8:	2140      	movs	r1, #64	@ 0x40
 80090da:	f7ff fb87 	bl	80087ec <_malloc_r>
 80090de:	6028      	str	r0, [r5, #0]
 80090e0:	6128      	str	r0, [r5, #16]
 80090e2:	b930      	cbnz	r0, 80090f2 <_svfiprintf_r+0x32>
 80090e4:	230c      	movs	r3, #12
 80090e6:	603b      	str	r3, [r7, #0]
 80090e8:	f04f 30ff 	mov.w	r0, #4294967295
 80090ec:	b01d      	add	sp, #116	@ 0x74
 80090ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090f2:	2340      	movs	r3, #64	@ 0x40
 80090f4:	616b      	str	r3, [r5, #20]
 80090f6:	2300      	movs	r3, #0
 80090f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80090fc:	f04f 0901 	mov.w	r9, #1
 8009100:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 80092a4 <_svfiprintf_r+0x1e4>
 8009104:	9309      	str	r3, [sp, #36]	@ 0x24
 8009106:	2320      	movs	r3, #32
 8009108:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800910c:	2330      	movs	r3, #48	@ 0x30
 800910e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009112:	4623      	mov	r3, r4
 8009114:	469a      	mov	sl, r3
 8009116:	f813 2b01 	ldrb.w	r2, [r3], #1
 800911a:	b10a      	cbz	r2, 8009120 <_svfiprintf_r+0x60>
 800911c:	2a25      	cmp	r2, #37	@ 0x25
 800911e:	d1f9      	bne.n	8009114 <_svfiprintf_r+0x54>
 8009120:	ebba 0b04 	subs.w	fp, sl, r4
 8009124:	d00b      	beq.n	800913e <_svfiprintf_r+0x7e>
 8009126:	465b      	mov	r3, fp
 8009128:	4622      	mov	r2, r4
 800912a:	4629      	mov	r1, r5
 800912c:	4638      	mov	r0, r7
 800912e:	f7ff ff6b 	bl	8009008 <__ssputs_r>
 8009132:	3001      	adds	r0, #1
 8009134:	f000 80a7 	beq.w	8009286 <_svfiprintf_r+0x1c6>
 8009138:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800913a:	445a      	add	r2, fp
 800913c:	9209      	str	r2, [sp, #36]	@ 0x24
 800913e:	f89a 3000 	ldrb.w	r3, [sl]
 8009142:	2b00      	cmp	r3, #0
 8009144:	f000 809f 	beq.w	8009286 <_svfiprintf_r+0x1c6>
 8009148:	2300      	movs	r3, #0
 800914a:	f04f 32ff 	mov.w	r2, #4294967295
 800914e:	f10a 0a01 	add.w	sl, sl, #1
 8009152:	9304      	str	r3, [sp, #16]
 8009154:	9307      	str	r3, [sp, #28]
 8009156:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800915a:	931a      	str	r3, [sp, #104]	@ 0x68
 800915c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009160:	4654      	mov	r4, sl
 8009162:	2205      	movs	r2, #5
 8009164:	484f      	ldr	r0, [pc, #316]	@ (80092a4 <_svfiprintf_r+0x1e4>)
 8009166:	f814 1b01 	ldrb.w	r1, [r4], #1
 800916a:	f7fe fc5c 	bl	8007a26 <memchr>
 800916e:	9a04      	ldr	r2, [sp, #16]
 8009170:	b9d8      	cbnz	r0, 80091aa <_svfiprintf_r+0xea>
 8009172:	06d0      	lsls	r0, r2, #27
 8009174:	bf44      	itt	mi
 8009176:	2320      	movmi	r3, #32
 8009178:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800917c:	0711      	lsls	r1, r2, #28
 800917e:	bf44      	itt	mi
 8009180:	232b      	movmi	r3, #43	@ 0x2b
 8009182:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009186:	f89a 3000 	ldrb.w	r3, [sl]
 800918a:	2b2a      	cmp	r3, #42	@ 0x2a
 800918c:	d015      	beq.n	80091ba <_svfiprintf_r+0xfa>
 800918e:	9a07      	ldr	r2, [sp, #28]
 8009190:	4654      	mov	r4, sl
 8009192:	2000      	movs	r0, #0
 8009194:	f04f 0c0a 	mov.w	ip, #10
 8009198:	4621      	mov	r1, r4
 800919a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800919e:	3b30      	subs	r3, #48	@ 0x30
 80091a0:	2b09      	cmp	r3, #9
 80091a2:	d94b      	bls.n	800923c <_svfiprintf_r+0x17c>
 80091a4:	b1b0      	cbz	r0, 80091d4 <_svfiprintf_r+0x114>
 80091a6:	9207      	str	r2, [sp, #28]
 80091a8:	e014      	b.n	80091d4 <_svfiprintf_r+0x114>
 80091aa:	eba0 0308 	sub.w	r3, r0, r8
 80091ae:	46a2      	mov	sl, r4
 80091b0:	fa09 f303 	lsl.w	r3, r9, r3
 80091b4:	4313      	orrs	r3, r2
 80091b6:	9304      	str	r3, [sp, #16]
 80091b8:	e7d2      	b.n	8009160 <_svfiprintf_r+0xa0>
 80091ba:	9b03      	ldr	r3, [sp, #12]
 80091bc:	1d19      	adds	r1, r3, #4
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	9103      	str	r1, [sp, #12]
 80091c4:	bfbb      	ittet	lt
 80091c6:	425b      	neglt	r3, r3
 80091c8:	f042 0202 	orrlt.w	r2, r2, #2
 80091cc:	9307      	strge	r3, [sp, #28]
 80091ce:	9307      	strlt	r3, [sp, #28]
 80091d0:	bfb8      	it	lt
 80091d2:	9204      	strlt	r2, [sp, #16]
 80091d4:	7823      	ldrb	r3, [r4, #0]
 80091d6:	2b2e      	cmp	r3, #46	@ 0x2e
 80091d8:	d10a      	bne.n	80091f0 <_svfiprintf_r+0x130>
 80091da:	7863      	ldrb	r3, [r4, #1]
 80091dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80091de:	d132      	bne.n	8009246 <_svfiprintf_r+0x186>
 80091e0:	9b03      	ldr	r3, [sp, #12]
 80091e2:	3402      	adds	r4, #2
 80091e4:	1d1a      	adds	r2, r3, #4
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091ec:	9203      	str	r2, [sp, #12]
 80091ee:	9305      	str	r3, [sp, #20]
 80091f0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80092b4 <_svfiprintf_r+0x1f4>
 80091f4:	2203      	movs	r2, #3
 80091f6:	7821      	ldrb	r1, [r4, #0]
 80091f8:	4650      	mov	r0, sl
 80091fa:	f7fe fc14 	bl	8007a26 <memchr>
 80091fe:	b138      	cbz	r0, 8009210 <_svfiprintf_r+0x150>
 8009200:	eba0 000a 	sub.w	r0, r0, sl
 8009204:	2240      	movs	r2, #64	@ 0x40
 8009206:	9b04      	ldr	r3, [sp, #16]
 8009208:	3401      	adds	r4, #1
 800920a:	4082      	lsls	r2, r0
 800920c:	4313      	orrs	r3, r2
 800920e:	9304      	str	r3, [sp, #16]
 8009210:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009214:	2206      	movs	r2, #6
 8009216:	4824      	ldr	r0, [pc, #144]	@ (80092a8 <_svfiprintf_r+0x1e8>)
 8009218:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800921c:	f7fe fc03 	bl	8007a26 <memchr>
 8009220:	2800      	cmp	r0, #0
 8009222:	d036      	beq.n	8009292 <_svfiprintf_r+0x1d2>
 8009224:	4b21      	ldr	r3, [pc, #132]	@ (80092ac <_svfiprintf_r+0x1ec>)
 8009226:	bb1b      	cbnz	r3, 8009270 <_svfiprintf_r+0x1b0>
 8009228:	9b03      	ldr	r3, [sp, #12]
 800922a:	3307      	adds	r3, #7
 800922c:	f023 0307 	bic.w	r3, r3, #7
 8009230:	3308      	adds	r3, #8
 8009232:	9303      	str	r3, [sp, #12]
 8009234:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009236:	4433      	add	r3, r6
 8009238:	9309      	str	r3, [sp, #36]	@ 0x24
 800923a:	e76a      	b.n	8009112 <_svfiprintf_r+0x52>
 800923c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009240:	460c      	mov	r4, r1
 8009242:	2001      	movs	r0, #1
 8009244:	e7a8      	b.n	8009198 <_svfiprintf_r+0xd8>
 8009246:	2300      	movs	r3, #0
 8009248:	3401      	adds	r4, #1
 800924a:	f04f 0c0a 	mov.w	ip, #10
 800924e:	4619      	mov	r1, r3
 8009250:	9305      	str	r3, [sp, #20]
 8009252:	4620      	mov	r0, r4
 8009254:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009258:	3a30      	subs	r2, #48	@ 0x30
 800925a:	2a09      	cmp	r2, #9
 800925c:	d903      	bls.n	8009266 <_svfiprintf_r+0x1a6>
 800925e:	2b00      	cmp	r3, #0
 8009260:	d0c6      	beq.n	80091f0 <_svfiprintf_r+0x130>
 8009262:	9105      	str	r1, [sp, #20]
 8009264:	e7c4      	b.n	80091f0 <_svfiprintf_r+0x130>
 8009266:	fb0c 2101 	mla	r1, ip, r1, r2
 800926a:	4604      	mov	r4, r0
 800926c:	2301      	movs	r3, #1
 800926e:	e7f0      	b.n	8009252 <_svfiprintf_r+0x192>
 8009270:	ab03      	add	r3, sp, #12
 8009272:	462a      	mov	r2, r5
 8009274:	a904      	add	r1, sp, #16
 8009276:	4638      	mov	r0, r7
 8009278:	9300      	str	r3, [sp, #0]
 800927a:	4b0d      	ldr	r3, [pc, #52]	@ (80092b0 <_svfiprintf_r+0x1f0>)
 800927c:	f7fd fe5e 	bl	8006f3c <_printf_float>
 8009280:	1c42      	adds	r2, r0, #1
 8009282:	4606      	mov	r6, r0
 8009284:	d1d6      	bne.n	8009234 <_svfiprintf_r+0x174>
 8009286:	89ab      	ldrh	r3, [r5, #12]
 8009288:	065b      	lsls	r3, r3, #25
 800928a:	f53f af2d 	bmi.w	80090e8 <_svfiprintf_r+0x28>
 800928e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009290:	e72c      	b.n	80090ec <_svfiprintf_r+0x2c>
 8009292:	ab03      	add	r3, sp, #12
 8009294:	462a      	mov	r2, r5
 8009296:	a904      	add	r1, sp, #16
 8009298:	4638      	mov	r0, r7
 800929a:	9300      	str	r3, [sp, #0]
 800929c:	4b04      	ldr	r3, [pc, #16]	@ (80092b0 <_svfiprintf_r+0x1f0>)
 800929e:	f7fe f8e9 	bl	8007474 <_printf_i>
 80092a2:	e7ed      	b.n	8009280 <_svfiprintf_r+0x1c0>
 80092a4:	08009eda 	.word	0x08009eda
 80092a8:	08009ee4 	.word	0x08009ee4
 80092ac:	08006f3d 	.word	0x08006f3d
 80092b0:	08009009 	.word	0x08009009
 80092b4:	08009ee0 	.word	0x08009ee0

080092b8 <__sflush_r>:
 80092b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80092bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092c0:	0716      	lsls	r6, r2, #28
 80092c2:	4605      	mov	r5, r0
 80092c4:	460c      	mov	r4, r1
 80092c6:	d454      	bmi.n	8009372 <__sflush_r+0xba>
 80092c8:	684b      	ldr	r3, [r1, #4]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	dc02      	bgt.n	80092d4 <__sflush_r+0x1c>
 80092ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	dd48      	ble.n	8009366 <__sflush_r+0xae>
 80092d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80092d6:	2e00      	cmp	r6, #0
 80092d8:	d045      	beq.n	8009366 <__sflush_r+0xae>
 80092da:	2300      	movs	r3, #0
 80092dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80092e0:	682f      	ldr	r7, [r5, #0]
 80092e2:	6a21      	ldr	r1, [r4, #32]
 80092e4:	602b      	str	r3, [r5, #0]
 80092e6:	d030      	beq.n	800934a <__sflush_r+0x92>
 80092e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80092ea:	89a3      	ldrh	r3, [r4, #12]
 80092ec:	0759      	lsls	r1, r3, #29
 80092ee:	d505      	bpl.n	80092fc <__sflush_r+0x44>
 80092f0:	6863      	ldr	r3, [r4, #4]
 80092f2:	1ad2      	subs	r2, r2, r3
 80092f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80092f6:	b10b      	cbz	r3, 80092fc <__sflush_r+0x44>
 80092f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80092fa:	1ad2      	subs	r2, r2, r3
 80092fc:	2300      	movs	r3, #0
 80092fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009300:	6a21      	ldr	r1, [r4, #32]
 8009302:	4628      	mov	r0, r5
 8009304:	47b0      	blx	r6
 8009306:	1c43      	adds	r3, r0, #1
 8009308:	89a3      	ldrh	r3, [r4, #12]
 800930a:	d106      	bne.n	800931a <__sflush_r+0x62>
 800930c:	6829      	ldr	r1, [r5, #0]
 800930e:	291d      	cmp	r1, #29
 8009310:	d82b      	bhi.n	800936a <__sflush_r+0xb2>
 8009312:	4a2a      	ldr	r2, [pc, #168]	@ (80093bc <__sflush_r+0x104>)
 8009314:	40ca      	lsrs	r2, r1
 8009316:	07d6      	lsls	r6, r2, #31
 8009318:	d527      	bpl.n	800936a <__sflush_r+0xb2>
 800931a:	2200      	movs	r2, #0
 800931c:	04d9      	lsls	r1, r3, #19
 800931e:	6062      	str	r2, [r4, #4]
 8009320:	6922      	ldr	r2, [r4, #16]
 8009322:	6022      	str	r2, [r4, #0]
 8009324:	d504      	bpl.n	8009330 <__sflush_r+0x78>
 8009326:	1c42      	adds	r2, r0, #1
 8009328:	d101      	bne.n	800932e <__sflush_r+0x76>
 800932a:	682b      	ldr	r3, [r5, #0]
 800932c:	b903      	cbnz	r3, 8009330 <__sflush_r+0x78>
 800932e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009330:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009332:	602f      	str	r7, [r5, #0]
 8009334:	b1b9      	cbz	r1, 8009366 <__sflush_r+0xae>
 8009336:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800933a:	4299      	cmp	r1, r3
 800933c:	d002      	beq.n	8009344 <__sflush_r+0x8c>
 800933e:	4628      	mov	r0, r5
 8009340:	f7ff f9e0 	bl	8008704 <_free_r>
 8009344:	2300      	movs	r3, #0
 8009346:	6363      	str	r3, [r4, #52]	@ 0x34
 8009348:	e00d      	b.n	8009366 <__sflush_r+0xae>
 800934a:	2301      	movs	r3, #1
 800934c:	4628      	mov	r0, r5
 800934e:	47b0      	blx	r6
 8009350:	4602      	mov	r2, r0
 8009352:	1c50      	adds	r0, r2, #1
 8009354:	d1c9      	bne.n	80092ea <__sflush_r+0x32>
 8009356:	682b      	ldr	r3, [r5, #0]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d0c6      	beq.n	80092ea <__sflush_r+0x32>
 800935c:	2b1d      	cmp	r3, #29
 800935e:	d001      	beq.n	8009364 <__sflush_r+0xac>
 8009360:	2b16      	cmp	r3, #22
 8009362:	d11d      	bne.n	80093a0 <__sflush_r+0xe8>
 8009364:	602f      	str	r7, [r5, #0]
 8009366:	2000      	movs	r0, #0
 8009368:	e021      	b.n	80093ae <__sflush_r+0xf6>
 800936a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800936e:	b21b      	sxth	r3, r3
 8009370:	e01a      	b.n	80093a8 <__sflush_r+0xf0>
 8009372:	690f      	ldr	r7, [r1, #16]
 8009374:	2f00      	cmp	r7, #0
 8009376:	d0f6      	beq.n	8009366 <__sflush_r+0xae>
 8009378:	0793      	lsls	r3, r2, #30
 800937a:	680e      	ldr	r6, [r1, #0]
 800937c:	600f      	str	r7, [r1, #0]
 800937e:	bf0c      	ite	eq
 8009380:	694b      	ldreq	r3, [r1, #20]
 8009382:	2300      	movne	r3, #0
 8009384:	eba6 0807 	sub.w	r8, r6, r7
 8009388:	608b      	str	r3, [r1, #8]
 800938a:	f1b8 0f00 	cmp.w	r8, #0
 800938e:	ddea      	ble.n	8009366 <__sflush_r+0xae>
 8009390:	4643      	mov	r3, r8
 8009392:	463a      	mov	r2, r7
 8009394:	6a21      	ldr	r1, [r4, #32]
 8009396:	4628      	mov	r0, r5
 8009398:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800939a:	47b0      	blx	r6
 800939c:	2800      	cmp	r0, #0
 800939e:	dc08      	bgt.n	80093b2 <__sflush_r+0xfa>
 80093a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093a8:	f04f 30ff 	mov.w	r0, #4294967295
 80093ac:	81a3      	strh	r3, [r4, #12]
 80093ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093b2:	4407      	add	r7, r0
 80093b4:	eba8 0800 	sub.w	r8, r8, r0
 80093b8:	e7e7      	b.n	800938a <__sflush_r+0xd2>
 80093ba:	bf00      	nop
 80093bc:	20400001 	.word	0x20400001

080093c0 <_fflush_r>:
 80093c0:	b538      	push	{r3, r4, r5, lr}
 80093c2:	690b      	ldr	r3, [r1, #16]
 80093c4:	4605      	mov	r5, r0
 80093c6:	460c      	mov	r4, r1
 80093c8:	b913      	cbnz	r3, 80093d0 <_fflush_r+0x10>
 80093ca:	2500      	movs	r5, #0
 80093cc:	4628      	mov	r0, r5
 80093ce:	bd38      	pop	{r3, r4, r5, pc}
 80093d0:	b118      	cbz	r0, 80093da <_fflush_r+0x1a>
 80093d2:	6a03      	ldr	r3, [r0, #32]
 80093d4:	b90b      	cbnz	r3, 80093da <_fflush_r+0x1a>
 80093d6:	f7fe f9f7 	bl	80077c8 <__sinit>
 80093da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d0f3      	beq.n	80093ca <_fflush_r+0xa>
 80093e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80093e4:	07d0      	lsls	r0, r2, #31
 80093e6:	d404      	bmi.n	80093f2 <_fflush_r+0x32>
 80093e8:	0599      	lsls	r1, r3, #22
 80093ea:	d402      	bmi.n	80093f2 <_fflush_r+0x32>
 80093ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80093ee:	f7fe fb18 	bl	8007a22 <__retarget_lock_acquire_recursive>
 80093f2:	4628      	mov	r0, r5
 80093f4:	4621      	mov	r1, r4
 80093f6:	f7ff ff5f 	bl	80092b8 <__sflush_r>
 80093fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80093fc:	4605      	mov	r5, r0
 80093fe:	07da      	lsls	r2, r3, #31
 8009400:	d4e4      	bmi.n	80093cc <_fflush_r+0xc>
 8009402:	89a3      	ldrh	r3, [r4, #12]
 8009404:	059b      	lsls	r3, r3, #22
 8009406:	d4e1      	bmi.n	80093cc <_fflush_r+0xc>
 8009408:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800940a:	f7fe fb0b 	bl	8007a24 <__retarget_lock_release_recursive>
 800940e:	e7dd      	b.n	80093cc <_fflush_r+0xc>

08009410 <memmove>:
 8009410:	4288      	cmp	r0, r1
 8009412:	b510      	push	{r4, lr}
 8009414:	eb01 0402 	add.w	r4, r1, r2
 8009418:	d902      	bls.n	8009420 <memmove+0x10>
 800941a:	4284      	cmp	r4, r0
 800941c:	4623      	mov	r3, r4
 800941e:	d807      	bhi.n	8009430 <memmove+0x20>
 8009420:	1e43      	subs	r3, r0, #1
 8009422:	42a1      	cmp	r1, r4
 8009424:	d008      	beq.n	8009438 <memmove+0x28>
 8009426:	f811 2b01 	ldrb.w	r2, [r1], #1
 800942a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800942e:	e7f8      	b.n	8009422 <memmove+0x12>
 8009430:	4402      	add	r2, r0
 8009432:	4601      	mov	r1, r0
 8009434:	428a      	cmp	r2, r1
 8009436:	d100      	bne.n	800943a <memmove+0x2a>
 8009438:	bd10      	pop	{r4, pc}
 800943a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800943e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009442:	e7f7      	b.n	8009434 <memmove+0x24>

08009444 <_sbrk_r>:
 8009444:	b538      	push	{r3, r4, r5, lr}
 8009446:	2300      	movs	r3, #0
 8009448:	4d05      	ldr	r5, [pc, #20]	@ (8009460 <_sbrk_r+0x1c>)
 800944a:	4604      	mov	r4, r0
 800944c:	4608      	mov	r0, r1
 800944e:	602b      	str	r3, [r5, #0]
 8009450:	f7f8 fc4a 	bl	8001ce8 <_sbrk>
 8009454:	1c43      	adds	r3, r0, #1
 8009456:	d102      	bne.n	800945e <_sbrk_r+0x1a>
 8009458:	682b      	ldr	r3, [r5, #0]
 800945a:	b103      	cbz	r3, 800945e <_sbrk_r+0x1a>
 800945c:	6023      	str	r3, [r4, #0]
 800945e:	bd38      	pop	{r3, r4, r5, pc}
 8009460:	2000055c 	.word	0x2000055c

08009464 <memcpy>:
 8009464:	440a      	add	r2, r1
 8009466:	1e43      	subs	r3, r0, #1
 8009468:	4291      	cmp	r1, r2
 800946a:	d100      	bne.n	800946e <memcpy+0xa>
 800946c:	4770      	bx	lr
 800946e:	b510      	push	{r4, lr}
 8009470:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009474:	4291      	cmp	r1, r2
 8009476:	f803 4f01 	strb.w	r4, [r3, #1]!
 800947a:	d1f9      	bne.n	8009470 <memcpy+0xc>
 800947c:	bd10      	pop	{r4, pc}
	...

08009480 <__assert_func>:
 8009480:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009482:	4614      	mov	r4, r2
 8009484:	461a      	mov	r2, r3
 8009486:	4b09      	ldr	r3, [pc, #36]	@ (80094ac <__assert_func+0x2c>)
 8009488:	4605      	mov	r5, r0
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	68d8      	ldr	r0, [r3, #12]
 800948e:	b14c      	cbz	r4, 80094a4 <__assert_func+0x24>
 8009490:	4b07      	ldr	r3, [pc, #28]	@ (80094b0 <__assert_func+0x30>)
 8009492:	9100      	str	r1, [sp, #0]
 8009494:	4907      	ldr	r1, [pc, #28]	@ (80094b4 <__assert_func+0x34>)
 8009496:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800949a:	462b      	mov	r3, r5
 800949c:	f000 f870 	bl	8009580 <fiprintf>
 80094a0:	f000 f880 	bl	80095a4 <abort>
 80094a4:	4b04      	ldr	r3, [pc, #16]	@ (80094b8 <__assert_func+0x38>)
 80094a6:	461c      	mov	r4, r3
 80094a8:	e7f3      	b.n	8009492 <__assert_func+0x12>
 80094aa:	bf00      	nop
 80094ac:	20000018 	.word	0x20000018
 80094b0:	08009ef5 	.word	0x08009ef5
 80094b4:	08009f02 	.word	0x08009f02
 80094b8:	08009f30 	.word	0x08009f30

080094bc <_calloc_r>:
 80094bc:	b570      	push	{r4, r5, r6, lr}
 80094be:	fba1 5402 	umull	r5, r4, r1, r2
 80094c2:	b934      	cbnz	r4, 80094d2 <_calloc_r+0x16>
 80094c4:	4629      	mov	r1, r5
 80094c6:	f7ff f991 	bl	80087ec <_malloc_r>
 80094ca:	4606      	mov	r6, r0
 80094cc:	b928      	cbnz	r0, 80094da <_calloc_r+0x1e>
 80094ce:	4630      	mov	r0, r6
 80094d0:	bd70      	pop	{r4, r5, r6, pc}
 80094d2:	220c      	movs	r2, #12
 80094d4:	2600      	movs	r6, #0
 80094d6:	6002      	str	r2, [r0, #0]
 80094d8:	e7f9      	b.n	80094ce <_calloc_r+0x12>
 80094da:	462a      	mov	r2, r5
 80094dc:	4621      	mov	r1, r4
 80094de:	f7fe fa22 	bl	8007926 <memset>
 80094e2:	e7f4      	b.n	80094ce <_calloc_r+0x12>

080094e4 <__ascii_mbtowc>:
 80094e4:	b082      	sub	sp, #8
 80094e6:	b901      	cbnz	r1, 80094ea <__ascii_mbtowc+0x6>
 80094e8:	a901      	add	r1, sp, #4
 80094ea:	b142      	cbz	r2, 80094fe <__ascii_mbtowc+0x1a>
 80094ec:	b14b      	cbz	r3, 8009502 <__ascii_mbtowc+0x1e>
 80094ee:	7813      	ldrb	r3, [r2, #0]
 80094f0:	600b      	str	r3, [r1, #0]
 80094f2:	7812      	ldrb	r2, [r2, #0]
 80094f4:	1e10      	subs	r0, r2, #0
 80094f6:	bf18      	it	ne
 80094f8:	2001      	movne	r0, #1
 80094fa:	b002      	add	sp, #8
 80094fc:	4770      	bx	lr
 80094fe:	4610      	mov	r0, r2
 8009500:	e7fb      	b.n	80094fa <__ascii_mbtowc+0x16>
 8009502:	f06f 0001 	mvn.w	r0, #1
 8009506:	e7f8      	b.n	80094fa <__ascii_mbtowc+0x16>

08009508 <_realloc_r>:
 8009508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800950c:	4607      	mov	r7, r0
 800950e:	4614      	mov	r4, r2
 8009510:	460d      	mov	r5, r1
 8009512:	b921      	cbnz	r1, 800951e <_realloc_r+0x16>
 8009514:	4611      	mov	r1, r2
 8009516:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800951a:	f7ff b967 	b.w	80087ec <_malloc_r>
 800951e:	b92a      	cbnz	r2, 800952c <_realloc_r+0x24>
 8009520:	4625      	mov	r5, r4
 8009522:	f7ff f8ef 	bl	8008704 <_free_r>
 8009526:	4628      	mov	r0, r5
 8009528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800952c:	f000 f841 	bl	80095b2 <_malloc_usable_size_r>
 8009530:	4284      	cmp	r4, r0
 8009532:	4606      	mov	r6, r0
 8009534:	d802      	bhi.n	800953c <_realloc_r+0x34>
 8009536:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800953a:	d8f4      	bhi.n	8009526 <_realloc_r+0x1e>
 800953c:	4621      	mov	r1, r4
 800953e:	4638      	mov	r0, r7
 8009540:	f7ff f954 	bl	80087ec <_malloc_r>
 8009544:	4680      	mov	r8, r0
 8009546:	b908      	cbnz	r0, 800954c <_realloc_r+0x44>
 8009548:	4645      	mov	r5, r8
 800954a:	e7ec      	b.n	8009526 <_realloc_r+0x1e>
 800954c:	42b4      	cmp	r4, r6
 800954e:	4622      	mov	r2, r4
 8009550:	4629      	mov	r1, r5
 8009552:	bf28      	it	cs
 8009554:	4632      	movcs	r2, r6
 8009556:	f7ff ff85 	bl	8009464 <memcpy>
 800955a:	4629      	mov	r1, r5
 800955c:	4638      	mov	r0, r7
 800955e:	f7ff f8d1 	bl	8008704 <_free_r>
 8009562:	e7f1      	b.n	8009548 <_realloc_r+0x40>

08009564 <__ascii_wctomb>:
 8009564:	4603      	mov	r3, r0
 8009566:	4608      	mov	r0, r1
 8009568:	b141      	cbz	r1, 800957c <__ascii_wctomb+0x18>
 800956a:	2aff      	cmp	r2, #255	@ 0xff
 800956c:	d904      	bls.n	8009578 <__ascii_wctomb+0x14>
 800956e:	228a      	movs	r2, #138	@ 0x8a
 8009570:	f04f 30ff 	mov.w	r0, #4294967295
 8009574:	601a      	str	r2, [r3, #0]
 8009576:	4770      	bx	lr
 8009578:	2001      	movs	r0, #1
 800957a:	700a      	strb	r2, [r1, #0]
 800957c:	4770      	bx	lr
	...

08009580 <fiprintf>:
 8009580:	b40e      	push	{r1, r2, r3}
 8009582:	b503      	push	{r0, r1, lr}
 8009584:	ab03      	add	r3, sp, #12
 8009586:	4601      	mov	r1, r0
 8009588:	4805      	ldr	r0, [pc, #20]	@ (80095a0 <fiprintf+0x20>)
 800958a:	f853 2b04 	ldr.w	r2, [r3], #4
 800958e:	6800      	ldr	r0, [r0, #0]
 8009590:	9301      	str	r3, [sp, #4]
 8009592:	f000 f83f 	bl	8009614 <_vfiprintf_r>
 8009596:	b002      	add	sp, #8
 8009598:	f85d eb04 	ldr.w	lr, [sp], #4
 800959c:	b003      	add	sp, #12
 800959e:	4770      	bx	lr
 80095a0:	20000018 	.word	0x20000018

080095a4 <abort>:
 80095a4:	2006      	movs	r0, #6
 80095a6:	b508      	push	{r3, lr}
 80095a8:	f000 fa08 	bl	80099bc <raise>
 80095ac:	2001      	movs	r0, #1
 80095ae:	f7f8 fb22 	bl	8001bf6 <_exit>

080095b2 <_malloc_usable_size_r>:
 80095b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095b6:	1f18      	subs	r0, r3, #4
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	bfbc      	itt	lt
 80095bc:	580b      	ldrlt	r3, [r1, r0]
 80095be:	18c0      	addlt	r0, r0, r3
 80095c0:	4770      	bx	lr

080095c2 <__sfputc_r>:
 80095c2:	6893      	ldr	r3, [r2, #8]
 80095c4:	3b01      	subs	r3, #1
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	b410      	push	{r4}
 80095ca:	6093      	str	r3, [r2, #8]
 80095cc:	da08      	bge.n	80095e0 <__sfputc_r+0x1e>
 80095ce:	6994      	ldr	r4, [r2, #24]
 80095d0:	42a3      	cmp	r3, r4
 80095d2:	db01      	blt.n	80095d8 <__sfputc_r+0x16>
 80095d4:	290a      	cmp	r1, #10
 80095d6:	d103      	bne.n	80095e0 <__sfputc_r+0x1e>
 80095d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095dc:	f000 b932 	b.w	8009844 <__swbuf_r>
 80095e0:	6813      	ldr	r3, [r2, #0]
 80095e2:	1c58      	adds	r0, r3, #1
 80095e4:	6010      	str	r0, [r2, #0]
 80095e6:	4608      	mov	r0, r1
 80095e8:	7019      	strb	r1, [r3, #0]
 80095ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095ee:	4770      	bx	lr

080095f0 <__sfputs_r>:
 80095f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095f2:	4606      	mov	r6, r0
 80095f4:	460f      	mov	r7, r1
 80095f6:	4614      	mov	r4, r2
 80095f8:	18d5      	adds	r5, r2, r3
 80095fa:	42ac      	cmp	r4, r5
 80095fc:	d101      	bne.n	8009602 <__sfputs_r+0x12>
 80095fe:	2000      	movs	r0, #0
 8009600:	e007      	b.n	8009612 <__sfputs_r+0x22>
 8009602:	463a      	mov	r2, r7
 8009604:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009608:	4630      	mov	r0, r6
 800960a:	f7ff ffda 	bl	80095c2 <__sfputc_r>
 800960e:	1c43      	adds	r3, r0, #1
 8009610:	d1f3      	bne.n	80095fa <__sfputs_r+0xa>
 8009612:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009614 <_vfiprintf_r>:
 8009614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009618:	460d      	mov	r5, r1
 800961a:	b09d      	sub	sp, #116	@ 0x74
 800961c:	4614      	mov	r4, r2
 800961e:	4698      	mov	r8, r3
 8009620:	4606      	mov	r6, r0
 8009622:	b118      	cbz	r0, 800962c <_vfiprintf_r+0x18>
 8009624:	6a03      	ldr	r3, [r0, #32]
 8009626:	b90b      	cbnz	r3, 800962c <_vfiprintf_r+0x18>
 8009628:	f7fe f8ce 	bl	80077c8 <__sinit>
 800962c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800962e:	07d9      	lsls	r1, r3, #31
 8009630:	d405      	bmi.n	800963e <_vfiprintf_r+0x2a>
 8009632:	89ab      	ldrh	r3, [r5, #12]
 8009634:	059a      	lsls	r2, r3, #22
 8009636:	d402      	bmi.n	800963e <_vfiprintf_r+0x2a>
 8009638:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800963a:	f7fe f9f2 	bl	8007a22 <__retarget_lock_acquire_recursive>
 800963e:	89ab      	ldrh	r3, [r5, #12]
 8009640:	071b      	lsls	r3, r3, #28
 8009642:	d501      	bpl.n	8009648 <_vfiprintf_r+0x34>
 8009644:	692b      	ldr	r3, [r5, #16]
 8009646:	b99b      	cbnz	r3, 8009670 <_vfiprintf_r+0x5c>
 8009648:	4629      	mov	r1, r5
 800964a:	4630      	mov	r0, r6
 800964c:	f000 f938 	bl	80098c0 <__swsetup_r>
 8009650:	b170      	cbz	r0, 8009670 <_vfiprintf_r+0x5c>
 8009652:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009654:	07dc      	lsls	r4, r3, #31
 8009656:	d504      	bpl.n	8009662 <_vfiprintf_r+0x4e>
 8009658:	f04f 30ff 	mov.w	r0, #4294967295
 800965c:	b01d      	add	sp, #116	@ 0x74
 800965e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009662:	89ab      	ldrh	r3, [r5, #12]
 8009664:	0598      	lsls	r0, r3, #22
 8009666:	d4f7      	bmi.n	8009658 <_vfiprintf_r+0x44>
 8009668:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800966a:	f7fe f9db 	bl	8007a24 <__retarget_lock_release_recursive>
 800966e:	e7f3      	b.n	8009658 <_vfiprintf_r+0x44>
 8009670:	2300      	movs	r3, #0
 8009672:	f8cd 800c 	str.w	r8, [sp, #12]
 8009676:	f04f 0901 	mov.w	r9, #1
 800967a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8009830 <_vfiprintf_r+0x21c>
 800967e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009680:	2320      	movs	r3, #32
 8009682:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009686:	2330      	movs	r3, #48	@ 0x30
 8009688:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800968c:	4623      	mov	r3, r4
 800968e:	469a      	mov	sl, r3
 8009690:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009694:	b10a      	cbz	r2, 800969a <_vfiprintf_r+0x86>
 8009696:	2a25      	cmp	r2, #37	@ 0x25
 8009698:	d1f9      	bne.n	800968e <_vfiprintf_r+0x7a>
 800969a:	ebba 0b04 	subs.w	fp, sl, r4
 800969e:	d00b      	beq.n	80096b8 <_vfiprintf_r+0xa4>
 80096a0:	465b      	mov	r3, fp
 80096a2:	4622      	mov	r2, r4
 80096a4:	4629      	mov	r1, r5
 80096a6:	4630      	mov	r0, r6
 80096a8:	f7ff ffa2 	bl	80095f0 <__sfputs_r>
 80096ac:	3001      	adds	r0, #1
 80096ae:	f000 80a7 	beq.w	8009800 <_vfiprintf_r+0x1ec>
 80096b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096b4:	445a      	add	r2, fp
 80096b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80096b8:	f89a 3000 	ldrb.w	r3, [sl]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	f000 809f 	beq.w	8009800 <_vfiprintf_r+0x1ec>
 80096c2:	2300      	movs	r3, #0
 80096c4:	f04f 32ff 	mov.w	r2, #4294967295
 80096c8:	f10a 0a01 	add.w	sl, sl, #1
 80096cc:	9304      	str	r3, [sp, #16]
 80096ce:	9307      	str	r3, [sp, #28]
 80096d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096d4:	931a      	str	r3, [sp, #104]	@ 0x68
 80096d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096da:	4654      	mov	r4, sl
 80096dc:	2205      	movs	r2, #5
 80096de:	4854      	ldr	r0, [pc, #336]	@ (8009830 <_vfiprintf_r+0x21c>)
 80096e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096e4:	f7fe f99f 	bl	8007a26 <memchr>
 80096e8:	9a04      	ldr	r2, [sp, #16]
 80096ea:	b9d8      	cbnz	r0, 8009724 <_vfiprintf_r+0x110>
 80096ec:	06d1      	lsls	r1, r2, #27
 80096ee:	bf44      	itt	mi
 80096f0:	2320      	movmi	r3, #32
 80096f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096f6:	0713      	lsls	r3, r2, #28
 80096f8:	bf44      	itt	mi
 80096fa:	232b      	movmi	r3, #43	@ 0x2b
 80096fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009700:	f89a 3000 	ldrb.w	r3, [sl]
 8009704:	2b2a      	cmp	r3, #42	@ 0x2a
 8009706:	d015      	beq.n	8009734 <_vfiprintf_r+0x120>
 8009708:	9a07      	ldr	r2, [sp, #28]
 800970a:	4654      	mov	r4, sl
 800970c:	2000      	movs	r0, #0
 800970e:	f04f 0c0a 	mov.w	ip, #10
 8009712:	4621      	mov	r1, r4
 8009714:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009718:	3b30      	subs	r3, #48	@ 0x30
 800971a:	2b09      	cmp	r3, #9
 800971c:	d94b      	bls.n	80097b6 <_vfiprintf_r+0x1a2>
 800971e:	b1b0      	cbz	r0, 800974e <_vfiprintf_r+0x13a>
 8009720:	9207      	str	r2, [sp, #28]
 8009722:	e014      	b.n	800974e <_vfiprintf_r+0x13a>
 8009724:	eba0 0308 	sub.w	r3, r0, r8
 8009728:	46a2      	mov	sl, r4
 800972a:	fa09 f303 	lsl.w	r3, r9, r3
 800972e:	4313      	orrs	r3, r2
 8009730:	9304      	str	r3, [sp, #16]
 8009732:	e7d2      	b.n	80096da <_vfiprintf_r+0xc6>
 8009734:	9b03      	ldr	r3, [sp, #12]
 8009736:	1d19      	adds	r1, r3, #4
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	2b00      	cmp	r3, #0
 800973c:	9103      	str	r1, [sp, #12]
 800973e:	bfbb      	ittet	lt
 8009740:	425b      	neglt	r3, r3
 8009742:	f042 0202 	orrlt.w	r2, r2, #2
 8009746:	9307      	strge	r3, [sp, #28]
 8009748:	9307      	strlt	r3, [sp, #28]
 800974a:	bfb8      	it	lt
 800974c:	9204      	strlt	r2, [sp, #16]
 800974e:	7823      	ldrb	r3, [r4, #0]
 8009750:	2b2e      	cmp	r3, #46	@ 0x2e
 8009752:	d10a      	bne.n	800976a <_vfiprintf_r+0x156>
 8009754:	7863      	ldrb	r3, [r4, #1]
 8009756:	2b2a      	cmp	r3, #42	@ 0x2a
 8009758:	d132      	bne.n	80097c0 <_vfiprintf_r+0x1ac>
 800975a:	9b03      	ldr	r3, [sp, #12]
 800975c:	3402      	adds	r4, #2
 800975e:	1d1a      	adds	r2, r3, #4
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009766:	9203      	str	r2, [sp, #12]
 8009768:	9305      	str	r3, [sp, #20]
 800976a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009840 <_vfiprintf_r+0x22c>
 800976e:	2203      	movs	r2, #3
 8009770:	7821      	ldrb	r1, [r4, #0]
 8009772:	4650      	mov	r0, sl
 8009774:	f7fe f957 	bl	8007a26 <memchr>
 8009778:	b138      	cbz	r0, 800978a <_vfiprintf_r+0x176>
 800977a:	eba0 000a 	sub.w	r0, r0, sl
 800977e:	2240      	movs	r2, #64	@ 0x40
 8009780:	9b04      	ldr	r3, [sp, #16]
 8009782:	3401      	adds	r4, #1
 8009784:	4082      	lsls	r2, r0
 8009786:	4313      	orrs	r3, r2
 8009788:	9304      	str	r3, [sp, #16]
 800978a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800978e:	2206      	movs	r2, #6
 8009790:	4828      	ldr	r0, [pc, #160]	@ (8009834 <_vfiprintf_r+0x220>)
 8009792:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009796:	f7fe f946 	bl	8007a26 <memchr>
 800979a:	2800      	cmp	r0, #0
 800979c:	d03f      	beq.n	800981e <_vfiprintf_r+0x20a>
 800979e:	4b26      	ldr	r3, [pc, #152]	@ (8009838 <_vfiprintf_r+0x224>)
 80097a0:	bb1b      	cbnz	r3, 80097ea <_vfiprintf_r+0x1d6>
 80097a2:	9b03      	ldr	r3, [sp, #12]
 80097a4:	3307      	adds	r3, #7
 80097a6:	f023 0307 	bic.w	r3, r3, #7
 80097aa:	3308      	adds	r3, #8
 80097ac:	9303      	str	r3, [sp, #12]
 80097ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097b0:	443b      	add	r3, r7
 80097b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80097b4:	e76a      	b.n	800968c <_vfiprintf_r+0x78>
 80097b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80097ba:	460c      	mov	r4, r1
 80097bc:	2001      	movs	r0, #1
 80097be:	e7a8      	b.n	8009712 <_vfiprintf_r+0xfe>
 80097c0:	2300      	movs	r3, #0
 80097c2:	3401      	adds	r4, #1
 80097c4:	f04f 0c0a 	mov.w	ip, #10
 80097c8:	4619      	mov	r1, r3
 80097ca:	9305      	str	r3, [sp, #20]
 80097cc:	4620      	mov	r0, r4
 80097ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097d2:	3a30      	subs	r2, #48	@ 0x30
 80097d4:	2a09      	cmp	r2, #9
 80097d6:	d903      	bls.n	80097e0 <_vfiprintf_r+0x1cc>
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d0c6      	beq.n	800976a <_vfiprintf_r+0x156>
 80097dc:	9105      	str	r1, [sp, #20]
 80097de:	e7c4      	b.n	800976a <_vfiprintf_r+0x156>
 80097e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80097e4:	4604      	mov	r4, r0
 80097e6:	2301      	movs	r3, #1
 80097e8:	e7f0      	b.n	80097cc <_vfiprintf_r+0x1b8>
 80097ea:	ab03      	add	r3, sp, #12
 80097ec:	462a      	mov	r2, r5
 80097ee:	a904      	add	r1, sp, #16
 80097f0:	4630      	mov	r0, r6
 80097f2:	9300      	str	r3, [sp, #0]
 80097f4:	4b11      	ldr	r3, [pc, #68]	@ (800983c <_vfiprintf_r+0x228>)
 80097f6:	f7fd fba1 	bl	8006f3c <_printf_float>
 80097fa:	4607      	mov	r7, r0
 80097fc:	1c78      	adds	r0, r7, #1
 80097fe:	d1d6      	bne.n	80097ae <_vfiprintf_r+0x19a>
 8009800:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009802:	07d9      	lsls	r1, r3, #31
 8009804:	d405      	bmi.n	8009812 <_vfiprintf_r+0x1fe>
 8009806:	89ab      	ldrh	r3, [r5, #12]
 8009808:	059a      	lsls	r2, r3, #22
 800980a:	d402      	bmi.n	8009812 <_vfiprintf_r+0x1fe>
 800980c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800980e:	f7fe f909 	bl	8007a24 <__retarget_lock_release_recursive>
 8009812:	89ab      	ldrh	r3, [r5, #12]
 8009814:	065b      	lsls	r3, r3, #25
 8009816:	f53f af1f 	bmi.w	8009658 <_vfiprintf_r+0x44>
 800981a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800981c:	e71e      	b.n	800965c <_vfiprintf_r+0x48>
 800981e:	ab03      	add	r3, sp, #12
 8009820:	462a      	mov	r2, r5
 8009822:	a904      	add	r1, sp, #16
 8009824:	4630      	mov	r0, r6
 8009826:	9300      	str	r3, [sp, #0]
 8009828:	4b04      	ldr	r3, [pc, #16]	@ (800983c <_vfiprintf_r+0x228>)
 800982a:	f7fd fe23 	bl	8007474 <_printf_i>
 800982e:	e7e4      	b.n	80097fa <_vfiprintf_r+0x1e6>
 8009830:	08009eda 	.word	0x08009eda
 8009834:	08009ee4 	.word	0x08009ee4
 8009838:	08006f3d 	.word	0x08006f3d
 800983c:	080095f1 	.word	0x080095f1
 8009840:	08009ee0 	.word	0x08009ee0

08009844 <__swbuf_r>:
 8009844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009846:	460e      	mov	r6, r1
 8009848:	4614      	mov	r4, r2
 800984a:	4605      	mov	r5, r0
 800984c:	b118      	cbz	r0, 8009856 <__swbuf_r+0x12>
 800984e:	6a03      	ldr	r3, [r0, #32]
 8009850:	b90b      	cbnz	r3, 8009856 <__swbuf_r+0x12>
 8009852:	f7fd ffb9 	bl	80077c8 <__sinit>
 8009856:	69a3      	ldr	r3, [r4, #24]
 8009858:	60a3      	str	r3, [r4, #8]
 800985a:	89a3      	ldrh	r3, [r4, #12]
 800985c:	071a      	lsls	r2, r3, #28
 800985e:	d501      	bpl.n	8009864 <__swbuf_r+0x20>
 8009860:	6923      	ldr	r3, [r4, #16]
 8009862:	b943      	cbnz	r3, 8009876 <__swbuf_r+0x32>
 8009864:	4621      	mov	r1, r4
 8009866:	4628      	mov	r0, r5
 8009868:	f000 f82a 	bl	80098c0 <__swsetup_r>
 800986c:	b118      	cbz	r0, 8009876 <__swbuf_r+0x32>
 800986e:	f04f 37ff 	mov.w	r7, #4294967295
 8009872:	4638      	mov	r0, r7
 8009874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009876:	6823      	ldr	r3, [r4, #0]
 8009878:	b2f6      	uxtb	r6, r6
 800987a:	6922      	ldr	r2, [r4, #16]
 800987c:	4637      	mov	r7, r6
 800987e:	1a98      	subs	r0, r3, r2
 8009880:	6963      	ldr	r3, [r4, #20]
 8009882:	4283      	cmp	r3, r0
 8009884:	dc05      	bgt.n	8009892 <__swbuf_r+0x4e>
 8009886:	4621      	mov	r1, r4
 8009888:	4628      	mov	r0, r5
 800988a:	f7ff fd99 	bl	80093c0 <_fflush_r>
 800988e:	2800      	cmp	r0, #0
 8009890:	d1ed      	bne.n	800986e <__swbuf_r+0x2a>
 8009892:	68a3      	ldr	r3, [r4, #8]
 8009894:	3b01      	subs	r3, #1
 8009896:	60a3      	str	r3, [r4, #8]
 8009898:	6823      	ldr	r3, [r4, #0]
 800989a:	1c5a      	adds	r2, r3, #1
 800989c:	6022      	str	r2, [r4, #0]
 800989e:	701e      	strb	r6, [r3, #0]
 80098a0:	1c43      	adds	r3, r0, #1
 80098a2:	6962      	ldr	r2, [r4, #20]
 80098a4:	429a      	cmp	r2, r3
 80098a6:	d004      	beq.n	80098b2 <__swbuf_r+0x6e>
 80098a8:	89a3      	ldrh	r3, [r4, #12]
 80098aa:	07db      	lsls	r3, r3, #31
 80098ac:	d5e1      	bpl.n	8009872 <__swbuf_r+0x2e>
 80098ae:	2e0a      	cmp	r6, #10
 80098b0:	d1df      	bne.n	8009872 <__swbuf_r+0x2e>
 80098b2:	4621      	mov	r1, r4
 80098b4:	4628      	mov	r0, r5
 80098b6:	f7ff fd83 	bl	80093c0 <_fflush_r>
 80098ba:	2800      	cmp	r0, #0
 80098bc:	d0d9      	beq.n	8009872 <__swbuf_r+0x2e>
 80098be:	e7d6      	b.n	800986e <__swbuf_r+0x2a>

080098c0 <__swsetup_r>:
 80098c0:	b538      	push	{r3, r4, r5, lr}
 80098c2:	4b29      	ldr	r3, [pc, #164]	@ (8009968 <__swsetup_r+0xa8>)
 80098c4:	4605      	mov	r5, r0
 80098c6:	460c      	mov	r4, r1
 80098c8:	6818      	ldr	r0, [r3, #0]
 80098ca:	b118      	cbz	r0, 80098d4 <__swsetup_r+0x14>
 80098cc:	6a03      	ldr	r3, [r0, #32]
 80098ce:	b90b      	cbnz	r3, 80098d4 <__swsetup_r+0x14>
 80098d0:	f7fd ff7a 	bl	80077c8 <__sinit>
 80098d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098d8:	0719      	lsls	r1, r3, #28
 80098da:	d422      	bmi.n	8009922 <__swsetup_r+0x62>
 80098dc:	06da      	lsls	r2, r3, #27
 80098de:	d407      	bmi.n	80098f0 <__swsetup_r+0x30>
 80098e0:	2209      	movs	r2, #9
 80098e2:	602a      	str	r2, [r5, #0]
 80098e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098e8:	f04f 30ff 	mov.w	r0, #4294967295
 80098ec:	81a3      	strh	r3, [r4, #12]
 80098ee:	e033      	b.n	8009958 <__swsetup_r+0x98>
 80098f0:	0758      	lsls	r0, r3, #29
 80098f2:	d512      	bpl.n	800991a <__swsetup_r+0x5a>
 80098f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098f6:	b141      	cbz	r1, 800990a <__swsetup_r+0x4a>
 80098f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098fc:	4299      	cmp	r1, r3
 80098fe:	d002      	beq.n	8009906 <__swsetup_r+0x46>
 8009900:	4628      	mov	r0, r5
 8009902:	f7fe feff 	bl	8008704 <_free_r>
 8009906:	2300      	movs	r3, #0
 8009908:	6363      	str	r3, [r4, #52]	@ 0x34
 800990a:	89a3      	ldrh	r3, [r4, #12]
 800990c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009910:	81a3      	strh	r3, [r4, #12]
 8009912:	2300      	movs	r3, #0
 8009914:	6063      	str	r3, [r4, #4]
 8009916:	6923      	ldr	r3, [r4, #16]
 8009918:	6023      	str	r3, [r4, #0]
 800991a:	89a3      	ldrh	r3, [r4, #12]
 800991c:	f043 0308 	orr.w	r3, r3, #8
 8009920:	81a3      	strh	r3, [r4, #12]
 8009922:	6923      	ldr	r3, [r4, #16]
 8009924:	b94b      	cbnz	r3, 800993a <__swsetup_r+0x7a>
 8009926:	89a3      	ldrh	r3, [r4, #12]
 8009928:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800992c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009930:	d003      	beq.n	800993a <__swsetup_r+0x7a>
 8009932:	4621      	mov	r1, r4
 8009934:	4628      	mov	r0, r5
 8009936:	f000 f882 	bl	8009a3e <__smakebuf_r>
 800993a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800993e:	f013 0201 	ands.w	r2, r3, #1
 8009942:	d00a      	beq.n	800995a <__swsetup_r+0x9a>
 8009944:	2200      	movs	r2, #0
 8009946:	60a2      	str	r2, [r4, #8]
 8009948:	6962      	ldr	r2, [r4, #20]
 800994a:	4252      	negs	r2, r2
 800994c:	61a2      	str	r2, [r4, #24]
 800994e:	6922      	ldr	r2, [r4, #16]
 8009950:	b942      	cbnz	r2, 8009964 <__swsetup_r+0xa4>
 8009952:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009956:	d1c5      	bne.n	80098e4 <__swsetup_r+0x24>
 8009958:	bd38      	pop	{r3, r4, r5, pc}
 800995a:	0799      	lsls	r1, r3, #30
 800995c:	bf58      	it	pl
 800995e:	6962      	ldrpl	r2, [r4, #20]
 8009960:	60a2      	str	r2, [r4, #8]
 8009962:	e7f4      	b.n	800994e <__swsetup_r+0x8e>
 8009964:	2000      	movs	r0, #0
 8009966:	e7f7      	b.n	8009958 <__swsetup_r+0x98>
 8009968:	20000018 	.word	0x20000018

0800996c <_raise_r>:
 800996c:	291f      	cmp	r1, #31
 800996e:	b538      	push	{r3, r4, r5, lr}
 8009970:	4605      	mov	r5, r0
 8009972:	460c      	mov	r4, r1
 8009974:	d904      	bls.n	8009980 <_raise_r+0x14>
 8009976:	2316      	movs	r3, #22
 8009978:	6003      	str	r3, [r0, #0]
 800997a:	f04f 30ff 	mov.w	r0, #4294967295
 800997e:	bd38      	pop	{r3, r4, r5, pc}
 8009980:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009982:	b112      	cbz	r2, 800998a <_raise_r+0x1e>
 8009984:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009988:	b94b      	cbnz	r3, 800999e <_raise_r+0x32>
 800998a:	4628      	mov	r0, r5
 800998c:	f000 f830 	bl	80099f0 <_getpid_r>
 8009990:	4622      	mov	r2, r4
 8009992:	4601      	mov	r1, r0
 8009994:	4628      	mov	r0, r5
 8009996:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800999a:	f000 b817 	b.w	80099cc <_kill_r>
 800999e:	2b01      	cmp	r3, #1
 80099a0:	d00a      	beq.n	80099b8 <_raise_r+0x4c>
 80099a2:	1c59      	adds	r1, r3, #1
 80099a4:	d103      	bne.n	80099ae <_raise_r+0x42>
 80099a6:	2316      	movs	r3, #22
 80099a8:	6003      	str	r3, [r0, #0]
 80099aa:	2001      	movs	r0, #1
 80099ac:	e7e7      	b.n	800997e <_raise_r+0x12>
 80099ae:	2100      	movs	r1, #0
 80099b0:	4620      	mov	r0, r4
 80099b2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80099b6:	4798      	blx	r3
 80099b8:	2000      	movs	r0, #0
 80099ba:	e7e0      	b.n	800997e <_raise_r+0x12>

080099bc <raise>:
 80099bc:	4b02      	ldr	r3, [pc, #8]	@ (80099c8 <raise+0xc>)
 80099be:	4601      	mov	r1, r0
 80099c0:	6818      	ldr	r0, [r3, #0]
 80099c2:	f7ff bfd3 	b.w	800996c <_raise_r>
 80099c6:	bf00      	nop
 80099c8:	20000018 	.word	0x20000018

080099cc <_kill_r>:
 80099cc:	b538      	push	{r3, r4, r5, lr}
 80099ce:	2300      	movs	r3, #0
 80099d0:	4d06      	ldr	r5, [pc, #24]	@ (80099ec <_kill_r+0x20>)
 80099d2:	4604      	mov	r4, r0
 80099d4:	4608      	mov	r0, r1
 80099d6:	4611      	mov	r1, r2
 80099d8:	602b      	str	r3, [r5, #0]
 80099da:	f7f8 f8fc 	bl	8001bd6 <_kill>
 80099de:	1c43      	adds	r3, r0, #1
 80099e0:	d102      	bne.n	80099e8 <_kill_r+0x1c>
 80099e2:	682b      	ldr	r3, [r5, #0]
 80099e4:	b103      	cbz	r3, 80099e8 <_kill_r+0x1c>
 80099e6:	6023      	str	r3, [r4, #0]
 80099e8:	bd38      	pop	{r3, r4, r5, pc}
 80099ea:	bf00      	nop
 80099ec:	2000055c 	.word	0x2000055c

080099f0 <_getpid_r>:
 80099f0:	f7f8 b8e9 	b.w	8001bc6 <_getpid>

080099f4 <__swhatbuf_r>:
 80099f4:	b570      	push	{r4, r5, r6, lr}
 80099f6:	460c      	mov	r4, r1
 80099f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099fc:	b096      	sub	sp, #88	@ 0x58
 80099fe:	4615      	mov	r5, r2
 8009a00:	2900      	cmp	r1, #0
 8009a02:	461e      	mov	r6, r3
 8009a04:	da0c      	bge.n	8009a20 <__swhatbuf_r+0x2c>
 8009a06:	89a3      	ldrh	r3, [r4, #12]
 8009a08:	2100      	movs	r1, #0
 8009a0a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a0e:	bf14      	ite	ne
 8009a10:	2340      	movne	r3, #64	@ 0x40
 8009a12:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a16:	2000      	movs	r0, #0
 8009a18:	6031      	str	r1, [r6, #0]
 8009a1a:	602b      	str	r3, [r5, #0]
 8009a1c:	b016      	add	sp, #88	@ 0x58
 8009a1e:	bd70      	pop	{r4, r5, r6, pc}
 8009a20:	466a      	mov	r2, sp
 8009a22:	f000 f849 	bl	8009ab8 <_fstat_r>
 8009a26:	2800      	cmp	r0, #0
 8009a28:	dbed      	blt.n	8009a06 <__swhatbuf_r+0x12>
 8009a2a:	9901      	ldr	r1, [sp, #4]
 8009a2c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a30:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a34:	4259      	negs	r1, r3
 8009a36:	4159      	adcs	r1, r3
 8009a38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a3c:	e7eb      	b.n	8009a16 <__swhatbuf_r+0x22>

08009a3e <__smakebuf_r>:
 8009a3e:	898b      	ldrh	r3, [r1, #12]
 8009a40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a42:	079d      	lsls	r5, r3, #30
 8009a44:	4606      	mov	r6, r0
 8009a46:	460c      	mov	r4, r1
 8009a48:	d507      	bpl.n	8009a5a <__smakebuf_r+0x1c>
 8009a4a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a4e:	6023      	str	r3, [r4, #0]
 8009a50:	6123      	str	r3, [r4, #16]
 8009a52:	2301      	movs	r3, #1
 8009a54:	6163      	str	r3, [r4, #20]
 8009a56:	b003      	add	sp, #12
 8009a58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a5a:	ab01      	add	r3, sp, #4
 8009a5c:	466a      	mov	r2, sp
 8009a5e:	f7ff ffc9 	bl	80099f4 <__swhatbuf_r>
 8009a62:	9f00      	ldr	r7, [sp, #0]
 8009a64:	4605      	mov	r5, r0
 8009a66:	4630      	mov	r0, r6
 8009a68:	4639      	mov	r1, r7
 8009a6a:	f7fe febf 	bl	80087ec <_malloc_r>
 8009a6e:	b948      	cbnz	r0, 8009a84 <__smakebuf_r+0x46>
 8009a70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a74:	059a      	lsls	r2, r3, #22
 8009a76:	d4ee      	bmi.n	8009a56 <__smakebuf_r+0x18>
 8009a78:	f023 0303 	bic.w	r3, r3, #3
 8009a7c:	f043 0302 	orr.w	r3, r3, #2
 8009a80:	81a3      	strh	r3, [r4, #12]
 8009a82:	e7e2      	b.n	8009a4a <__smakebuf_r+0xc>
 8009a84:	89a3      	ldrh	r3, [r4, #12]
 8009a86:	6020      	str	r0, [r4, #0]
 8009a88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a8c:	81a3      	strh	r3, [r4, #12]
 8009a8e:	9b01      	ldr	r3, [sp, #4]
 8009a90:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009a94:	b15b      	cbz	r3, 8009aae <__smakebuf_r+0x70>
 8009a96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a9a:	4630      	mov	r0, r6
 8009a9c:	f000 f81e 	bl	8009adc <_isatty_r>
 8009aa0:	b128      	cbz	r0, 8009aae <__smakebuf_r+0x70>
 8009aa2:	89a3      	ldrh	r3, [r4, #12]
 8009aa4:	f023 0303 	bic.w	r3, r3, #3
 8009aa8:	f043 0301 	orr.w	r3, r3, #1
 8009aac:	81a3      	strh	r3, [r4, #12]
 8009aae:	89a3      	ldrh	r3, [r4, #12]
 8009ab0:	431d      	orrs	r5, r3
 8009ab2:	81a5      	strh	r5, [r4, #12]
 8009ab4:	e7cf      	b.n	8009a56 <__smakebuf_r+0x18>
	...

08009ab8 <_fstat_r>:
 8009ab8:	b538      	push	{r3, r4, r5, lr}
 8009aba:	2300      	movs	r3, #0
 8009abc:	4d06      	ldr	r5, [pc, #24]	@ (8009ad8 <_fstat_r+0x20>)
 8009abe:	4604      	mov	r4, r0
 8009ac0:	4608      	mov	r0, r1
 8009ac2:	4611      	mov	r1, r2
 8009ac4:	602b      	str	r3, [r5, #0]
 8009ac6:	f7f8 f8e6 	bl	8001c96 <_fstat>
 8009aca:	1c43      	adds	r3, r0, #1
 8009acc:	d102      	bne.n	8009ad4 <_fstat_r+0x1c>
 8009ace:	682b      	ldr	r3, [r5, #0]
 8009ad0:	b103      	cbz	r3, 8009ad4 <_fstat_r+0x1c>
 8009ad2:	6023      	str	r3, [r4, #0]
 8009ad4:	bd38      	pop	{r3, r4, r5, pc}
 8009ad6:	bf00      	nop
 8009ad8:	2000055c 	.word	0x2000055c

08009adc <_isatty_r>:
 8009adc:	b538      	push	{r3, r4, r5, lr}
 8009ade:	2300      	movs	r3, #0
 8009ae0:	4d05      	ldr	r5, [pc, #20]	@ (8009af8 <_isatty_r+0x1c>)
 8009ae2:	4604      	mov	r4, r0
 8009ae4:	4608      	mov	r0, r1
 8009ae6:	602b      	str	r3, [r5, #0]
 8009ae8:	f7f8 f8e5 	bl	8001cb6 <_isatty>
 8009aec:	1c43      	adds	r3, r0, #1
 8009aee:	d102      	bne.n	8009af6 <_isatty_r+0x1a>
 8009af0:	682b      	ldr	r3, [r5, #0]
 8009af2:	b103      	cbz	r3, 8009af6 <_isatty_r+0x1a>
 8009af4:	6023      	str	r3, [r4, #0]
 8009af6:	bd38      	pop	{r3, r4, r5, pc}
 8009af8:	2000055c 	.word	0x2000055c

08009afc <sqrt>:
 8009afc:	b538      	push	{r3, r4, r5, lr}
 8009afe:	ec55 4b10 	vmov	r4, r5, d0
 8009b02:	ed2d 8b02 	vpush	{d8}
 8009b06:	f000 f825 	bl	8009b54 <__ieee754_sqrt>
 8009b0a:	4622      	mov	r2, r4
 8009b0c:	462b      	mov	r3, r5
 8009b0e:	4620      	mov	r0, r4
 8009b10:	4629      	mov	r1, r5
 8009b12:	eeb0 8a40 	vmov.f32	s16, s0
 8009b16:	eef0 8a60 	vmov.f32	s17, s1
 8009b1a:	f7f7 f81b 	bl	8000b54 <__aeabi_dcmpun>
 8009b1e:	b990      	cbnz	r0, 8009b46 <sqrt+0x4a>
 8009b20:	2200      	movs	r2, #0
 8009b22:	2300      	movs	r3, #0
 8009b24:	4620      	mov	r0, r4
 8009b26:	4629      	mov	r1, r5
 8009b28:	f7f6 ffec 	bl	8000b04 <__aeabi_dcmplt>
 8009b2c:	b158      	cbz	r0, 8009b46 <sqrt+0x4a>
 8009b2e:	f7fd ff4d 	bl	80079cc <__errno>
 8009b32:	2321      	movs	r3, #33	@ 0x21
 8009b34:	2200      	movs	r2, #0
 8009b36:	6003      	str	r3, [r0, #0]
 8009b38:	2300      	movs	r3, #0
 8009b3a:	4610      	mov	r0, r2
 8009b3c:	4619      	mov	r1, r3
 8009b3e:	f7f6 fe99 	bl	8000874 <__aeabi_ddiv>
 8009b42:	ec41 0b18 	vmov	d8, r0, r1
 8009b46:	eeb0 0a48 	vmov.f32	s0, s16
 8009b4a:	eef0 0a68 	vmov.f32	s1, s17
 8009b4e:	ecbd 8b02 	vpop	{d8}
 8009b52:	bd38      	pop	{r3, r4, r5, pc}

08009b54 <__ieee754_sqrt>:
 8009b54:	4a69      	ldr	r2, [pc, #420]	@ (8009cfc <__ieee754_sqrt+0x1a8>)
 8009b56:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b5a:	ec55 4b10 	vmov	r4, r5, d0
 8009b5e:	43aa      	bics	r2, r5
 8009b60:	462b      	mov	r3, r5
 8009b62:	4621      	mov	r1, r4
 8009b64:	d110      	bne.n	8009b88 <__ieee754_sqrt+0x34>
 8009b66:	4622      	mov	r2, r4
 8009b68:	4620      	mov	r0, r4
 8009b6a:	4629      	mov	r1, r5
 8009b6c:	f7f6 fd58 	bl	8000620 <__aeabi_dmul>
 8009b70:	4602      	mov	r2, r0
 8009b72:	460b      	mov	r3, r1
 8009b74:	4620      	mov	r0, r4
 8009b76:	4629      	mov	r1, r5
 8009b78:	f7f6 fb9c 	bl	80002b4 <__adddf3>
 8009b7c:	4604      	mov	r4, r0
 8009b7e:	460d      	mov	r5, r1
 8009b80:	ec45 4b10 	vmov	d0, r4, r5
 8009b84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b88:	2d00      	cmp	r5, #0
 8009b8a:	dc0e      	bgt.n	8009baa <__ieee754_sqrt+0x56>
 8009b8c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009b90:	4322      	orrs	r2, r4
 8009b92:	d0f5      	beq.n	8009b80 <__ieee754_sqrt+0x2c>
 8009b94:	b19d      	cbz	r5, 8009bbe <__ieee754_sqrt+0x6a>
 8009b96:	4622      	mov	r2, r4
 8009b98:	4620      	mov	r0, r4
 8009b9a:	4629      	mov	r1, r5
 8009b9c:	f7f6 fb88 	bl	80002b0 <__aeabi_dsub>
 8009ba0:	4602      	mov	r2, r0
 8009ba2:	460b      	mov	r3, r1
 8009ba4:	f7f6 fe66 	bl	8000874 <__aeabi_ddiv>
 8009ba8:	e7e8      	b.n	8009b7c <__ieee754_sqrt+0x28>
 8009baa:	152a      	asrs	r2, r5, #20
 8009bac:	d115      	bne.n	8009bda <__ieee754_sqrt+0x86>
 8009bae:	2000      	movs	r0, #0
 8009bb0:	e009      	b.n	8009bc6 <__ieee754_sqrt+0x72>
 8009bb2:	0acb      	lsrs	r3, r1, #11
 8009bb4:	3a15      	subs	r2, #21
 8009bb6:	0549      	lsls	r1, r1, #21
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d0fa      	beq.n	8009bb2 <__ieee754_sqrt+0x5e>
 8009bbc:	e7f7      	b.n	8009bae <__ieee754_sqrt+0x5a>
 8009bbe:	462a      	mov	r2, r5
 8009bc0:	e7fa      	b.n	8009bb8 <__ieee754_sqrt+0x64>
 8009bc2:	005b      	lsls	r3, r3, #1
 8009bc4:	3001      	adds	r0, #1
 8009bc6:	02dc      	lsls	r4, r3, #11
 8009bc8:	d5fb      	bpl.n	8009bc2 <__ieee754_sqrt+0x6e>
 8009bca:	1e44      	subs	r4, r0, #1
 8009bcc:	1b12      	subs	r2, r2, r4
 8009bce:	f1c0 0420 	rsb	r4, r0, #32
 8009bd2:	fa21 f404 	lsr.w	r4, r1, r4
 8009bd6:	4081      	lsls	r1, r0
 8009bd8:	4323      	orrs	r3, r4
 8009bda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009bde:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8009be2:	07d2      	lsls	r2, r2, #31
 8009be4:	f04f 0600 	mov.w	r6, #0
 8009be8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009bec:	ea4f 0767 	mov.w	r7, r7, asr #1
 8009bf0:	f04f 0016 	mov.w	r0, #22
 8009bf4:	4632      	mov	r2, r6
 8009bf6:	bf58      	it	pl
 8009bf8:	005b      	lslpl	r3, r3, #1
 8009bfa:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009bfe:	bf5c      	itt	pl
 8009c00:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009c04:	0049      	lslpl	r1, r1, #1
 8009c06:	005b      	lsls	r3, r3, #1
 8009c08:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009c0c:	0049      	lsls	r1, r1, #1
 8009c0e:	1915      	adds	r5, r2, r4
 8009c10:	429d      	cmp	r5, r3
 8009c12:	bfde      	ittt	le
 8009c14:	192a      	addle	r2, r5, r4
 8009c16:	1b5b      	suble	r3, r3, r5
 8009c18:	1936      	addle	r6, r6, r4
 8009c1a:	0fcd      	lsrs	r5, r1, #31
 8009c1c:	3801      	subs	r0, #1
 8009c1e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009c22:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8009c26:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009c2a:	d1f0      	bne.n	8009c0e <__ieee754_sqrt+0xba>
 8009c2c:	4605      	mov	r5, r0
 8009c2e:	2420      	movs	r4, #32
 8009c30:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009c34:	4293      	cmp	r3, r2
 8009c36:	eb0c 0e00 	add.w	lr, ip, r0
 8009c3a:	dc02      	bgt.n	8009c42 <__ieee754_sqrt+0xee>
 8009c3c:	d113      	bne.n	8009c66 <__ieee754_sqrt+0x112>
 8009c3e:	458e      	cmp	lr, r1
 8009c40:	d811      	bhi.n	8009c66 <__ieee754_sqrt+0x112>
 8009c42:	f1be 0f00 	cmp.w	lr, #0
 8009c46:	eb0e 000c 	add.w	r0, lr, ip
 8009c4a:	da3f      	bge.n	8009ccc <__ieee754_sqrt+0x178>
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	db3d      	blt.n	8009ccc <__ieee754_sqrt+0x178>
 8009c50:	f102 0801 	add.w	r8, r2, #1
 8009c54:	1a9b      	subs	r3, r3, r2
 8009c56:	458e      	cmp	lr, r1
 8009c58:	4465      	add	r5, ip
 8009c5a:	eba1 010e 	sub.w	r1, r1, lr
 8009c5e:	bf88      	it	hi
 8009c60:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009c64:	4642      	mov	r2, r8
 8009c66:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009c6a:	3c01      	subs	r4, #1
 8009c6c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009c70:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009c74:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009c78:	d1dc      	bne.n	8009c34 <__ieee754_sqrt+0xe0>
 8009c7a:	4319      	orrs	r1, r3
 8009c7c:	d01b      	beq.n	8009cb6 <__ieee754_sqrt+0x162>
 8009c7e:	f8df a080 	ldr.w	sl, [pc, #128]	@ 8009d00 <__ieee754_sqrt+0x1ac>
 8009c82:	f8df b080 	ldr.w	fp, [pc, #128]	@ 8009d04 <__ieee754_sqrt+0x1b0>
 8009c86:	e9da 0100 	ldrd	r0, r1, [sl]
 8009c8a:	e9db 2300 	ldrd	r2, r3, [fp]
 8009c8e:	e9da 8900 	ldrd	r8, r9, [sl]
 8009c92:	f7f6 fb0d 	bl	80002b0 <__aeabi_dsub>
 8009c96:	4602      	mov	r2, r0
 8009c98:	460b      	mov	r3, r1
 8009c9a:	4640      	mov	r0, r8
 8009c9c:	4649      	mov	r1, r9
 8009c9e:	f7f6 ff3b 	bl	8000b18 <__aeabi_dcmple>
 8009ca2:	b140      	cbz	r0, 8009cb6 <__ieee754_sqrt+0x162>
 8009ca4:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009ca8:	e9da 0100 	ldrd	r0, r1, [sl]
 8009cac:	e9db 2300 	ldrd	r2, r3, [fp]
 8009cb0:	d10e      	bne.n	8009cd0 <__ieee754_sqrt+0x17c>
 8009cb2:	3601      	adds	r6, #1
 8009cb4:	4625      	mov	r5, r4
 8009cb6:	1073      	asrs	r3, r6, #1
 8009cb8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8009cbc:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8009cc0:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8009cc4:	086b      	lsrs	r3, r5, #1
 8009cc6:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8009cca:	e757      	b.n	8009b7c <__ieee754_sqrt+0x28>
 8009ccc:	4690      	mov	r8, r2
 8009cce:	e7c1      	b.n	8009c54 <__ieee754_sqrt+0x100>
 8009cd0:	e9da 8900 	ldrd	r8, r9, [sl]
 8009cd4:	f7f6 faee 	bl	80002b4 <__adddf3>
 8009cd8:	4602      	mov	r2, r0
 8009cda:	460b      	mov	r3, r1
 8009cdc:	4640      	mov	r0, r8
 8009cde:	4649      	mov	r1, r9
 8009ce0:	f7f6 ff10 	bl	8000b04 <__aeabi_dcmplt>
 8009ce4:	b128      	cbz	r0, 8009cf2 <__ieee754_sqrt+0x19e>
 8009ce6:	1cab      	adds	r3, r5, #2
 8009ce8:	f105 0502 	add.w	r5, r5, #2
 8009cec:	bf08      	it	eq
 8009cee:	3601      	addeq	r6, #1
 8009cf0:	e7e1      	b.n	8009cb6 <__ieee754_sqrt+0x162>
 8009cf2:	1c6b      	adds	r3, r5, #1
 8009cf4:	f023 0501 	bic.w	r5, r3, #1
 8009cf8:	e7dd      	b.n	8009cb6 <__ieee754_sqrt+0x162>
 8009cfa:	bf00      	nop
 8009cfc:	7ff00000 	.word	0x7ff00000
 8009d00:	0800a140 	.word	0x0800a140
 8009d04:	0800a138 	.word	0x0800a138

08009d08 <_init>:
 8009d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d0a:	bf00      	nop
 8009d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d0e:	bc08      	pop	{r3}
 8009d10:	469e      	mov	lr, r3
 8009d12:	4770      	bx	lr

08009d14 <_fini>:
 8009d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d16:	bf00      	nop
 8009d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d1a:	bc08      	pop	{r3}
 8009d1c:	469e      	mov	lr, r3
 8009d1e:	4770      	bx	lr
