{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657646280821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657646280821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 12 22:47:57 2022 " "Processing started: Tue Jul 12 22:47:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657646280821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646280821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Quartus_version -c Quartus_version " "Command: quartus_map --read_settings_files=on --write_settings_files=off Quartus_version -c Quartus_version" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646280822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657646283364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657646283364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /systemverilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646305713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /systemverilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646305752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tx_Done tx_done uart.v(38) " "Verilog HDL Declaration information at uart.v(38): object \"Tx_Done\" differs only in case from object \"tx_done\" in the same scope" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1657646305817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305824 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_tb " "Found entity 2: uart_tb" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646305824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "processor Processor top_module.v(18) " "Verilog HDL Declaration information at top_module.v(18): object \"processor\" differs only in case from object \"Processor\" in the same scope" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1657646305827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "uart UART top_module.v(18) " "Verilog HDL Declaration information at top_module.v(18): object \"uart\" differs only in case from object \"UART\" in the same scope" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1657646305828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305828 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_module_tb " "Found entity 2: top_module_tb" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646305828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/register_mux.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/register_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_MUX " "Found entity 1: Register_MUX" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Register_MUX.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Register_MUX.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305850 ""} { "Info" "ISGN_ENTITY_NAME" "2 Register_MUX_tb " "Found entity 2: Register_MUX_tb" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Register_MUX.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Register_MUX.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646305850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/reg_16bit.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/reg_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16bit " "Found entity 1: reg_16bit" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/reg_16bit.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/reg_16bit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305872 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_16bit_tb " "Found entity 2: reg_16bit_tb" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/reg_16bit.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/reg_16bit.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646305872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/processor.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/processor.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/processor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305887 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_tb " "Found entity 2: processor_tb" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/processor.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/processor.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646305887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/pc.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/PC.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/PC.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305899 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_tb " "Found entity 2: PC_tb" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/PC.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/PC.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646305899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ir.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/IR.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/IR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305905 ""} { "Info" "ISGN_ENTITY_NAME" "2 IR_tb " "Found entity 2: IR_tb" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/IR.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/IR.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646305905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/instruction_rom.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/instruction_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Rom " "Found entity 1: Instruction_Rom" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Instruction_Rom.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Instruction_Rom.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305921 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instruction_Rom_tb " "Found entity 2: Instruction_Rom_tb" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Instruction_Rom.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Instruction_Rom.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646305921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/dram_out_select.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/dram_out_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRam_out_select " "Found entity 1: DRam_out_select" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/DRam_out_select.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/DRam_out_select.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305940 ""} { "Info" "ISGN_ENTITY_NAME" "2 DRam_out_tb " "Found entity 2: DRam_out_tb" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/DRam_out_select.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/DRam_out_select.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646305940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/dram_in_select.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/dram_in_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRam_in_select " "Found entity 1: DRam_in_select" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/DRam_in_select.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/DRam_in_select.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305956 ""} { "Info" "ISGN_ENTITY_NAME" "2 DRam_in_select_tb " "Found entity 2: DRam_in_select_tb" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/DRam_in_select.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/DRam_in_select.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646305956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/data_ram.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Ram " "Found entity 1: Data_Ram" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Data_Ram.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Data_Ram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305968 ""} { "Info" "ISGN_ENTITY_NAME" "2 Data_Ram_tb " "Found entity 2: Data_Ram_tb" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Data_Ram.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Data_Ram.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646305968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/control_unit.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Control_Unit.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Control_Unit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305986 ""} { "Info" "ISGN_ENTITY_NAME" "2 Control_Unit_tb " "Found entity 2: Control_Unit_tb" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Control_Unit.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Control_Unit.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646305986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646305986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/clock_divider.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/clock_divider.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/clock_divider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646306001 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider_tb " "Found entity 2: clock_divider_tb" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/clock_divider.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/clock_divider.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646306001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ar.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR " "Found entity 1: AR" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/AR.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/AR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646306018 ""} { "Info" "ISGN_ENTITY_NAME" "2 AR_tb " "Found entity 2: AR_tb" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/AR.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/AR.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646306018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/alu.v 2 2 " "Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646306020 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_tb " "Found entity 2: ALU_tb" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646306020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/SystemVerilog/Final/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657646306034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306034 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock uart.v(52) " "Verilog HDL Implicit Net warning at uart.v(52): created implicit net for \"clock\"" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657646306068 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(35) " "Verilog HDL Parameter Declaration warning at uart_tx.v(35): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1657646306069 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(36) " "Verilog HDL Parameter Declaration warning at uart_tx.v(36): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1657646306069 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(37) " "Verilog HDL Parameter Declaration warning at uart_tx.v(37): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1657646306069 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(38) " "Verilog HDL Parameter Declaration warning at uart_tx.v(38): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1657646306069 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(39) " "Verilog HDL Parameter Declaration warning at uart_tx.v(39): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1657646306069 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(34) " "Verilog HDL Parameter Declaration warning at uart_rx.v(34): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1657646306071 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(35) " "Verilog HDL Parameter Declaration warning at uart_rx.v(35): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1657646306071 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(36) " "Verilog HDL Parameter Declaration warning at uart_rx.v(36): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1657646306071 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(37) " "Verilog HDL Parameter Declaration warning at uart_rx.v(37): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1657646306071 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(38) " "Verilog HDL Parameter Declaration warning at uart_rx.v(38): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1657646306072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657646306377 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(27) " "Verilog HDL Case Statement warning at ALU.v(27): incomplete case statement has no default case item" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1657646306496 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_bus ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable \"c_bus\", which holds its previous value in one or more paths through the always construct" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1657646306496 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_flag ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable \"z_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1657646306497 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_flag ALU.v(25) " "Inferred latch for \"z_flag\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306498 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[0\] ALU.v(25) " "Inferred latch for \"c_bus\[0\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306499 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[1\] ALU.v(25) " "Inferred latch for \"c_bus\[1\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306499 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[2\] ALU.v(25) " "Inferred latch for \"c_bus\[2\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306499 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[3\] ALU.v(25) " "Inferred latch for \"c_bus\[3\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306499 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[4\] ALU.v(25) " "Inferred latch for \"c_bus\[4\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306500 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[5\] ALU.v(25) " "Inferred latch for \"c_bus\[5\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306500 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[6\] ALU.v(25) " "Inferred latch for \"c_bus\[6\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306500 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[7\] ALU.v(25) " "Inferred latch for \"c_bus\[7\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306501 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[8\] ALU.v(25) " "Inferred latch for \"c_bus\[8\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306501 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[9\] ALU.v(25) " "Inferred latch for \"c_bus\[9\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306501 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[10\] ALU.v(25) " "Inferred latch for \"c_bus\[10\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306501 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[11\] ALU.v(25) " "Inferred latch for \"c_bus\[11\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306501 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[12\] ALU.v(25) " "Inferred latch for \"c_bus\[12\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306502 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[13\] ALU.v(25) " "Inferred latch for \"c_bus\[13\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306502 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[14\] ALU.v(25) " "Inferred latch for \"c_bus\[14\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306502 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_bus\[15\] ALU.v(25) " "Inferred latch for \"c_bus\[15\]\" at ALU.v(25)" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646306503 "|ALU"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[0\]\$latch " "Latch c_bus\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310464 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[1\]\$latch " "Latch c_bus\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310464 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[2\]\$latch " "Latch c_bus\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310465 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[3\]\$latch " "Latch c_bus\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310465 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[4\]\$latch " "Latch c_bus\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310465 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[5\]\$latch " "Latch c_bus\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310466 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[6\]\$latch " "Latch c_bus\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310466 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[7\]\$latch " "Latch c_bus\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310466 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[8\]\$latch " "Latch c_bus\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310467 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[9\]\$latch " "Latch c_bus\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310467 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[10\]\$latch " "Latch c_bus\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310467 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[11\]\$latch " "Latch c_bus\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310467 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[12\]\$latch " "Latch c_bus\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal op_code\[1\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310468 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[13\]\$latch " "Latch c_bus\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal op_code\[1\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310468 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[14\]\$latch " "Latch c_bus\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal op_code\[1\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310468 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_bus\[15\]\$latch " "Latch c_bus\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal op_code\[1\]" {  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657646310469 ""}  } { { "../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" "" { Text "D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657646310469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657646310928 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SystemVerilog/Final/output_files/Quartus_version.map.smsg " "Generated suppressed messages file D:/SystemVerilog/Final/output_files/Quartus_version.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646314283 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657646315897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657646315897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657646317425 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657646317425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657646317425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657646317425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657646317555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 12 22:48:37 2022 " "Processing ended: Tue Jul 12 22:48:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657646317555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657646317555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657646317555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657646317555 ""}
