{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1546354570923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546354570953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 01 22:56:10 2019 " "Processing started: Tue Jan 01 22:56:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546354570953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546354570953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 01 -c 01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 01 -c 01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546354570953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1546354576248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1546354576248 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 01.v(56) " "Verilog HDL Expression warning at 01.v(56): truncated literal to match 12 bits" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1546354628294 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "01.v(275) " "Verilog HDL warning at 01.v(275): extended using \"x\" or \"z\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 275 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1546354628294 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "01.v(295) " "Verilog HDL warning at 01.v(295): extended using \"x\" or \"z\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 295 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1546354628294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01.v 2 2 " "Found 2 design units, including 2 entities, in source file 01.v" { { "Info" "ISGN_ENTITY_NAME" "1 metro " "Found entity 1: metro" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546354628394 ""} { "Info" "ISGN_ENTITY_NAME" "2 debounce " "Found entity 2: debounce" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546354628394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546354628394 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "pay1 01.v(1) " "Verilog HDL Module Declaration error at 01.v(1): port \"pay1\" is not declared as port" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1546354628414 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546354628994 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 01 22:57:08 2019 " "Processing ended: Tue Jan 01 22:57:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546354628994 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546354628994 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546354628994 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546354628994 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546354632544 ""}
