%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/circuit_MUXI21.tex
%%
%%  Purpose:        Circuit File for MUXI21
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{circuitdiagram}{25}{14}

    \pin{15}{4}{L}{A0}
    \pin{1}{10}{L}{S}
    \wire{2}{10}{2}{7}
    \junct{2}{10}
    \wire{2}{7}{19}{7}
    \junct{19}{7}
    \pin{15}{10}{L}{A1}
    \gate{not}{5}{10}{R}{}{}
    \gate[\tristate{Dp}]{not}{19}{4}{R}{}{}
    \gate[\tristate{Un}]{not}{19}{4}{R}{}{}
    \gate[\tristate{Dp}]{not}{19}{10}{R}{}{}
    \gate[\tristate{Un}]{not}{19}{10}{R}{}{}
    \wire{22}{10}{23}{10}
    \wire{22}{4}{23}{4}
    \wire{9}{1}{9}{13}     % wire /S vertical
    \wire{8}{10}{9}{10}     % wire /S horizontal 
    \junct{9}{10}
    \wire{9}{1}{19}{1}     % wire /S below
    \wire{9}{13}{19}{13}     % wire /S above
    \wire{23}{10}{23}{4}   % wire S before pin, vertical
    \junct{23}{7}
    \pin{24}{7}{R}{Z}

\end{circuitdiagram}
