Warning (10268): Verilog HDL information at Lab4.sv(16): always construct contains both blocking and non-blocking assignments File: C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Lab 4/Lab4.sv Line: 16
