$date
  Wed Oct 19 21:45:55 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module state_machine_testbench $end
$var reg 1 ! clk $end
$var reg 1 " output $end
$var reg 1 # finish $end
$var reg 1 $ reset $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 1 ' output $end
$var reg 1 ( state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
1$
0%
1&
0'
0(
#25000000
1!
1%
#50000000
0!
0$
0%
0&
#75000000
1!
1"
1%
1'
1(
#100000000
0!
0%
#125000000
1!
0"
1%
0'
0(
#150000000
0!
0%
#175000000
1!
1"
1%
1'
1(
#200000000
0!
0%
#225000000
1!
0"
1%
0'
0(
#250000000
0!
0%
#275000000
1!
1"
1%
1'
1(
#300000000
0!
0%
#325000000
1!
0"
1%
0'
0(
#350000000
0!
0%
#375000000
1!
1"
1%
1'
1(
#400000000
0!
0%
#425000000
1!
0"
1%
0'
0(
#450000000
0!
0%
#475000000
1!
1"
1%
1'
1(
#500000000
0!
0%
#525000000
1!
0"
1%
0'
0(
#550000000
0!
0%
#575000000
1!
1"
1%
1'
1(
#600000000
0!
0%
#625000000
1!
0"
1%
0'
0(
#650000000
0!
0%
#675000000
1!
1"
1%
1'
1(
#700000000
0!
0%
#725000000
1!
0"
1%
0'
0(
#750000000
0!
0%
#775000000
1!
1"
1%
1'
1(
#800000000
0!
0%
#825000000
1!
0"
1%
0'
0(
#850000000
0!
0%
#875000000
1!
1"
1%
1'
1(
#900000000
0!
0%
#925000000
1!
0"
1%
0'
0(
#950000000
0!
0%
#975000000
1!
1"
1%
1'
1(
#1000000000
0!
1#
0%
#1025000000
1!
0"
1%
0'
0(
#1050000000
