
AVRASM ver. 2.1.30  D:\Project\Micro\AVR\tir\Debug\List\tir.asm Mon Dec 07 20:53:47 2015

D:\Project\Micro\AVR\tir\Debug\List\tir.asm(1090): warning: Register r3 already defined by the .DEF directive
D:\Project\Micro\AVR\tir\Debug\List\tir.asm(1091): warning: Register r4 already defined by the .DEF directive
D:\Project\Micro\AVR\tir\Debug\List\tir.asm(1092): warning: Register r5 already defined by the .DEF directive
D:\Project\Micro\AVR\tir\Debug\List\tir.asm(1093): warning: Register r6 already defined by the .DEF directive
D:\Project\Micro\AVR\tir\Debug\List\tir.asm(1094): warning: Register r7 already defined by the .DEF directive
D:\Project\Micro\AVR\tir\Debug\List\tir.asm(1095): warning: Register r8 already defined by the .DEF directive
D:\Project\Micro\AVR\tir\Debug\List\tir.asm(1096): warning: Register r9 already defined by the .DEF directive
D:\Project\Micro\AVR\tir\Debug\List\tir.asm(1097): warning: Register r10 already defined by the .DEF directive
D:\Project\Micro\AVR\tir\Debug\List\tir.asm(1098): warning: Register r11 already defined by the .DEF directive
D:\Project\Micro\AVR\tir\Debug\List\tir.asm(1099): warning: Register r12 already defined by the .DEF directive
D:\Project\Micro\AVR\tir\Debug\List\tir.asm(1100): warning: Register r13 already defined by the .DEF directive
D:\Project\Micro\AVR\tir\Debug\List\tir.asm(1101): warning: Register r14 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega328P
                 ;Program type           : Application
                 ;Clock frequency        : 16,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega328P
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x08FF
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _a=R3
                 	.DEF _a_msb=R4
                 	.DEF _sum=R5
                 	.DEF _sum_msb=R6
                 	.DEF _m=R7
                 	.DEF _m_msb=R8
                 	.DEF _pm=R9
                 	.DEF _pm_msb=R10
                 	.DEF _m60=R11
                 	.DEF _m60_msb=R12
                 	.DEF _pm60=R13
                 	.DEF _pm60_msb=R14
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0039 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0056 	JMP  _timer0_ovf_isr
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
                 
                 _seg:
000034 7940
000035 3024
000036 1219
000037 7802      	.DB  0x40,0x79,0x24,0x30,0x19,0x12,0x2,0x78
000038 1000      	.DB  0x0,0x10
                 
                 __RESET:
000039 94f8      	CLI
00003a 27ee      	CLR  R30
00003b bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003c e0f1      	LDI  R31,1
00003d bff5      	OUT  MCUCR,R31
00003e bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00003f e08d      	LDI  R24,(14-2)+1
000040 e0a2      	LDI  R26,2
000041 27bb      	CLR  R27
                 __CLEAR_REG:
000042 93ed      	ST   X+,R30
000043 958a      	DEC  R24
000044 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000045 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000046 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000047 e0a0      	LDI  R26,LOW(__SRAM_START)
000048 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000049 93ed      	ST   X+,R30
00004a 9701      	SBIW R24,1
00004b f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GPIOR0 INITIALIZATION
00004c e0e0      	LDI  R30,__GPIOR0_INIT
00004d bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00004e efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00004f bfed      	OUT  SPL,R30
000050 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000051 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000052 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000053 e0d3      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000054 940c 0106 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x300
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 04.12.2015
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega328P
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega328p.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;#define seg_a 1
                 ;#define seg_b 2
                 ;#define seg_c 4
                 ;#define seg_d 8
                 ;#define seg_e 16
                 ;#define seg_f 32
                 ;#define seg_g 64
                 ;
                 ;#define r_1 PORTB.0
                 ;#define r_2 PORTB.1
                 ;#define r_3 PORTB.2
                 ;#define p_1 PINB.0
                 ;#define p_2 PINB.1
                 ;#define p_3 PINB.2
                 ;
                 ;flash unsigned char  seg[10] = {seg_g, seg_a+seg_d+seg_e+seg_f+seg_g, seg_c+seg_f, seg_e+seg_f, seg_a+seg_d+seg_e, seg_b ...
                 ;unsigned int a, sum, m, pm,  m60, pm60, m70, pm70, m80, pm80, m90, pm90, m100, pm100;
                 ;unsigned long timer, timer2;
                 ;unsigned char kol;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0033 {
                 
                 	.CSEG
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
000056 936a      	ST   -Y,R22
000057 937a      	ST   -Y,R23
000058 93ea      	ST   -Y,R30
000059 93fa      	ST   -Y,R31
00005a b7ef      	IN   R30,SREG
00005b 93ea      	ST   -Y,R30
                 ; 0000 0034 // Place your code here
                 ; 0000 0035 timer = timer + 1;
00005c 91e0 0310 	LDS  R30,_timer
00005e 91f0 0311 	LDS  R31,_timer+1
000060 9160 0312 	LDS  R22,_timer+2
000062 9170 0313 	LDS  R23,_timer+3
                +
000064 5fef     +SUBI R30 , LOW ( - 1 )
000065 4fff     +SBCI R31 , HIGH ( - 1 )
000066 4f6f     +SBCI R22 , BYTE3 ( - 1 )
000067 4f7f     +SBCI R23 , BYTE4 ( - 1 )
                 	__ADDD1N 1
000068 93e0 0310 	STS  _timer,R30
00006a 93f0 0311 	STS  _timer+1,R31
00006c 9360 0312 	STS  _timer+2,R22
00006e 9370 0313 	STS  _timer+3,R23
                 ; 0000 0036 timer2 = timer2 + 1;
000070 91e0 0314 	LDS  R30,_timer2
000072 91f0 0315 	LDS  R31,_timer2+1
000074 9160 0316 	LDS  R22,_timer2+2
000076 9170 0317 	LDS  R23,_timer2+3
                +
000078 5fef     +SUBI R30 , LOW ( - 1 )
000079 4fff     +SBCI R31 , HIGH ( - 1 )
00007a 4f6f     +SBCI R22 , BYTE3 ( - 1 )
00007b 4f7f     +SBCI R23 , BYTE4 ( - 1 )
                 	__ADDD1N 1
00007c 93e0 0314 	STS  _timer2,R30
00007e 93f0 0315 	STS  _timer2+1,R31
000080 9360 0316 	STS  _timer2+2,R22
000082 9370 0317 	STS  _timer2+3,R23
                 ; 0000 0037 }
000084 91e9      	LD   R30,Y+
000085 bfef      	OUT  SREG,R30
000086 91f9      	LD   R31,Y+
000087 91e9      	LD   R30,Y+
000088 9179      	LD   R23,Y+
000089 9169      	LD   R22,Y+
00008a 9518      	RETI
                 ; .FEND
                 ;
                 ;// Voltage Reference: AVCC pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (1<<REFS0) | (0<<ADLAR))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 003E {
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 003F ADMUX=adc_input | ADC_VREF_TYPE;
00008b 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
00008c 81e8      	LD   R30,Y
00008d 64e0      	ORI  R30,0x40
00008e 93e0 007c 	STS  124,R30
                 ; 0000 0040 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0041 delay_us(10);
                +
000090 e385     +LDI R24 , LOW ( 53 )
                +__DELAY_USB_LOOP :
000091 958a     +DEC R24
000092 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 53
                 ; 0000 0042 // Start the AD conversion
                 ; 0000 0043 ADCSRA|=(1<<ADSC);
000093 91e0 007a 	LDS  R30,122
000095 64e0      	ORI  R30,0x40
000096 93e0 007a 	STS  122,R30
                 ; 0000 0044 // Wait for the AD conversion to complete
                 ; 0000 0045 while ((ADCSRA & (1<<ADIF))==0);
                 _0x3:
000098 91e0 007a 	LDS  R30,122
00009a 71e0      	ANDI R30,LOW(0x10)
00009b f3e1      	BREQ _0x3
                 ; 0000 0046 ADCSRA|=(1<<ADIF);
00009c 91e0 007a 	LDS  R30,122
00009e 61e0      	ORI  R30,0x10
00009f 93e0 007a 	STS  122,R30
                 ; 0000 0047 return ADCW;
0000a1 91e0 0078 	LDS  R30,120
0000a3 91f0 0079 	LDS  R31,120+1
0000a5 9621      	ADIW R28,1
0000a6 9508      	RET
                 ; 0000 0048 }
                 ; .FEND
                 ;
                 ;void vivod(int vhod)
                 ; 0000 004B {
                 _vivod:
                 ; .FSTART _vivod
                 ; 0000 004C     if(timer < 100)
0000a7 93ba      	ST   -Y,R27
0000a8 93aa      	ST   -Y,R26
                 ;	vhod -> Y+0
0000a9 d1d3      	RCALL SUBOPT_0x0
                +
0000aa 36a4     +CPI R26 , LOW ( 0x64 )
0000ab e0e0     +LDI R30 , HIGH ( 0x64 )
0000ac 07be     +CPC R27 , R30
0000ad e0e0     +LDI R30 , BYTE3 ( 0x64 )
0000ae 078e     +CPC R24 , R30
0000af e0e0     +LDI R30 , BYTE4 ( 0x64 )
0000b0 079e     +CPC R25 , R30
                 	__CPD2N 0x64
0000b1 f440      	BRSH _0x6
                 ; 0000 004D     {
                 ; 0000 004E         if (!p_1)
0000b2 9918      	SBIC 0x3,0
0000b3 c005      	RJMP _0x7
                 ; 0000 004F         {
                 ; 0000 0050             r_3 = 0;
0000b4 982a      	CBI  0x5,2
                 ; 0000 0051             r_2 = 0;
0000b5 9829      	CBI  0x5,1
                 ; 0000 0052             r_1 = 0;
0000b6 d1cf      	RCALL SUBOPT_0x1
                 ; 0000 0053             PORTD = seg[vhod / 100];
0000b7 d1d6      	RCALL SUBOPT_0x2
                 ; 0000 0054             r_1 = 1;
0000b8 9a28      	SBI  0x5,0
                 ; 0000 0055         }
                 ; 0000 0056 
                 ; 0000 0057     }
                 _0x7:
                 ; 0000 0058     else
0000b9 c04a      	RJMP _0x10
                 _0x6:
                 ; 0000 0059     if(timer < 200)
0000ba d1c2      	RCALL SUBOPT_0x0
                +
0000bb 3ca8     +CPI R26 , LOW ( 0xC8 )
0000bc e0e0     +LDI R30 , HIGH ( 0xC8 )
0000bd 07be     +CPC R27 , R30
0000be e0e0     +LDI R30 , BYTE3 ( 0xC8 )
0000bf 078e     +CPC R24 , R30
0000c0 e0e0     +LDI R30 , BYTE4 ( 0xC8 )
0000c1 079e     +CPC R25 , R30
                 	__CPD2N 0xC8
0000c2 f468      	BRSH _0x11
                 ; 0000 005A     {
                 ; 0000 005B         if (!p_2)
0000c3 9919      	SBIC 0x3,1
0000c4 c00a      	RJMP _0x12
                 ; 0000 005C         {
                 ; 0000 005D             r_1 = 0;
0000c5 9828      	CBI  0x5,0
                 ; 0000 005E             r_2 = 0;
0000c6 9829      	CBI  0x5,1
                 ; 0000 005F             r_3 = 0;
0000c7 982a      	CBI  0x5,2
                 ; 0000 0060             PORTD = seg[(vhod / 10) - (vhod/100)*10];
0000c8 d1ca      	RCALL SUBOPT_0x3
0000c9 01df      	MOVW R26,R30
0000ca 01fb      	MOVW R30,R22
0000cb 1bea      	SUB  R30,R26
0000cc 0bfb      	SBC  R31,R27
0000cd d1c0      	RCALL SUBOPT_0x2
                 ; 0000 0061             r_2 = 1;
0000ce 9a29      	SBI  0x5,1
                 ; 0000 0062         }
                 ; 0000 0063 
                 ; 0000 0064     }
                 _0x12:
                 ; 0000 0065     else
0000cf c034      	RJMP _0x1B
                 _0x11:
                 ; 0000 0066     if(timer<300)
0000d0 d1ac      	RCALL SUBOPT_0x0
                +
0000d1 32ac     +CPI R26 , LOW ( 0x12C )
0000d2 e0e1     +LDI R30 , HIGH ( 0x12C )
0000d3 07be     +CPC R27 , R30
0000d4 e0e0     +LDI R30 , BYTE3 ( 0x12C )
0000d5 078e     +CPC R24 , R30
0000d6 e0e0     +LDI R30 , BYTE4 ( 0x12C )
0000d7 079e     +CPC R25 , R30
                 	__CPD2N 0x12C
0000d8 f510      	BRSH _0x1C
                 ; 0000 0067     {
                 ; 0000 0068         if (!p_3)
0000d9 991a      	SBIC 0x3,2
0000da c01f      	RJMP _0x1D
                 ; 0000 0069         {
                 ; 0000 006A             r_2 = 0;
0000db 9829      	CBI  0x5,1
                 ; 0000 006B             r_3 = 0;
0000dc 982a      	CBI  0x5,2
                 ; 0000 006C             r_1 = 0;
0000dd d1a8      	RCALL SUBOPT_0x1
                 ; 0000 006D             PORTD = seg[vhod  - (vhod/100)*100 - ((vhod / 10) - (vhod/100)*10)*10];
0000de e6a4      	LDI  R26,LOW(100)
0000df e0b0      	LDI  R27,HIGH(100)
0000e0 940e 02c4 	CALL __MULW12
0000e2 81a8      	LD   R26,Y
0000e3 81b9      	LDD  R27,Y+1
0000e4 940e 02ef 	CALL __SWAPW12
0000e6 1bea      	SUB  R30,R26
0000e7 0bfb      	SBC  R31,R27
0000e8 93ff      	PUSH R31
0000e9 93ef      	PUSH R30
0000ea d1a8      	RCALL SUBOPT_0x3
0000eb 01db      	MOVW R26,R22
0000ec 1bae      	SUB  R26,R30
0000ed 0bbf      	SBC  R27,R31
0000ee e0ea      	LDI  R30,LOW(10)
0000ef e0f0      	LDI  R31,HIGH(10)
0000f0 940e 02c4 	CALL __MULW12
0000f2 91af      	POP  R26
0000f3 91bf      	POP  R27
0000f4 940e 02ef 	CALL __SWAPW12
0000f6 1bea      	SUB  R30,R26
0000f7 0bfb      	SBC  R31,R27
0000f8 d195      	RCALL SUBOPT_0x2
                 ; 0000 006E             r_3 = 1;
0000f9 9a2a      	SBI  0x5,2
                 ; 0000 006F         }
                 ; 0000 0070 
                 ; 0000 0071 
                 ; 0000 0072     }
                 _0x1D:
                 ; 0000 0073     else
0000fa c009      	RJMP _0x26
                 _0x1C:
                 ; 0000 0074     {
                 ; 0000 0075         timer = 0;
0000fb e0e0      	LDI  R30,LOW(0)
0000fc 93e0 0310 	STS  _timer,R30
0000fe 93e0 0311 	STS  _timer+1,R30
000100 93e0 0312 	STS  _timer+2,R30
000102 93e0 0313 	STS  _timer+3,R30
                 ; 0000 0076     }
                 _0x26:
                 _0x1B:
                 _0x10:
                 ; 0000 0077 }
000104 9622      	ADIW R28,2
000105 9508      	RET
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 007A {
                 _main:
                 ; .FSTART _main
                 ; 0000 007B // Declare your local variables here
                 ; 0000 007C 
                 ; 0000 007D // Crystal Oscillator division factor: 1
                 ; 0000 007E #pragma optsize-
                 ; 0000 007F CLKPR=(1<<CLKPCE);
000106 e8e0      	LDI  R30,LOW(128)
000107 93e0 0061 	STS  97,R30
                 ; 0000 0080 CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
000109 e0e0      	LDI  R30,LOW(0)
00010a 93e0 0061 	STS  97,R30
                 ; 0000 0081 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 0082 #pragma optsize+
                 ; 0000 0083 #endif
                 ; 0000 0084 
                 ; 0000 0085 // Input/Output Ports initialization
                 ; 0000 0086 // Port B initialization
                 ; 0000 0087 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0088 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
00010c e0e7      	LDI  R30,LOW(7)
00010d b9e4      	OUT  0x4,R30
                 ; 0000 0089 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 008A PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00010e e0e0      	LDI  R30,LOW(0)
00010f b9e5      	OUT  0x5,R30
                 ; 0000 008B 
                 ; 0000 008C // Port C initialization
                 ; 0000 008D // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 008E DDRC=(0<<DDC6) | (1<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000110 e2e0      	LDI  R30,LOW(32)
000111 b9e7      	OUT  0x7,R30
                 ; 0000 008F // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0090 PORTC=(0<<PORTC6) | (0<<PORTC5) | (1<<PORTC4) | (1<<PORTC3) | (1<<PORTC2) | (1<<PORTC1) | (1<<PORTC0);
000112 e1ef      	LDI  R30,LOW(31)
000113 b9e8      	OUT  0x8,R30
                 ; 0000 0091 
                 ; 0000 0092 // Port D initialization
                 ; 0000 0093 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0094 DDRD=(0<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (1<<DDD3) | (1<<DDD2) | (1<<DDD1) | (1<<DDD0);
000114 e7ef      	LDI  R30,LOW(127)
000115 b9ea      	OUT  0xA,R30
                 ; 0000 0095 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0096 PORTD=(0<<PORTD7) | (1<<PORTD6) | (1<<PORTD5) | (1<<PORTD4) | (1<<PORTD3) | (1<<PORTD2) | (1<<PORTD1) | (1<<PORTD0);
000116 b9eb      	OUT  0xB,R30
                 ; 0000 0097 
                 ; 0000 0098 // Timer/Counter 0 initialization
                 ; 0000 0099 // Clock source: System Clock
                 ; 0000 009A // Clock value: 16000,000 kHz
                 ; 0000 009B // Mode: Normal top=0xFF
                 ; 0000 009C // OC0A output: Disconnected
                 ; 0000 009D // OC0B output: Disconnected
                 ; 0000 009E // Timer Period: 0,016 ms
                 ; 0000 009F TCCR0A=(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (0<<WGM01) | (0<<WGM00);
000117 e0e0      	LDI  R30,LOW(0)
000118 bde4      	OUT  0x24,R30
                 ; 0000 00A0 TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (1<<CS00);
000119 e0e1      	LDI  R30,LOW(1)
00011a bde5      	OUT  0x25,R30
                 ; 0000 00A1 TCNT0=0x00;
00011b e0e0      	LDI  R30,LOW(0)
00011c bde6      	OUT  0x26,R30
                 ; 0000 00A2 OCR0A=0x00;
00011d bde7      	OUT  0x27,R30
                 ; 0000 00A3 OCR0B=0x00;
00011e bde8      	OUT  0x28,R30
                 ; 0000 00A4 
                 ; 0000 00A5 
                 ; 0000 00A6 // Timer/Counter 1 initialization
                 ; 0000 00A7 // Clock source: System Clock
                 ; 0000 00A8 // Clock value: Timer1 Stopped
                 ; 0000 00A9 // Mode: Normal top=0xFFFF
                 ; 0000 00AA // OC1A output: Disconnected
                 ; 0000 00AB // OC1B output: Disconnected
                 ; 0000 00AC // Noise Canceler: Off
                 ; 0000 00AD // Input Capture on Falling Edge
                 ; 0000 00AE // Timer1 Overflow Interrupt: Off
                 ; 0000 00AF // Input Capture Interrupt: Off
                 ; 0000 00B0 // Compare A Match Interrupt: Off
                 ; 0000 00B1 // Compare B Match Interrupt: Off
                 ; 0000 00B2 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
00011f 93e0 0080 	STS  128,R30
                 ; 0000 00B3 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000121 93e0 0081 	STS  129,R30
                 ; 0000 00B4 TCNT1H=0x00;
000123 93e0 0085 	STS  133,R30
                 ; 0000 00B5 TCNT1L=0x00;
000125 93e0 0084 	STS  132,R30
                 ; 0000 00B6 ICR1H=0x00;
000127 93e0 0087 	STS  135,R30
                 ; 0000 00B7 ICR1L=0x00;
000129 93e0 0086 	STS  134,R30
                 ; 0000 00B8 OCR1AH=0x00;
00012b 93e0 0089 	STS  137,R30
                 ; 0000 00B9 OCR1AL=0x00;
00012d 93e0 0088 	STS  136,R30
                 ; 0000 00BA OCR1BH=0x00;
00012f 93e0 008b 	STS  139,R30
                 ; 0000 00BB OCR1BL=0x00;
000131 93e0 008a 	STS  138,R30
                 ; 0000 00BC 
                 ; 0000 00BD // Timer/Counter 2 initialization
                 ; 0000 00BE // Clock source: System Clock
                 ; 0000 00BF // Clock value: Timer2 Stopped
                 ; 0000 00C0 // Mode: Normal top=0xFF
                 ; 0000 00C1 // OC2A output: Disconnected
                 ; 0000 00C2 // OC2B output: Disconnected
                 ; 0000 00C3 ASSR=(0<<EXCLK) | (0<<AS2);
000133 93e0 00b6 	STS  182,R30
                 ; 0000 00C4 TCCR2A=(0<<COM2A1) | (0<<COM2A0) | (0<<COM2B1) | (0<<COM2B0) | (0<<WGM21) | (0<<WGM20);
000135 93e0 00b0 	STS  176,R30
                 ; 0000 00C5 TCCR2B=(0<<WGM22) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000137 93e0 00b1 	STS  177,R30
                 ; 0000 00C6 TCNT2=0x00;
000139 93e0 00b2 	STS  178,R30
                 ; 0000 00C7 OCR2A=0x00;
00013b 93e0 00b3 	STS  179,R30
                 ; 0000 00C8 OCR2B=0x00;
00013d 93e0 00b4 	STS  180,R30
                 ; 0000 00C9 
                 ; 0000 00CA // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 00CB TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (1<<TOIE0);
00013f e0e1      	LDI  R30,LOW(1)
000140 93e0 006e 	STS  110,R30
                 ; 0000 00CC 
                 ; 0000 00CD // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 00CE TIMSK1=(0<<ICIE1) | (0<<OCIE1B) | (0<<OCIE1A) | (0<<TOIE1);
000142 e0e0      	LDI  R30,LOW(0)
000143 93e0 006f 	STS  111,R30
                 ; 0000 00CF 
                 ; 0000 00D0 // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 00D1 TIMSK2=(0<<OCIE2B) | (0<<OCIE2A) | (0<<TOIE2);
000145 93e0 0070 	STS  112,R30
                 ; 0000 00D2 
                 ; 0000 00D3 // External Interrupt(s) initialization
                 ; 0000 00D4 // INT0: Off
                 ; 0000 00D5 // INT1: Off
                 ; 0000 00D6 // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 00D7 // Interrupt on any change on pins PCINT8-14: Off
                 ; 0000 00D8 // Interrupt on any change on pins PCINT16-23: Off
                 ; 0000 00D9 EICRA=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000147 93e0 0069 	STS  105,R30
                 ; 0000 00DA EIMSK=(0<<INT1) | (0<<INT0);
000149 bbed      	OUT  0x1D,R30
                 ; 0000 00DB PCICR=(0<<PCIE2) | (0<<PCIE1) | (0<<PCIE0);
00014a 93e0 0068 	STS  104,R30
                 ; 0000 00DC 
                 ; 0000 00DD // USART initialization
                 ; 0000 00DE // USART disabled
                 ; 0000 00DF UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (0<<RXEN0) | (0<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
00014c 93e0 00c1 	STS  193,R30
                 ; 0000 00E0 
                 ; 0000 00E1 // Analog Comparator initialization
                 ; 0000 00E2 // Analog Comparator: Off
                 ; 0000 00E3 // The Analog Comparator's positive input is
                 ; 0000 00E4 // connected to the AIN0 pin
                 ; 0000 00E5 // The Analog Comparator's negative input is
                 ; 0000 00E6 // connected to the AIN1 pin
                 ; 0000 00E7 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00014e e8e0      	LDI  R30,LOW(128)
00014f bfe0      	OUT  0x30,R30
                 ; 0000 00E8 // Digital input buffer on AIN0: On
                 ; 0000 00E9 // Digital input buffer on AIN1: On
                 ; 0000 00EA DIDR1=(0<<AIN0D) | (0<<AIN1D);
000150 e0e0      	LDI  R30,LOW(0)
000151 93e0 007f 	STS  127,R30
                 ; 0000 00EB 
                 ; 0000 00EC // ADC initialization
                 ; 0000 00ED // ADC Clock frequency: 1000,000 kHz
                 ; 0000 00EE // ADC Voltage Reference: AVCC pin
                 ; 0000 00EF // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 00F0 // Digital input buffers on ADC0: On, ADC1: On, ADC2: On, ADC3: On
                 ; 0000 00F1 // ADC4: On, ADC5: On
                 ; 0000 00F2 DIDR0=(0<<ADC5D) | (0<<ADC4D) | (0<<ADC3D) | (0<<ADC2D) | (0<<ADC1D) | (0<<ADC0D);
000153 93e0 007e 	STS  126,R30
                 ; 0000 00F3 ADMUX=ADC_VREF_TYPE;
000155 e4e0      	LDI  R30,LOW(64)
000156 93e0 007c 	STS  124,R30
                 ; 0000 00F4 ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (1<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000158 e8e4      	LDI  R30,LOW(132)
000159 93e0 007a 	STS  122,R30
                 ; 0000 00F5 ADCSRB=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
00015b e0e0      	LDI  R30,LOW(0)
00015c 93e0 007b 	STS  123,R30
                 ; 0000 00F6 
                 ; 0000 00F7 
                 ; 0000 00F8 // SPI initialization
                 ; 0000 00F9 // SPI disabled
                 ; 0000 00FA SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
00015e bdec      	OUT  0x2C,R30
                 ; 0000 00FB 
                 ; 0000 00FC // TWI initialization
                 ; 0000 00FD // TWI disabled
                 ; 0000 00FE TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
00015f 93e0 00bc 	STS  188,R30
                 ; 0000 00FF 
                 ; 0000 0100 
                 ; 0000 0101 // Global enable interrupts
                 ; 0000 0102 #asm("sei")
000161 9478      	sei
                 ; 0000 0103 
                 ; 0000 0104 
                 ; 0000 0105 //seg_a = 0;
                 ; 0000 0106 //r_1 = 1;
                 ; 0000 0107         pm100 = read_adc(0);
000162 e0a0      	LDI  R26,LOW(0)
000163 df27      	RCALL _read_adc
000164 93e0 030e 	STS  _pm100,R30
000166 93f0 030f 	STS  _pm100+1,R31
                 ; 0000 0108         pm90 = read_adc(1);
000168 e0a1      	LDI  R26,LOW(1)
000169 df21      	RCALL _read_adc
00016a 93e0 030a 	STS  _pm90,R30
00016c 93f0 030b 	STS  _pm90+1,R31
                 ; 0000 0109         pm80 = read_adc(2);
00016e e0a2      	LDI  R26,LOW(2)
00016f df1b      	RCALL _read_adc
000170 93e0 0306 	STS  _pm80,R30
000172 93f0 0307 	STS  _pm80+1,R31
                 ; 0000 010A         pm70 = read_adc(3);
000174 e0a3      	LDI  R26,LOW(3)
000175 df15      	RCALL _read_adc
000176 93e0 0302 	STS  _pm70,R30
000178 93f0 0303 	STS  _pm70+1,R31
                 ; 0000 010B         pm60 = read_adc(4);
00017a e0a4      	LDI  R26,LOW(4)
00017b df0f      	RCALL _read_adc
                +
00017c 2ede     +MOV R13 , R30
00017d 2eef     +MOV R14 , R31
                 	__PUTW1R 13,14
                 ; 0000 010C 
                 ; 0000 010D         kol = 10;
00017e e0ea      	LDI  R30,LOW(10)
00017f 93e0 0318 	STS  _kol,R30
                 ; 0000 010E while (1)
                 _0x27:
                 ; 0000 010F       {
                 ; 0000 0110       // Place your code here
                 ; 0000 0111         m100 = read_adc(0);
000181 e0a0      	LDI  R26,LOW(0)
000182 df08      	RCALL _read_adc
000183 93e0 030c 	STS  _m100,R30
000185 93f0 030d 	STS  _m100+1,R31
                 ; 0000 0112         m90 = read_adc(1);
000187 e0a1      	LDI  R26,LOW(1)
000188 df02      	RCALL _read_adc
000189 93e0 0308 	STS  _m90,R30
00018b 93f0 0309 	STS  _m90+1,R31
                 ; 0000 0113         m80 = read_adc(2);
00018d e0a2      	LDI  R26,LOW(2)
00018e defc      	RCALL _read_adc
00018f 93e0 0304 	STS  _m80,R30
000191 93f0 0305 	STS  _m80+1,R31
                 ; 0000 0114         m70 = read_adc(3);
000193 e0a3      	LDI  R26,LOW(3)
000194 def6      	RCALL _read_adc
000195 93e0 0300 	STS  _m70,R30
000197 93f0 0301 	STS  _m70+1,R31
                 ; 0000 0115         m60 = read_adc(4);
000199 e0a4      	LDI  R26,LOW(4)
00019a def0      	RCALL _read_adc
                +
00019b 2ebe     +MOV R11 , R30
00019c 2ecf     +MOV R12 , R31
                 	__PUTW1R 11,12
                 ; 0000 0116         if((pm100 - 2) > m100) a = 100; else pm100 = m100;
00019d 91a0 030e 	LDS  R26,_pm100
00019f 91b0 030f 	LDS  R27,_pm100+1
0001a1 9712      	SBIW R26,2
0001a2 91e0 030c 	LDS  R30,_m100
0001a4 91f0 030d 	LDS  R31,_m100+1
0001a6 17ea      	CP   R30,R26
0001a7 07fb      	CPC  R31,R27
0001a8 f428      	BRSH _0x2A
0001a9 e6e4      	LDI  R30,LOW(100)
0001aa e0f0      	LDI  R31,HIGH(100)
                +
0001ab 2e3e     +MOV R3 , R30
0001ac 2e4f     +MOV R4 , R31
                 	__PUTW1R 3,4
0001ad c008      	RJMP _0x2B
                 _0x2A:
0001ae 91e0 030c 	LDS  R30,_m100
0001b0 91f0 030d 	LDS  R31,_m100+1
0001b2 93e0 030e 	STS  _pm100,R30
0001b4 93f0 030f 	STS  _pm100+1,R31
                 ; 0000 0117         if((pm90 - 3) > m90) { if(a==100) a= 90; else a = 80; } else pm90 = m90;
                 _0x2B:
0001b6 91a0 030a 	LDS  R26,_pm90
0001b8 91b0 030b 	LDS  R27,_pm90+1
0001ba 9713      	SBIW R26,3
0001bb 91e0 0308 	LDS  R30,_m90
0001bd 91f0 0309 	LDS  R31,_m90+1
0001bf 17ea      	CP   R30,R26
0001c0 07fb      	CPC  R31,R27
0001c1 f468      	BRSH _0x2C
0001c2 e6e4      	LDI  R30,LOW(100)
0001c3 e0f0      	LDI  R31,HIGH(100)
0001c4 15e3      	CP   R30,R3
0001c5 05f4      	CPC  R31,R4
0001c6 f419      	BRNE _0x2D
0001c7 e5ea      	LDI  R30,LOW(90)
0001c8 e0f0      	LDI  R31,HIGH(90)
0001c9 c002      	RJMP _0x51
                 _0x2D:
0001ca e5e0      	LDI  R30,LOW(80)
0001cb e0f0      	LDI  R31,HIGH(80)
                 _0x51:
                +
0001cc 2e3e     +MOV R3 , R30
0001cd 2e4f     +MOV R4 , R31
                 	__PUTW1R 3,4
0001ce c008      	RJMP _0x2F
                 _0x2C:
0001cf 91e0 0308 	LDS  R30,_m90
0001d1 91f0 0309 	LDS  R31,_m90+1
0001d3 93e0 030a 	STS  _pm90,R30
0001d5 93f0 030b 	STS  _pm90+1,R31
                 ; 0000 0118         if((pm80 - 4) > m80) { if(a==80) a= 70; else a = 60; } else pm80 = m80;
                 _0x2F:
0001d7 91a0 0306 	LDS  R26,_pm80
0001d9 91b0 0307 	LDS  R27,_pm80+1
0001db 9714      	SBIW R26,4
0001dc 91e0 0304 	LDS  R30,_m80
0001de 91f0 0305 	LDS  R31,_m80+1
0001e0 17ea      	CP   R30,R26
0001e1 07fb      	CPC  R31,R27
0001e2 f468      	BRSH _0x30
0001e3 e5e0      	LDI  R30,LOW(80)
0001e4 e0f0      	LDI  R31,HIGH(80)
0001e5 15e3      	CP   R30,R3
0001e6 05f4      	CPC  R31,R4
0001e7 f419      	BRNE _0x31
0001e8 e4e6      	LDI  R30,LOW(70)
0001e9 e0f0      	LDI  R31,HIGH(70)
0001ea c002      	RJMP _0x52
                 _0x31:
0001eb e3ec      	LDI  R30,LOW(60)
0001ec e0f0      	LDI  R31,HIGH(60)
                 _0x52:
                +
0001ed 2e3e     +MOV R3 , R30
0001ee 2e4f     +MOV R4 , R31
                 	__PUTW1R 3,4
0001ef c008      	RJMP _0x33
                 _0x30:
0001f0 91e0 0304 	LDS  R30,_m80
0001f2 91f0 0305 	LDS  R31,_m80+1
0001f4 93e0 0306 	STS  _pm80,R30
0001f6 93f0 0307 	STS  _pm80+1,R31
                 ; 0000 0119         if((pm70 - 5) > m70) { if(a==60) a= 50; else a = 40; } else pm70 = m70;
                 _0x33:
0001f8 91a0 0302 	LDS  R26,_pm70
0001fa 91b0 0303 	LDS  R27,_pm70+1
0001fc 9715      	SBIW R26,5
0001fd 91e0 0300 	LDS  R30,_m70
0001ff 91f0 0301 	LDS  R31,_m70+1
000201 17ea      	CP   R30,R26
000202 07fb      	CPC  R31,R27
000203 f468      	BRSH _0x34
000204 e3ec      	LDI  R30,LOW(60)
000205 e0f0      	LDI  R31,HIGH(60)
000206 15e3      	CP   R30,R3
000207 05f4      	CPC  R31,R4
000208 f419      	BRNE _0x35
000209 e3e2      	LDI  R30,LOW(50)
00020a e0f0      	LDI  R31,HIGH(50)
00020b c002      	RJMP _0x53
                 _0x35:
00020c e2e8      	LDI  R30,LOW(40)
00020d e0f0      	LDI  R31,HIGH(40)
                 _0x53:
                +
00020e 2e3e     +MOV R3 , R30
00020f 2e4f     +MOV R4 , R31
                 	__PUTW1R 3,4
000210 c008      	RJMP _0x37
                 _0x34:
000211 91e0 0300 	LDS  R30,_m70
000213 91f0 0301 	LDS  R31,_m70+1
000215 93e0 0302 	STS  _pm70,R30
000217 93f0 0303 	STS  _pm70+1,R31
                 ; 0000 011A         if((pm60 - 6) > m60) { if(a==40) a= 30; else a = 20; } else pm60 = m60;
                 _0x37:
                +
000219 2dad     +MOV R26 , R13
00021a 2dbe     +MOV R27 , R14
                 	__GETW2R 13,14
00021b 9716      	SBIW R26,6
00021c 16ba      	CP   R11,R26
00021d 06cb      	CPC  R12,R27
00021e f468      	BRSH _0x38
00021f e2e8      	LDI  R30,LOW(40)
000220 e0f0      	LDI  R31,HIGH(40)
000221 15e3      	CP   R30,R3
000222 05f4      	CPC  R31,R4
000223 f419      	BRNE _0x39
000224 e1ee      	LDI  R30,LOW(30)
000225 e0f0      	LDI  R31,HIGH(30)
000226 c002      	RJMP _0x54
                 _0x39:
000227 e1e4      	LDI  R30,LOW(20)
000228 e0f0      	LDI  R31,HIGH(20)
                 _0x54:
                +
000229 2e3e     +MOV R3 , R30
00022a 2e4f     +MOV R4 , R31
                 	__PUTW1R 3,4
00022b c002      	RJMP _0x3B
                 _0x38:
                +
00022c 2cdb     +MOV R13 , R11
00022d 2cec     +MOV R14 , R12
                 	__MOVEWRR 13,14,11,12
                 ; 0000 011B         if (a > 0)
                 _0x3B:
00022e 2400      	CLR  R0
00022f 1403      	CP   R0,R3
000230 0404      	CPC  R0,R4
000231 f008      	BRLO PC+2
000232 c048      	RJMP _0x3C
                 ; 0000 011C         {
                 ; 0000 011D             timer2 = 0;
000233 d071      	RCALL SUBOPT_0x4
                 ; 0000 011E             while (timer2 < 150000) vivod(a);
                 _0x3D:
000234 d07a      	RCALL SUBOPT_0x5
                +
000235 3fa0     +CPI R26 , LOW ( 0x249F0 )
000236 e4e9     +LDI R30 , HIGH ( 0x249F0 )
000237 07be     +CPC R27 , R30
000238 e0e2     +LDI R30 , BYTE3 ( 0x249F0 )
000239 078e     +CPC R24 , R30
00023a e0e0     +LDI R30 , BYTE4 ( 0x249F0 )
00023b 079e     +CPC R25 , R30
                 	__CPD2N 0x249F0
00023c f420      	BRSH _0x3F
                +
00023d 2da3     +MOV R26 , R3
00023e 2db4     +MOV R27 , R4
                 	__GETW2R 3,4
00023f de67      	RCALL _vivod
000240 cff3      	RJMP _0x3D
                 _0x3F:
                 ; 0000 0151 sum += a;
                +
000241 0c53     +ADD R5 , R3
000242 1c64     +ADC R6 , R4
                 	__ADDWRR 5,6,3,4
                 ; 0000 0152             a = 0;
000243 2433      	CLR  R3
000244 2444      	CLR  R4
                 ; 0000 0153             kol--;
000245 91e0 0318 	LDS  R30,_kol
000247 50e1      	SUBI R30,LOW(1)
000248 93e0 0318 	STS  _kol,R30
                 ; 0000 0154             r_1 = 0;
00024a 9828      	CBI  0x5,0
                 ; 0000 0155             r_2 = 0;
00024b 9829      	CBI  0x5,1
                 ; 0000 0156             PORTD = seg[kol];
00024c e0f0      	LDI  R31,0
00024d d040      	RCALL SUBOPT_0x2
                 ; 0000 0157             r_3 = 1;
00024e 9a2a      	SBI  0x5,2
                 ; 0000 0158             if (kol == 0)
00024f 91e0 0318 	LDS  R30,_kol
000251 30e0      	CPI  R30,0
000252 f541      	BRNE _0x46
                 ; 0000 0159             {
                 ; 0000 015A                 r_3 = 0;
000253 982a      	CBI  0x5,2
                 ; 0000 015B                 timer2 = 0;
000254 d050      	RCALL SUBOPT_0x4
                 ; 0000 015C                 while (timer2 < 30000);
                 _0x49:
000255 d059      	RCALL SUBOPT_0x5
                +
000256 33a0     +CPI R26 , LOW ( 0x7530 )
000257 e7e5     +LDI R30 , HIGH ( 0x7530 )
000258 07be     +CPC R27 , R30
000259 e0e0     +LDI R30 , BYTE3 ( 0x7530 )
00025a 078e     +CPC R24 , R30
00025b e0e0     +LDI R30 , BYTE4 ( 0x7530 )
00025c 079e     +CPC R25 , R30
                 	__CPD2N 0x7530
00025d f3b8      	BRLO _0x49
                 ; 0000 015D                 if (sum == 1000) sum = 999;
00025e eee8      	LDI  R30,LOW(1000)
00025f e0f3      	LDI  R31,HIGH(1000)
000260 15e5      	CP   R30,R5
000261 05f6      	CPC  R31,R6
000262 f421      	BRNE _0x4C
000263 eee7      	LDI  R30,LOW(999)
000264 e0f3      	LDI  R31,HIGH(999)
                +
000265 2e5e     +MOV R5 , R30
000266 2e6f     +MOV R6 , R31
                 	__PUTW1R 5,6
                 ; 0000 015E                  while (timer2 < 500000) vivod(sum);
                 _0x4C:
                 _0x4D:
000267 d047      	RCALL SUBOPT_0x5
                +
000268 32a0     +CPI R26 , LOW ( 0x7A120 )
000269 eae1     +LDI R30 , HIGH ( 0x7A120 )
00026a 07be     +CPC R27 , R30
00026b e0e7     +LDI R30 , BYTE3 ( 0x7A120 )
00026c 078e     +CPC R24 , R30
00026d e0e0     +LDI R30 , BYTE4 ( 0x7A120 )
00026e 079e     +CPC R25 , R30
                 	__CPD2N 0x7A120
00026f f420      	BRSH _0x4F
                +
000270 2da5     +MOV R26 , R5
000271 2db6     +MOV R27 , R6
                 	__GETW2R 5,6
000272 de34      	RCALL _vivod
000273 cff3      	RJMP _0x4D
                 _0x4F:
                 ; 0000 015F sum = 0;
000274 2455      	CLR  R5
000275 2466      	CLR  R6
                 ; 0000 0160                  kol = 10;
000276 e0ea      	LDI  R30,LOW(10)
000277 93e0 0318 	STS  _kol,R30
                 ; 0000 0161                  PORTD = 255;
000279 efef      	LDI  R30,LOW(255)
00027a b9eb      	OUT  0xB,R30
                 ; 0000 0162             }
                 ; 0000 0163         }
                 _0x46:
                 ; 0000 0164       }
                 _0x3C:
00027b cf05      	RJMP _0x27
                 ; 0000 0165 }
                 _0x50:
00027c cfff      	RJMP _0x50
                 ; .FEND
                 ;
                 
                 	.DSEG
                 _m70:
000300           	.BYTE 0x2
                 _pm70:
000302           	.BYTE 0x2
                 _m80:
000304           	.BYTE 0x2
                 _pm80:
000306           	.BYTE 0x2
                 _m90:
000308           	.BYTE 0x2
                 _pm90:
00030a           	.BYTE 0x2
                 _m100:
00030c           	.BYTE 0x2
                 _pm100:
00030e           	.BYTE 0x2
                 _timer:
000310           	.BYTE 0x4
                 _timer2:
000314           	.BYTE 0x4
                 _kol:
000318           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x0:
00027d 91a0 0310 	LDS  R26,_timer
00027f 91b0 0311 	LDS  R27,_timer+1
000281 9180 0312 	LDS  R24,_timer+2
000283 9190 0313 	LDS  R25,_timer+3
000285 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
000286 9828      	CBI  0x5,0
000287 81a8      	LD   R26,Y
000288 81b9      	LDD  R27,Y+1
000289 e6e4      	LDI  R30,LOW(100)
00028a e0f0      	LDI  R31,HIGH(100)
00028b 940e 02dc 	CALL __DIVW21
00028d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x2:
00028e 59e8      	SUBI R30,LOW(-_seg*2)
00028f 4fff      	SBCI R31,HIGH(-_seg*2)
000290 9004      	LPM  R0,Z
000291 b80b      	OUT  0xB,R0
000292 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:12 WORDS
                 SUBOPT_0x3:
000293 81a8      	LD   R26,Y
000294 81b9      	LDD  R27,Y+1
000295 e0ea      	LDI  R30,LOW(10)
000296 e0f0      	LDI  R31,HIGH(10)
000297 940e 02dc 	CALL __DIVW21
000299 01bf      	MOVW R22,R30
00029a 81a8      	LD   R26,Y
00029b 81b9      	LDD  R27,Y+1
00029c e6e4      	LDI  R30,LOW(100)
00029d e0f0      	LDI  R31,HIGH(100)
00029e 940e 02dc 	CALL __DIVW21
0002a0 e0aa      	LDI  R26,LOW(10)
0002a1 e0b0      	LDI  R27,HIGH(10)
0002a2 940e 02c4 	CALL __MULW12
0002a4 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x4:
0002a5 e0e0      	LDI  R30,LOW(0)
0002a6 93e0 0314 	STS  _timer2,R30
0002a8 93e0 0315 	STS  _timer2+1,R30
0002aa 93e0 0316 	STS  _timer2+2,R30
0002ac 93e0 0317 	STS  _timer2+3,R30
0002ae 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x5:
0002af 91a0 0314 	LDS  R26,_timer2
0002b1 91b0 0315 	LDS  R27,_timer2+1
0002b3 9180 0316 	LDS  R24,_timer2+2
0002b5 9190 0317 	LDS  R25,_timer2+3
0002b7 9508      	RET
                 
                 
                 	.CSEG
                 __ANEGW1:
0002b8 95f1      	NEG  R31
0002b9 95e1      	NEG  R30
0002ba 40f0      	SBCI R31,0
0002bb 9508      	RET
                 
                 __MULW12U:
0002bc 9ffa      	MUL  R31,R26
0002bd 2df0      	MOV  R31,R0
0002be 9feb      	MUL  R30,R27
0002bf 0df0      	ADD  R31,R0
0002c0 9fea      	MUL  R30,R26
0002c1 2de0      	MOV  R30,R0
0002c2 0df1      	ADD  R31,R1
0002c3 9508      	RET
                 
                 __MULW12:
0002c4 d01c      	RCALL __CHKSIGNW
0002c5 dff6      	RCALL __MULW12U
0002c6 f40e      	BRTC __MULW121
0002c7 dff0      	RCALL __ANEGW1
                 __MULW121:
0002c8 9508      	RET
                 
                 __DIVW21U:
0002c9 2400      	CLR  R0
0002ca 2411      	CLR  R1
0002cb e190      	LDI  R25,16
                 __DIVW21U1:
0002cc 0faa      	LSL  R26
0002cd 1fbb      	ROL  R27
0002ce 1c00      	ROL  R0
0002cf 1c11      	ROL  R1
0002d0 1a0e      	SUB  R0,R30
0002d1 0a1f      	SBC  R1,R31
0002d2 f418      	BRCC __DIVW21U2
0002d3 0e0e      	ADD  R0,R30
0002d4 1e1f      	ADC  R1,R31
0002d5 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0002d6 60a1      	SBR  R26,1
                 __DIVW21U3:
0002d7 959a      	DEC  R25
0002d8 f799      	BRNE __DIVW21U1
0002d9 01fd      	MOVW R30,R26
0002da 01d0      	MOVW R26,R0
0002db 9508      	RET
                 
                 __DIVW21:
0002dc d004      	RCALL __CHKSIGNW
0002dd dfeb      	RCALL __DIVW21U
0002de f40e      	BRTC __DIVW211
0002df dfd8      	RCALL __ANEGW1
                 __DIVW211:
0002e0 9508      	RET
                 
                 __CHKSIGNW:
0002e1 94e8      	CLT
0002e2 fff7      	SBRS R31,7
0002e3 c002      	RJMP __CHKSW1
0002e4 dfd3      	RCALL __ANEGW1
0002e5 9468      	SET
                 __CHKSW1:
0002e6 ffb7      	SBRS R27,7
0002e7 c006      	RJMP __CHKSW2
0002e8 95a0      	COM  R26
0002e9 95b0      	COM  R27
0002ea 9611      	ADIW R26,1
0002eb f800      	BLD  R0,0
0002ec 9403      	INC  R0
0002ed fa00      	BST  R0,0
                 __CHKSW2:
0002ee 9508      	RET
                 
                 __SWAPW12:
0002ef 2e1b      	MOV  R1,R27
0002f0 2fbf      	MOV  R27,R31
0002f1 2df1      	MOV  R31,R1
                 
                 __SWAPB12:
0002f2 2e1a      	MOV  R1,R26
0002f3 2fae      	MOV  R26,R30
0002f4 2de1      	MOV  R30,R1
0002f5 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega328P register use summary:
r0 :  16 r1 :   9 r2 :   0 r3 :  13 r4 :  13 r5 :   5 r6 :   5 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   3 r12:   3 r13:   3 r14:   3 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:  11 r23:   8 
r24:  14 r25:  11 r26:  62 r27:  40 r28:   3 r29:   1 r30: 227 r31:  85 
x  :   2 y  :  22 z  :   1 
Registers used: 23 out of 35 (65.7%)

ATmega328P instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   2 add   :   4 
adiw  :   3 and   :   0 andi  :   1 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   1 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 
brlt  :   0 brmi  :   0 brne  :  10 brpl  :   0 brsh  :  10 brtc  :   2 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 call  :   8 
cbi   :  11 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   9 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   2 
cp    :  11 cpc   :  29 cpi   :   7 cpse  :   0 dec   :   3 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   1 inc   :   1 jmp   :  27 ld    :  10 ldd   :   4 ldi   : 107 
lds   :  47 lpm   :   2 lsl   :   1 lsr   :   0 mov   :  32 movw  :   6 
mul   :   3 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   0 
ori   :   3 out   :  23 pop   :   2 push  :   2 rcall :  35 ret   :  15 
reti  :   1 rjmp  :  23 rol   :   3 ror   :   0 sbc   :   5 sbci  :   8 
sbi   :   4 sbic  :   3 sbis  :   0 sbiw  :   6 sbr   :   1 sbrc  :   0 
sbrs  :   2 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  10 std   :   0 sts   :  76 sub   :   5 subi  :   4 swap  :   0 
tst   :   0 wdr   :   0 
Instructions used: 57 out of 116 (49.1%)

ATmega328P memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0005ec   1506     10   1516   32768   4.6%
[.dseg] 0x000100 0x000319      0     25     25    2048   1.2%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 12 warnings
