static inline struct ehrpwm_pwm_chip *to_ehrpwm_pwm_chip(struct pwm_chip *chip)\r\n{\r\nreturn container_of(chip, struct ehrpwm_pwm_chip, chip);\r\n}\r\nstatic inline u16 ehrpwm_read(void __iomem *base, int offset)\r\n{\r\nreturn readw(base + offset);\r\n}\r\nstatic inline void ehrpwm_write(void __iomem *base, int offset, unsigned int val)\r\n{\r\nwritew(val & 0xFFFF, base + offset);\r\n}\r\nstatic void ehrpwm_modify(void __iomem *base, int offset,\r\nunsigned short mask, unsigned short val)\r\n{\r\nunsigned short regval;\r\nregval = readw(base + offset);\r\nregval &= ~mask;\r\nregval |= val & mask;\r\nwritew(regval, base + offset);\r\n}\r\nstatic int set_prescale_div(unsigned long rqst_prescaler,\r\nunsigned short *prescale_div, unsigned short *tb_clk_div)\r\n{\r\nunsigned int clkdiv, hspclkdiv;\r\nfor (clkdiv = 0; clkdiv <= CLKDIV_MAX; clkdiv++) {\r\nfor (hspclkdiv = 0; hspclkdiv <= HSPCLKDIV_MAX; hspclkdiv++) {\r\n*prescale_div = (1 << clkdiv) *\r\n(hspclkdiv ? (hspclkdiv * 2) : 1);\r\nif (*prescale_div > rqst_prescaler) {\r\n*tb_clk_div = (clkdiv << TBCTL_CLKDIV_SHIFT) |\r\n(hspclkdiv << TBCTL_HSPCLKDIV_SHIFT);\r\nreturn 0;\r\n}\r\n}\r\n}\r\nreturn 1;\r\n}\r\nstatic void configure_polarity(struct ehrpwm_pwm_chip *pc, int chan)\r\n{\r\nint aqctl_reg;\r\nunsigned short aqctl_val, aqctl_mask;\r\nif (chan == 1) {\r\naqctl_reg = AQCTLB;\r\naqctl_mask = AQCTL_CBU_MASK;\r\nif (pc->polarity[chan] == PWM_POLARITY_INVERSED)\r\naqctl_val = AQCTL_CHANB_POLINVERSED;\r\nelse\r\naqctl_val = AQCTL_CHANB_POLNORMAL;\r\n} else {\r\naqctl_reg = AQCTLA;\r\naqctl_mask = AQCTL_CAU_MASK;\r\nif (pc->polarity[chan] == PWM_POLARITY_INVERSED)\r\naqctl_val = AQCTL_CHANA_POLINVERSED;\r\nelse\r\naqctl_val = AQCTL_CHANA_POLNORMAL;\r\n}\r\naqctl_mask |= AQCTL_PRD_MASK | AQCTL_ZRO_MASK;\r\nehrpwm_modify(pc->mmio_base, aqctl_reg, aqctl_mask, aqctl_val);\r\n}\r\nstatic int ehrpwm_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,\r\nint duty_ns, int period_ns)\r\n{\r\nstruct ehrpwm_pwm_chip *pc = to_ehrpwm_pwm_chip(chip);\r\nunsigned long long c;\r\nunsigned long period_cycles, duty_cycles;\r\nunsigned short ps_divval, tb_divval;\r\nint i, cmp_reg;\r\nif (period_ns > NSEC_PER_SEC)\r\nreturn -ERANGE;\r\nc = pc->clk_rate;\r\nc = c * period_ns;\r\ndo_div(c, NSEC_PER_SEC);\r\nperiod_cycles = (unsigned long)c;\r\nif (period_cycles < 1) {\r\nperiod_cycles = 1;\r\nduty_cycles = 1;\r\n} else {\r\nc = pc->clk_rate;\r\nc = c * duty_ns;\r\ndo_div(c, NSEC_PER_SEC);\r\nduty_cycles = (unsigned long)c;\r\n}\r\nfor (i = 0; i < NUM_PWM_CHANNEL; i++) {\r\nif (pc->period_cycles[i] &&\r\n(pc->period_cycles[i] != period_cycles)) {\r\nif (i == pwm->hwpwm)\r\ncontinue;\r\ndev_err(chip->dev, "Period value conflicts with channel %d\n",\r\ni);\r\nreturn -EINVAL;\r\n}\r\n}\r\npc->period_cycles[pwm->hwpwm] = period_cycles;\r\nif (set_prescale_div(period_cycles/PERIOD_MAX, &ps_divval,\r\n&tb_divval)) {\r\ndev_err(chip->dev, "Unsupported values\n");\r\nreturn -EINVAL;\r\n}\r\npm_runtime_get_sync(chip->dev);\r\nehrpwm_modify(pc->mmio_base, TBCTL, TBCTL_CLKDIV_MASK, tb_divval);\r\nperiod_cycles = period_cycles / ps_divval;\r\nduty_cycles = duty_cycles / ps_divval;\r\nehrpwm_modify(pc->mmio_base, TBCTL, TBCTL_PRDLD_MASK, TBCTL_PRDLD_SHDW);\r\nehrpwm_write(pc->mmio_base, TBPRD, period_cycles);\r\nehrpwm_modify(pc->mmio_base, TBCTL, TBCTL_CTRMODE_MASK,\r\nTBCTL_CTRMODE_UP);\r\nif (pwm->hwpwm == 1)\r\ncmp_reg = CMPB;\r\nelse\r\ncmp_reg = CMPA;\r\nehrpwm_write(pc->mmio_base, cmp_reg, duty_cycles);\r\npm_runtime_put_sync(chip->dev);\r\nreturn 0;\r\n}\r\nstatic int ehrpwm_pwm_set_polarity(struct pwm_chip *chip,\r\nstruct pwm_device *pwm, enum pwm_polarity polarity)\r\n{\r\nstruct ehrpwm_pwm_chip *pc = to_ehrpwm_pwm_chip(chip);\r\npc->polarity[pwm->hwpwm] = polarity;\r\nreturn 0;\r\n}\r\nstatic int ehrpwm_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nstruct ehrpwm_pwm_chip *pc = to_ehrpwm_pwm_chip(chip);\r\nunsigned short aqcsfrc_val, aqcsfrc_mask;\r\nint ret;\r\npm_runtime_get_sync(chip->dev);\r\nif (pwm->hwpwm) {\r\naqcsfrc_val = AQCSFRC_CSFB_FRCDIS;\r\naqcsfrc_mask = AQCSFRC_CSFB_MASK;\r\n} else {\r\naqcsfrc_val = AQCSFRC_CSFA_FRCDIS;\r\naqcsfrc_mask = AQCSFRC_CSFA_MASK;\r\n}\r\nehrpwm_modify(pc->mmio_base, AQSFRC, AQSFRC_RLDCSF_MASK,\r\nAQSFRC_RLDCSF_ZRO);\r\nehrpwm_modify(pc->mmio_base, AQCSFRC, aqcsfrc_mask, aqcsfrc_val);\r\nconfigure_polarity(pc, pwm->hwpwm);\r\nret = clk_enable(pc->tbclk);\r\nif (ret) {\r\ndev_err(chip->dev, "Failed to enable TBCLK for %s\n",\r\ndev_name(pc->chip.dev));\r\nreturn ret;\r\n}\r\nehrpwm_modify(pc->mmio_base, TBCTL, TBCTL_RUN_MASK, TBCTL_FREE_RUN);\r\nreturn 0;\r\n}\r\nstatic void ehrpwm_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nstruct ehrpwm_pwm_chip *pc = to_ehrpwm_pwm_chip(chip);\r\nunsigned short aqcsfrc_val, aqcsfrc_mask;\r\nif (pwm->hwpwm) {\r\naqcsfrc_val = AQCSFRC_CSFB_FRCLOW;\r\naqcsfrc_mask = AQCSFRC_CSFB_MASK;\r\n} else {\r\naqcsfrc_val = AQCSFRC_CSFA_FRCLOW;\r\naqcsfrc_mask = AQCSFRC_CSFA_MASK;\r\n}\r\nehrpwm_modify(pc->mmio_base, AQSFRC, AQSFRC_RLDCSF_MASK,\r\nAQSFRC_RLDCSF_IMDT);\r\nehrpwm_modify(pc->mmio_base, AQCSFRC, aqcsfrc_mask, aqcsfrc_val);\r\nclk_disable(pc->tbclk);\r\nehrpwm_modify(pc->mmio_base, TBCTL, TBCTL_RUN_MASK, TBCTL_STOP_NEXT);\r\npm_runtime_put_sync(chip->dev);\r\n}\r\nstatic void ehrpwm_pwm_free(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nstruct ehrpwm_pwm_chip *pc = to_ehrpwm_pwm_chip(chip);\r\nif (pwm_is_enabled(pwm)) {\r\ndev_warn(chip->dev, "Removing PWM device without disabling\n");\r\npm_runtime_put_sync(chip->dev);\r\n}\r\npc->period_cycles[pwm->hwpwm] = 0;\r\n}\r\nstatic int ehrpwm_pwm_probe(struct platform_device *pdev)\r\n{\r\nstruct device_node *np = pdev->dev.of_node;\r\nint ret;\r\nstruct resource *r;\r\nstruct clk *clk;\r\nstruct ehrpwm_pwm_chip *pc;\r\npc = devm_kzalloc(&pdev->dev, sizeof(*pc), GFP_KERNEL);\r\nif (!pc)\r\nreturn -ENOMEM;\r\nclk = devm_clk_get(&pdev->dev, "fck");\r\nif (IS_ERR(clk)) {\r\nif (of_device_is_compatible(np, "ti,am33xx-ecap")) {\r\ndev_warn(&pdev->dev, "Binding is obsolete.\n");\r\nclk = devm_clk_get(pdev->dev.parent, "fck");\r\n}\r\n}\r\nif (IS_ERR(clk)) {\r\ndev_err(&pdev->dev, "failed to get clock\n");\r\nreturn PTR_ERR(clk);\r\n}\r\npc->clk_rate = clk_get_rate(clk);\r\nif (!pc->clk_rate) {\r\ndev_err(&pdev->dev, "failed to get clock rate\n");\r\nreturn -EINVAL;\r\n}\r\npc->chip.dev = &pdev->dev;\r\npc->chip.ops = &ehrpwm_pwm_ops;\r\npc->chip.of_xlate = of_pwm_xlate_with_flags;\r\npc->chip.of_pwm_n_cells = 3;\r\npc->chip.base = -1;\r\npc->chip.npwm = NUM_PWM_CHANNEL;\r\nr = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\npc->mmio_base = devm_ioremap_resource(&pdev->dev, r);\r\nif (IS_ERR(pc->mmio_base))\r\nreturn PTR_ERR(pc->mmio_base);\r\npc->tbclk = devm_clk_get(&pdev->dev, "tbclk");\r\nif (IS_ERR(pc->tbclk)) {\r\ndev_err(&pdev->dev, "Failed to get tbclk\n");\r\nreturn PTR_ERR(pc->tbclk);\r\n}\r\nret = clk_prepare(pc->tbclk);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "clk_prepare() failed: %d\n", ret);\r\nreturn ret;\r\n}\r\nret = pwmchip_add(&pc->chip);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "pwmchip_add() failed: %d\n", ret);\r\nreturn ret;\r\n}\r\npm_runtime_enable(&pdev->dev);\r\nplatform_set_drvdata(pdev, pc);\r\nreturn 0;\r\n}\r\nstatic int ehrpwm_pwm_remove(struct platform_device *pdev)\r\n{\r\nstruct ehrpwm_pwm_chip *pc = platform_get_drvdata(pdev);\r\nclk_unprepare(pc->tbclk);\r\npm_runtime_put_sync(&pdev->dev);\r\npm_runtime_disable(&pdev->dev);\r\nreturn pwmchip_remove(&pc->chip);\r\n}\r\nstatic void ehrpwm_pwm_save_context(struct ehrpwm_pwm_chip *pc)\r\n{\r\npm_runtime_get_sync(pc->chip.dev);\r\npc->ctx.tbctl = ehrpwm_read(pc->mmio_base, TBCTL);\r\npc->ctx.tbprd = ehrpwm_read(pc->mmio_base, TBPRD);\r\npc->ctx.cmpa = ehrpwm_read(pc->mmio_base, CMPA);\r\npc->ctx.cmpb = ehrpwm_read(pc->mmio_base, CMPB);\r\npc->ctx.aqctla = ehrpwm_read(pc->mmio_base, AQCTLA);\r\npc->ctx.aqctlb = ehrpwm_read(pc->mmio_base, AQCTLB);\r\npc->ctx.aqsfrc = ehrpwm_read(pc->mmio_base, AQSFRC);\r\npc->ctx.aqcsfrc = ehrpwm_read(pc->mmio_base, AQCSFRC);\r\npm_runtime_put_sync(pc->chip.dev);\r\n}\r\nstatic void ehrpwm_pwm_restore_context(struct ehrpwm_pwm_chip *pc)\r\n{\r\nehrpwm_write(pc->mmio_base, TBPRD, pc->ctx.tbprd);\r\nehrpwm_write(pc->mmio_base, CMPA, pc->ctx.cmpa);\r\nehrpwm_write(pc->mmio_base, CMPB, pc->ctx.cmpb);\r\nehrpwm_write(pc->mmio_base, AQCTLA, pc->ctx.aqctla);\r\nehrpwm_write(pc->mmio_base, AQCTLB, pc->ctx.aqctlb);\r\nehrpwm_write(pc->mmio_base, AQSFRC, pc->ctx.aqsfrc);\r\nehrpwm_write(pc->mmio_base, AQCSFRC, pc->ctx.aqcsfrc);\r\nehrpwm_write(pc->mmio_base, TBCTL, pc->ctx.tbctl);\r\n}\r\nstatic int ehrpwm_pwm_suspend(struct device *dev)\r\n{\r\nstruct ehrpwm_pwm_chip *pc = dev_get_drvdata(dev);\r\nint i;\r\nehrpwm_pwm_save_context(pc);\r\nfor (i = 0; i < pc->chip.npwm; i++) {\r\nstruct pwm_device *pwm = &pc->chip.pwms[i];\r\nif (!pwm_is_enabled(pwm))\r\ncontinue;\r\npm_runtime_put_sync(dev);\r\n}\r\nreturn 0;\r\n}\r\nstatic int ehrpwm_pwm_resume(struct device *dev)\r\n{\r\nstruct ehrpwm_pwm_chip *pc = dev_get_drvdata(dev);\r\nint i;\r\nfor (i = 0; i < pc->chip.npwm; i++) {\r\nstruct pwm_device *pwm = &pc->chip.pwms[i];\r\nif (!pwm_is_enabled(pwm))\r\ncontinue;\r\npm_runtime_get_sync(dev);\r\n}\r\nehrpwm_pwm_restore_context(pc);\r\nreturn 0;\r\n}
