 
****************************************
Report : qor
Design : samul_v2_sequential
Version: U-2022.12-SP7
Date   : Sat Dec 23 18:42:35 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.32
  Critical Path Slack:           0.52
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         62
  Hierarchical Port Count:      10072
  Leaf Cell Count:               3207
  Buf/Inv Cell Count:             391
  Buf Cell Count:                 114
  Inv Cell Count:                 277
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3075
  Sequential Cell Count:          132
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    54280.396024
  Noncombinational Area:  4256.870468
  Buf/Inv Area:           2162.073656
  Total Buffer Area:           630.37
  Total Inverter Area:        1531.70
  Macro/Black Box Area:      0.000000
  Net Area:               2264.373813
  -----------------------------------
  Cell Area:             58537.266492
  Design Area:           60801.640305


  Design Rules
  -----------------------------------
  Total Number of Nets:          5230
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    8.98
  Logic Optimization:                  1.39
  Mapping Optimization:                3.07
  -----------------------------------------
  Overall Compile Time:               14.20
  Overall Compile Wall Clock Time:    14.43

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
