 
****************************************
check_design summary:
Version:     N-2017.09-SP3
Date:        Mon Feb 22 17:59:18 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    240
    Unconnected ports (LINT-28)                                     2
    Feedthrough (LINT-29)                                         236
    Constant outputs (LINT-52)                                      2

Cells                                                              58
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          3
    Nets connected to multiple pins on same cell (LINT-33)         34

Tristate                                                           64
    Single tristate driver drives an input pin (LINT-63)           64
--------------------------------------------------------------------------------

Warning: In design 'pps_pf', cell 'C515' does not drive any nets. (LINT-1)
Warning: In design 'pps_pf', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'pps_pf', cell 'C522' does not drive any nets. (LINT-1)
Warning: In design 'pps_ex', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'pps_ex', cell 'C1501' does not drive any nets. (LINT-1)
Warning: In design 'pps_ex', cell 'C1507' does not drive any nets. (LINT-1)
Warning: In design 'renvoi', cell 'C1840' does not drive any nets. (LINT-1)
Warning: In design 'renvoi', cell 'C1866' does not drive any nets. (LINT-1)
Warning: In design 'renvoi', cell 'C1926' does not drive any nets. (LINT-1)
Warning: In design 'renvoi', cell 'C1952' does not drive any nets. (LINT-1)
Warning: In design 'pps_ex_2', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'pps_ex_2', cell 'C1504' does not drive any nets. (LINT-1)
Warning: In design 'pps_ex_2', cell 'C1511' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'B_55' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'B_56' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'B_57' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C3557' does not drive any nets. (LINT-1)
Warning: In design 'alu2', cell 'B_55' does not drive any nets. (LINT-1)
Warning: In design 'alu2', cell 'B_56' does not drive any nets. (LINT-1)
Warning: In design 'alu2', cell 'B_57' does not drive any nets. (LINT-1)
Warning: In design 'alu2', cell 'C3558' does not drive any nets. (LINT-1)
Warning: In design 'banc', port 'clock2' is not connected to any nets. (LINT-28)
Warning: In design 'delay_gate', port 'clock' is not connected to any nets. (LINT-28)
Warning: In design 'pps_ei', input port 'PF_pc[31]' is connected directly to output port 'ETC_adr[31]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[30]' is connected directly to output port 'ETC_adr[30]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[29]' is connected directly to output port 'ETC_adr[29]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[28]' is connected directly to output port 'ETC_adr[28]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[27]' is connected directly to output port 'ETC_adr[27]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[26]' is connected directly to output port 'ETC_adr[26]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[25]' is connected directly to output port 'ETC_adr[25]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[24]' is connected directly to output port 'ETC_adr[24]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[23]' is connected directly to output port 'ETC_adr[23]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[22]' is connected directly to output port 'ETC_adr[22]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[21]' is connected directly to output port 'ETC_adr[21]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[20]' is connected directly to output port 'ETC_adr[20]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[19]' is connected directly to output port 'ETC_adr[19]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[18]' is connected directly to output port 'ETC_adr[18]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[17]' is connected directly to output port 'ETC_adr[17]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[16]' is connected directly to output port 'ETC_adr[16]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[15]' is connected directly to output port 'ETC_adr[15]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[14]' is connected directly to output port 'ETC_adr[14]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[13]' is connected directly to output port 'ETC_adr[13]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[12]' is connected directly to output port 'ETC_adr[12]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[11]' is connected directly to output port 'ETC_adr[11]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[10]' is connected directly to output port 'ETC_adr[10]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[9]' is connected directly to output port 'ETC_adr[9]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[8]' is connected directly to output port 'ETC_adr[8]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[7]' is connected directly to output port 'ETC_adr[7]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[6]' is connected directly to output port 'ETC_adr[6]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[5]' is connected directly to output port 'ETC_adr[5]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[4]' is connected directly to output port 'ETC_adr[4]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[3]' is connected directly to output port 'ETC_adr[3]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[2]' is connected directly to output port 'ETC_adr[2]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[1]' is connected directly to output port 'ETC_adr[1]'. (LINT-29)
Warning: In design 'pps_ei', input port 'PF_pc[0]' is connected directly to output port 'ETC_adr[0]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[31]' is connected directly to output port 'MTC_data[31]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[30]' is connected directly to output port 'MTC_data[30]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[29]' is connected directly to output port 'MTC_data[29]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[28]' is connected directly to output port 'MTC_data[28]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[27]' is connected directly to output port 'MTC_data[27]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[26]' is connected directly to output port 'MTC_data[26]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[25]' is connected directly to output port 'MTC_data[25]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[24]' is connected directly to output port 'MTC_data[24]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[23]' is connected directly to output port 'MTC_data[23]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[22]' is connected directly to output port 'MTC_data[22]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[21]' is connected directly to output port 'MTC_data[21]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[20]' is connected directly to output port 'MTC_data[20]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[19]' is connected directly to output port 'MTC_data[19]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[18]' is connected directly to output port 'MTC_data[18]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[17]' is connected directly to output port 'MTC_data[17]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[16]' is connected directly to output port 'MTC_data[16]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[15]' is connected directly to output port 'MTC_data[15]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[14]' is connected directly to output port 'MTC_data[14]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[13]' is connected directly to output port 'MTC_data[13]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[12]' is connected directly to output port 'MTC_data[12]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[11]' is connected directly to output port 'MTC_data[11]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[10]' is connected directly to output port 'MTC_data[10]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[9]' is connected directly to output port 'MTC_data[9]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[8]' is connected directly to output port 'MTC_data[8]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[7]' is connected directly to output port 'MTC_data[7]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[6]' is connected directly to output port 'MTC_data[6]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[5]' is connected directly to output port 'MTC_data[5]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[4]' is connected directly to output port 'MTC_data[4]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[3]' is connected directly to output port 'MTC_data[3]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[2]' is connected directly to output port 'MTC_data[2]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[1]' is connected directly to output port 'MTC_data[1]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual[0]' is connected directly to output port 'MTC_data[0]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_r_w' is connected directly to output port 'MTC_r_w'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[31]' is connected directly to output port 'MTC_data2[31]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[30]' is connected directly to output port 'MTC_data2[30]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[29]' is connected directly to output port 'MTC_data2[29]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[28]' is connected directly to output port 'MTC_data2[28]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[27]' is connected directly to output port 'MTC_data2[27]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[26]' is connected directly to output port 'MTC_data2[26]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[25]' is connected directly to output port 'MTC_data2[25]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[24]' is connected directly to output port 'MTC_data2[24]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[23]' is connected directly to output port 'MTC_data2[23]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[22]' is connected directly to output port 'MTC_data2[22]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[21]' is connected directly to output port 'MTC_data2[21]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[20]' is connected directly to output port 'MTC_data2[20]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[19]' is connected directly to output port 'MTC_data2[19]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[18]' is connected directly to output port 'MTC_data2[18]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[17]' is connected directly to output port 'MTC_data2[17]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[16]' is connected directly to output port 'MTC_data2[16]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[15]' is connected directly to output port 'MTC_data2[15]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[14]' is connected directly to output port 'MTC_data2[14]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[13]' is connected directly to output port 'MTC_data2[13]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[12]' is connected directly to output port 'MTC_data2[12]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[11]' is connected directly to output port 'MTC_data2[11]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[10]' is connected directly to output port 'MTC_data2[10]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[9]' is connected directly to output port 'MTC_data2[9]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[8]' is connected directly to output port 'MTC_data2[8]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[7]' is connected directly to output port 'MTC_data2[7]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[6]' is connected directly to output port 'MTC_data2[6]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[5]' is connected directly to output port 'MTC_data2[5]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[4]' is connected directly to output port 'MTC_data2[4]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[3]' is connected directly to output port 'MTC_data2[3]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[2]' is connected directly to output port 'MTC_data2[2]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[1]' is connected directly to output port 'MTC_data2[1]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_data_ual2[0]' is connected directly to output port 'MTC_data2[0]'. (LINT-29)
Warning: In design 'pps_mem', input port 'EX_r_w2' is connected directly to output port 'MTC_r_w2'. (LINT-29)
Warning: In design 'renvoi', input port 'adr1[4]' is connected directly to output port 'read_adr1[4]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr1[3]' is connected directly to output port 'read_adr1[3]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr1[2]' is connected directly to output port 'read_adr1[2]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr1[1]' is connected directly to output port 'read_adr1[1]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr1[0]' is connected directly to output port 'read_adr1[0]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr2[4]' is connected directly to output port 'read_adr2[4]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr2[3]' is connected directly to output port 'read_adr2[3]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr2[2]' is connected directly to output port 'read_adr2[2]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr2[1]' is connected directly to output port 'read_adr2[1]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr2[0]' is connected directly to output port 'read_adr2[0]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_adr[4]' is connected directly to output port 'write_adr[4]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_adr[3]' is connected directly to output port 'write_adr[3]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_adr[2]' is connected directly to output port 'write_adr[2]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_adr[1]' is connected directly to output port 'write_adr[1]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_adr[0]' is connected directly to output port 'write_adr[0]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[31]' is connected directly to output port 'write_data[31]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[30]' is connected directly to output port 'write_data[30]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[29]' is connected directly to output port 'write_data[29]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[28]' is connected directly to output port 'write_data[28]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[27]' is connected directly to output port 'write_data[27]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[26]' is connected directly to output port 'write_data[26]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[25]' is connected directly to output port 'write_data[25]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[24]' is connected directly to output port 'write_data[24]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[23]' is connected directly to output port 'write_data[23]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[22]' is connected directly to output port 'write_data[22]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[21]' is connected directly to output port 'write_data[21]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[20]' is connected directly to output port 'write_data[20]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[19]' is connected directly to output port 'write_data[19]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[18]' is connected directly to output port 'write_data[18]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[17]' is connected directly to output port 'write_data[17]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[16]' is connected directly to output port 'write_data[16]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[15]' is connected directly to output port 'write_data[15]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[14]' is connected directly to output port 'write_data[14]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[13]' is connected directly to output port 'write_data[13]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[12]' is connected directly to output port 'write_data[12]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[11]' is connected directly to output port 'write_data[11]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[10]' is connected directly to output port 'write_data[10]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[9]' is connected directly to output port 'write_data[9]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[8]' is connected directly to output port 'write_data[8]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[7]' is connected directly to output port 'write_data[7]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[6]' is connected directly to output port 'write_data[6]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[5]' is connected directly to output port 'write_data[5]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[4]' is connected directly to output port 'write_data[4]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[3]' is connected directly to output port 'write_data[3]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[2]' is connected directly to output port 'write_data[2]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[1]' is connected directly to output port 'write_data[1]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data[0]' is connected directly to output port 'write_data[0]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr3[4]' is connected directly to output port 'read_adr3[4]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr3[3]' is connected directly to output port 'read_adr3[3]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr3[2]' is connected directly to output port 'read_adr3[2]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr3[1]' is connected directly to output port 'read_adr3[1]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr3[0]' is connected directly to output port 'read_adr3[0]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr4[4]' is connected directly to output port 'read_adr4[4]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr4[3]' is connected directly to output port 'read_adr4[3]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr4[2]' is connected directly to output port 'read_adr4[2]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr4[1]' is connected directly to output port 'read_adr4[1]'. (LINT-29)
Warning: In design 'renvoi', input port 'adr4[0]' is connected directly to output port 'read_adr4[0]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_adr2[4]' is connected directly to output port 'write_adr2[4]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_adr2[3]' is connected directly to output port 'write_adr2[3]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_adr2[2]' is connected directly to output port 'write_adr2[2]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_adr2[1]' is connected directly to output port 'write_adr2[1]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_adr2[0]' is connected directly to output port 'write_adr2[0]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[31]' is connected directly to output port 'write_data2[31]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[30]' is connected directly to output port 'write_data2[30]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[29]' is connected directly to output port 'write_data2[29]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[28]' is connected directly to output port 'write_data2[28]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[27]' is connected directly to output port 'write_data2[27]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[26]' is connected directly to output port 'write_data2[26]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[25]' is connected directly to output port 'write_data2[25]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[24]' is connected directly to output port 'write_data2[24]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[23]' is connected directly to output port 'write_data2[23]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[22]' is connected directly to output port 'write_data2[22]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[21]' is connected directly to output port 'write_data2[21]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[20]' is connected directly to output port 'write_data2[20]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[19]' is connected directly to output port 'write_data2[19]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[18]' is connected directly to output port 'write_data2[18]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[17]' is connected directly to output port 'write_data2[17]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[16]' is connected directly to output port 'write_data2[16]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[15]' is connected directly to output port 'write_data2[15]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[14]' is connected directly to output port 'write_data2[14]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[13]' is connected directly to output port 'write_data2[13]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[12]' is connected directly to output port 'write_data2[12]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[11]' is connected directly to output port 'write_data2[11]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[10]' is connected directly to output port 'write_data2[10]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[9]' is connected directly to output port 'write_data2[9]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[8]' is connected directly to output port 'write_data2[8]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[7]' is connected directly to output port 'write_data2[7]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[6]' is connected directly to output port 'write_data2[6]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[5]' is connected directly to output port 'write_data2[5]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[4]' is connected directly to output port 'write_data2[4]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[3]' is connected directly to output port 'write_data2[3]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[2]' is connected directly to output port 'write_data2[2]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[1]' is connected directly to output port 'write_data2[1]'. (LINT-29)
Warning: In design 'renvoi', input port 'MEM_data2[0]' is connected directly to output port 'write_data2[0]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[31]' is connected directly to output port 'ETC_adr[31]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[30]' is connected directly to output port 'ETC_adr[30]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[29]' is connected directly to output port 'ETC_adr[29]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[28]' is connected directly to output port 'ETC_adr[28]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[27]' is connected directly to output port 'ETC_adr[27]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[26]' is connected directly to output port 'ETC_adr[26]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[25]' is connected directly to output port 'ETC_adr[25]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[24]' is connected directly to output port 'ETC_adr[24]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[23]' is connected directly to output port 'ETC_adr[23]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[22]' is connected directly to output port 'ETC_adr[22]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[21]' is connected directly to output port 'ETC_adr[21]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[20]' is connected directly to output port 'ETC_adr[20]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[19]' is connected directly to output port 'ETC_adr[19]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[18]' is connected directly to output port 'ETC_adr[18]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[17]' is connected directly to output port 'ETC_adr[17]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[16]' is connected directly to output port 'ETC_adr[16]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[15]' is connected directly to output port 'ETC_adr[15]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[14]' is connected directly to output port 'ETC_adr[14]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[13]' is connected directly to output port 'ETC_adr[13]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[12]' is connected directly to output port 'ETC_adr[12]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[11]' is connected directly to output port 'ETC_adr[11]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[10]' is connected directly to output port 'ETC_adr[10]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[9]' is connected directly to output port 'ETC_adr[9]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[8]' is connected directly to output port 'ETC_adr[8]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[7]' is connected directly to output port 'ETC_adr[7]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[6]' is connected directly to output port 'ETC_adr[6]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[5]' is connected directly to output port 'ETC_adr[5]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[4]' is connected directly to output port 'ETC_adr[4]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[3]' is connected directly to output port 'ETC_adr[3]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[2]' is connected directly to output port 'ETC_adr[2]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[1]' is connected directly to output port 'ETC_adr[1]'. (LINT-29)
Warning: In design 'pps_ei_2', input port 'PF_pc[0]' is connected directly to output port 'ETC_adr[0]'. (LINT-29)
Warning: In design 'delay_gate', input port 'in1' is connected directly to output port 'out1'. (LINT-29)
Warning: In design 'delay_gate', input port 'in2' is connected directly to output port 'out2'. (LINT-29)
Warning: In design 'delay_gate', input port 'in3' is connected directly to output port 'out3'. (LINT-29)
Warning: In design 'delay_gate', input port 'in4' is connected directly to output port 'out4'. (LINT-29)
Warning: In design 'delay_gate', input port 'in5' is connected directly to output port 'out5'. (LINT-29)
Warning: In design 'delay_gate', input port 'in6' is connected directly to output port 'out6'. (LINT-29)
Warning: In design 'delay_gate', input port 'in7' is connected directly to output port 'out7'. (LINT-29)
Warning: In design 'delay_gate', input port 'in8' is connected directly to output port 'out8'. (LINT-29)
Warning: In design 'delay_gate', input port 'in9' is connected directly to output port 'out9'. (LINT-29)
Warning: In design 'delay_gate', input port 'in10' is connected directly to output port 'out10'. (LINT-29)
Warning: In design 'delay_gate', input port 'in11' is connected directly to output port 'out11'. (LINT-29)
Warning: In design 'delay_gate', input port 'in12' is connected directly to output port 'out12'. (LINT-29)
Warning: In design 'minimips', a pin on submodule 'U8_syscop' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_SCP2' is connected to logic 0. 
Warning: In design 'minimips', a pin on submodule 'U14_delay_gate' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in11' is connected to logic 0. 
Warning: In design 'minimips', a pin on submodule 'U14_delay_gate' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in12' is connected to logic 0. 
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'interrupt' is connected to pins 'exch_cmd', 'exch_cmd2''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[31]' is connected to pins 'exch_adr[31]', 'exch_adr2[31]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[30]' is connected to pins 'exch_adr[30]', 'exch_adr2[30]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[29]' is connected to pins 'exch_adr[29]', 'exch_adr2[29]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[28]' is connected to pins 'exch_adr[28]', 'exch_adr2[28]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[27]' is connected to pins 'exch_adr[27]', 'exch_adr2[27]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[26]' is connected to pins 'exch_adr[26]', 'exch_adr2[26]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[25]' is connected to pins 'exch_adr[25]', 'exch_adr2[25]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[24]' is connected to pins 'exch_adr[24]', 'exch_adr2[24]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[23]' is connected to pins 'exch_adr[23]', 'exch_adr2[23]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[22]' is connected to pins 'exch_adr[22]', 'exch_adr2[22]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[21]' is connected to pins 'exch_adr[21]', 'exch_adr2[21]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[20]' is connected to pins 'exch_adr[20]', 'exch_adr2[20]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[19]' is connected to pins 'exch_adr[19]', 'exch_adr2[19]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[18]' is connected to pins 'exch_adr[18]', 'exch_adr2[18]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[17]' is connected to pins 'exch_adr[17]', 'exch_adr2[17]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[16]' is connected to pins 'exch_adr[16]', 'exch_adr2[16]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[15]' is connected to pins 'exch_adr[15]', 'exch_adr2[15]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[14]' is connected to pins 'exch_adr[14]', 'exch_adr2[14]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[13]' is connected to pins 'exch_adr[13]', 'exch_adr2[13]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[12]' is connected to pins 'exch_adr[12]', 'exch_adr2[12]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[11]' is connected to pins 'exch_adr[11]', 'exch_adr2[11]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[10]' is connected to pins 'exch_adr[10]', 'exch_adr2[10]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[9]' is connected to pins 'exch_adr[9]', 'exch_adr2[9]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[8]' is connected to pins 'exch_adr[8]', 'exch_adr2[8]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[7]' is connected to pins 'exch_adr[7]', 'exch_adr2[7]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[6]' is connected to pins 'exch_adr[6]', 'exch_adr2[6]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[5]' is connected to pins 'exch_adr[5]', 'exch_adr2[5]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[4]' is connected to pins 'exch_adr[4]', 'exch_adr2[4]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[3]' is connected to pins 'exch_adr[3]', 'exch_adr2[3]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[2]' is connected to pins 'exch_adr[2]', 'exch_adr2[2]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[1]' is connected to pins 'exch_adr[1]', 'exch_adr2[1]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U1_pf'. (LINT-33)
   Net 'vecteur_it[0]' is connected to pins 'exch_adr[0]', 'exch_adr2[0]''.
Warning: In design 'minimips', the same net is connected to more than one pin on submodule 'U14_delay_gate'. (LINT-33)
   Net '*Logic0*' is connected to pins 'in11', 'in12''.
Warning: In design 'pps_di', output port 'adr_reg1[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pps_di_2', output port 'adr_reg1[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: Net 'ram_data2[0]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[1]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[2]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[3]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[4]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[5]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[6]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[7]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[8]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[9]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[10]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[11]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[12]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[13]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[14]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[15]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[16]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[17]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[18]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[19]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[20]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[21]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[22]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[23]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[24]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[25]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[26]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[27]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[28]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[29]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[30]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data2[31]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[0]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[1]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[2]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[3]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[4]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[5]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[6]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[7]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[8]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[9]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[10]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[11]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[12]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[13]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[14]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[15]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[16]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[17]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[18]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[19]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[20]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[21]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[22]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[23]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[24]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[25]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[26]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[27]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[28]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[29]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[30]' has a single tri-state driver.  (LINT-63)
Warning: Net 'ram_data[31]' has a single tri-state driver.  (LINT-63)
1
