// Seed: 288514181
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wor id_2
    , id_7,
    output wor id_3,
    input wor id_4,
    output uwire id_5
);
  assign id_7[-1] = id_4;
  wire id_8 = id_0;
  wire id_9;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    output wand id_4,
    input wand id_5,
    output tri0 id_6,
    output tri0 id_7,
    output uwire id_8
);
  wire [-1 : -1] id_10;
  wire id_11;
  logic id_12 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_4,
      id_5,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
