v 20191003 2
C 44500 48700 1 0 0 npn-2.sym
{
T 45100 49200 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 45100 49200 5 10 1 1 0 0 1
refdes=Q1
}
C 45800 48700 1 0 0 npn-2.sym
{
T 46400 49200 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 46400 49200 5 10 1 1 0 0 1
refdes=Q2
T 45700 48400 5 10 1 0 0 0 1
footprint=TO92
}
C 47800 48700 1 0 0 npn-2.sym
{
T 48400 49200 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 48400 49200 5 10 1 1 0 0 1
refdes=Q3
T 47700 48400 5 10 1 0 0 0 1
footprint=TO666
T 47700 48200 5 10 1 0 0 0 1
pins=4
}
C 44500 47100 1 0 0 npn-2.sym
{
T 45100 47600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 45100 47600 5 10 1 1 0 0 1
refdes=Q4
T 44400 46800 5 10 1 0 0 0 1
footprint=TO666
T 44400 46600 5 10 1 0 0 0 1
pins=x
}
C 49400 44900 1 0 0 DB9-2.sym
{
T 50400 48100 5 10 0 0 0 0 1
device=DB9
T 49600 48100 5 10 1 1 0 0 1
refdes=J1
T 49400 44600 5 10 1 0 0 0 1
footprint=DSUB9
}
