

================================================================
== Vitis HLS Report for 'LoadInput'
================================================================
* Date:           Tue Jul 23 22:31:50 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      786|      786|  7.860 us|  7.860 us|  786|  786|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_181_1  |      784|      784|         2|          1|          1|   784|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      36|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|      87|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      87|     135|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_119_p2                     |         +|   0|  0|  17|          10|           1|
    |ap_condition_102                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln181_fu_113_p2              |      icmp|   0|  0|  11|          10|           9|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          24|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_return_0              |   9|          2|    4|          8|
    |ap_return_1              |   9|          2|    4|          8|
    |ap_return_2              |   9|          2|    2|          4|
    |ap_return_3              |   9|          2|    5|         10|
    |ap_return_4              |   9|          2|    6|         12|
    |ap_sig_allocacmp_i       |   9|          2|   10|         20|
    |i_01_fu_76               |   9|          2|   10|         20|
    |input74_blk_n            |   9|          2|    1|          2|
    |istrm_TDATA_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         22|   45|         90|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_return_0_preg         |   4|   0|    4|          0|
    |ap_return_1_preg         |   4|   0|    4|          0|
    |ap_return_2_preg         |   2|   0|    2|          0|
    |ap_return_3_preg         |   5|   0|    5|          0|
    |ap_return_4_preg         |   6|   0|    6|          0|
    |i_01_fu_76               |  10|   0|   10|          0|
    |tmp_data_V_reg_264       |  32|   0|   32|          0|
    |tmp_dest_V_fu_56         |   6|   0|    6|          0|
    |tmp_id_V_fu_60           |   5|   0|    5|          0|
    |tmp_keep_V_fu_72         |   4|   0|    4|          0|
    |tmp_strb_V_fu_68         |   4|   0|    4|          0|
    |tmp_user_V_fu_64         |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  87|   0|   87|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|       LoadInput|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|       LoadInput|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|       LoadInput|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|       LoadInput|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|       LoadInput|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|       LoadInput|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|       LoadInput|  return value|
|ap_return_0             |  out|    4|  ap_ctrl_hs|       LoadInput|  return value|
|ap_return_1             |  out|    4|  ap_ctrl_hs|       LoadInput|  return value|
|ap_return_2             |  out|    2|  ap_ctrl_hs|       LoadInput|  return value|
|ap_return_3             |  out|    5|  ap_ctrl_hs|       LoadInput|  return value|
|ap_return_4             |  out|    6|  ap_ctrl_hs|       LoadInput|  return value|
|istrm_TVALID            |   in|    1|        axis|  istrm_V_dest_V|       pointer|
|istrm_TREADY            |  out|    1|        axis|  istrm_V_dest_V|       pointer|
|istrm_TDEST             |   in|    6|        axis|  istrm_V_dest_V|       pointer|
|input74_din             |  out|   32|     ap_fifo|         input74|       pointer|
|input74_num_data_valid  |   in|    2|     ap_fifo|         input74|       pointer|
|input74_fifo_cap        |   in|    2|     ap_fifo|         input74|       pointer|
|input74_full_n          |   in|    1|     ap_fifo|         input74|       pointer|
|input74_write           |  out|    1|     ap_fifo|         input74|       pointer|
|istrm_TDATA             |   in|   32|        axis|  istrm_V_data_V|       pointer|
|istrm_TKEEP             |   in|    4|        axis|  istrm_V_keep_V|       pointer|
|istrm_TSTRB             |   in|    4|        axis|  istrm_V_strb_V|       pointer|
|istrm_TUSER             |   in|    2|        axis|  istrm_V_user_V|       pointer|
|istrm_TLAST             |   in|    1|        axis|  istrm_V_last_V|       pointer|
|istrm_TID               |   in|    5|        axis|    istrm_V_id_V|       pointer|
+------------------------+-----+-----+------------+----------------+--------------+

