// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/30/2019 18:11:45"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Memory (
	addressIn,
	dataIn,
	memRead,
	memWrite,
	clk,
	memOut);
input 	[31:0] addressIn;
input 	[31:0] dataIn;
input 	memRead;
input 	memWrite;
input 	clk;
output 	[31:0] memOut;

// Design Ports Information
// addressIn[2]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[4]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[5]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[6]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[7]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[8]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[9]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[10]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[11]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[12]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[13]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[14]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[15]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[16]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[17]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[18]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[19]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[20]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[21]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[22]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[23]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[24]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[25]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[26]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[27]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[28]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[29]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[30]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[31]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// memOut[0]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[1]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[2]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[3]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[4]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[6]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[7]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[8]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[9]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[10]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[11]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[12]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[13]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[14]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[15]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[16]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[17]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[18]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[19]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[20]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[21]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[22]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[23]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[24]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[25]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[26]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[27]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[28]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[29]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[30]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memOut[31]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memRead	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[1]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addressIn[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[0]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// memWrite	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[1]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[2]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[3]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[4]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[5]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[6]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[7]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[8]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[9]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[10]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[11]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[12]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[13]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[14]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[15]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[16]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[17]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[18]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[19]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[20]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[21]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[22]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[23]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[24]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[25]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[26]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[27]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[28]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[29]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[30]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataIn[31]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \mem~67_regout ;
wire \mem~35_regout ;
wire \mem~163_combout ;
wire \mem~133_regout ;
wire \mem~135_regout ;
wire \mem~40_regout ;
wire \mem~73_regout ;
wire \mem~41_regout ;
wire \mem~175_combout ;
wire \mem~42_regout ;
wire \mem~75_regout ;
wire \mem~43_regout ;
wire \mem~179_combout ;
wire \mem~141_regout ;
wire \mem~142_regout ;
wire \mem~111_regout ;
wire \mem~47_regout ;
wire \mem~112_regout ;
wire \mem~48_regout ;
wire \mem~189_combout ;
wire \mem~114_regout ;
wire \mem~50_regout ;
wire \mem~193_combout ;
wire \mem~116_regout ;
wire \mem~52_regout ;
wire \mem~197_combout ;
wire \mem~149_regout ;
wire \mem~118_regout ;
wire \mem~54_regout ;
wire \mem~201_combout ;
wire \mem~87_regout ;
wire \mem~55_regout ;
wire \mem~203_combout ;
wire \mem~120_regout ;
wire \mem~56_regout ;
wire \mem~205_combout ;
wire \mem~153_regout ;
wire \mem~122_regout ;
wire \mem~58_regout ;
wire \mem~209_combout ;
wire \mem~59_regout ;
wire \mem~124_regout ;
wire \mem~60_regout ;
wire \mem~213_combout ;
wire \mem~93_regout ;
wire \mem~61_regout ;
wire \mem~215_combout ;
wire \mem~94_regout ;
wire \mem~95_regout ;
wire \mem~159_regout ;
wire \mem~160_regout ;
wire \mem~65_regout ;
wire \mem~130_regout ;
wire \mem~66_regout ;
wire \mem~225_combout ;
wire \mem~232_combout ;
wire \mem~234_combout ;
wire \mem~237_combout ;
wire \mem~238_combout ;
wire \mem~239_combout ;
wire \mem~241_combout ;
wire \mem~243_combout ;
wire \mem~246_combout ;
wire \mem~247_combout ;
wire \mem~250_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \mem~133feeder_combout ;
wire \mem~43feeder_combout ;
wire \mem~141feeder_combout ;
wire \mem~142feeder_combout ;
wire \mem~66feeder_combout ;
wire \memWrite~combout ;
wire \mem~230_combout ;
wire \mem~131_regout ;
wire \mem~227_combout ;
wire \mem~99_regout ;
wire \mem~164_combout ;
wire \memRead~combout ;
wire \memOut~0_combout ;
wire \mem~132_regout ;
wire \mem~228_combout ;
wire \mem~68_regout ;
wire \mem~229_combout ;
wire \mem~36_regout ;
wire \mem~100_regout ;
wire \mem~165_combout ;
wire \mem~166_combout ;
wire \memOut~1_combout ;
wire \mem~101_regout ;
wire \mem~231_combout ;
wire \mem~37_regout ;
wire \mem~69_regout ;
wire \mem~167_combout ;
wire \mem~168_combout ;
wire \memOut~2_combout ;
wire \mem~38_regout ;
wire \mem~102_regout ;
wire \mem~169_combout ;
wire \mem~70_regout ;
wire \mem~134_regout ;
wire \mem~170_combout ;
wire \memOut~3_combout ;
wire \mem~103_regout ;
wire \mem~71_regout ;
wire \mem~39_regout ;
wire \mem~171_combout ;
wire \mem~172_combout ;
wire \memOut~4_combout ;
wire \mem~104_regout ;
wire \mem~173_combout ;
wire \mem~72_regout ;
wire \mem~136feeder_combout ;
wire \mem~136_regout ;
wire \mem~174_combout ;
wire \memOut~5_combout ;
wire \mem~105_regout ;
wire \mem~137feeder_combout ;
wire \mem~137_regout ;
wire \mem~176_combout ;
wire \memOut~6_combout ;
wire \mem~138feeder_combout ;
wire \mem~138_regout ;
wire \mem~74_regout ;
wire \mem~106_regout ;
wire \mem~177_combout ;
wire \mem~178_combout ;
wire \memOut~7_combout ;
wire \mem~107_regout ;
wire \mem~139_regout ;
wire \mem~180_combout ;
wire \memOut~8_combout ;
wire \mem~44_regout ;
wire \mem~108_regout ;
wire \mem~181_combout ;
wire \mem~76_regout ;
wire \mem~140feeder_combout ;
wire \mem~140_regout ;
wire \mem~182_combout ;
wire \memOut~9_combout ;
wire \mem~77_regout ;
wire \mem~45_regout ;
wire \mem~183_combout ;
wire \mem~109_regout ;
wire \mem~184_combout ;
wire \memOut~10_combout ;
wire \mem~78_regout ;
wire \mem~46feeder_combout ;
wire \mem~46_regout ;
wire \mem~110_regout ;
wire \mem~185_combout ;
wire \mem~186_combout ;
wire \memOut~11_combout ;
wire \mem~233_combout ;
wire \mem~143_regout ;
wire \mem~79_regout ;
wire \mem~187_combout ;
wire \mem~188_combout ;
wire \memOut~12_combout ;
wire \mem~144feeder_combout ;
wire \mem~144_regout ;
wire \mem~80_regout ;
wire \mem~190_combout ;
wire \memOut~13_combout ;
wire \mem~49_regout ;
wire \mem~81_regout ;
wire \mem~191_combout ;
wire \mem~113_regout ;
wire \mem~145_regout ;
wire \mem~192_combout ;
wire \memOut~14_combout ;
wire \mem~82_regout ;
wire \mem~235_combout ;
wire \mem~146_regout ;
wire \mem~194_combout ;
wire \memOut~15_combout ;
wire \mem~236_combout ;
wire \mem~83_regout ;
wire \mem~51_regout ;
wire \mem~195_combout ;
wire \mem~115_regout ;
wire \mem~147feeder_combout ;
wire \mem~147_regout ;
wire \mem~196_combout ;
wire \memOut~16_combout ;
wire \mem~148_regout ;
wire \mem~84_regout ;
wire \mem~198_combout ;
wire \memOut~17_combout ;
wire \mem~117_regout ;
wire \mem~53_regout ;
wire \mem~85_regout ;
wire \mem~199_combout ;
wire \mem~200_combout ;
wire \memOut~18_combout ;
wire \mem~150feeder_combout ;
wire \mem~150_regout ;
wire \mem~86_regout ;
wire \mem~202_combout ;
wire \memOut~19_combout ;
wire \mem~151feeder_combout ;
wire \mem~151_regout ;
wire \mem~119_regout ;
wire \mem~204_combout ;
wire \memOut~20_combout ;
wire \mem~88_regout ;
wire \mem~240_combout ;
wire \mem~152_regout ;
wire \mem~206_combout ;
wire \memOut~21_combout ;
wire \mem~57feeder_combout ;
wire \mem~57_regout ;
wire \mem~89_regout ;
wire \mem~207_combout ;
wire \mem~121_regout ;
wire \mem~208_combout ;
wire \memOut~22_combout ;
wire \mem~154_regout ;
wire \mem~90_regout ;
wire \mem~210_combout ;
wire \memOut~23_combout ;
wire \mem~155_regout ;
wire \mem~123_regout ;
wire \mem~91_regout ;
wire \mem~211_combout ;
wire \mem~212_combout ;
wire \memOut~24_combout ;
wire \mem~242_combout ;
wire \mem~156_regout ;
wire \mem~92_regout ;
wire \mem~214_combout ;
wire \memOut~25_combout ;
wire \mem~157_regout ;
wire \mem~125_regout ;
wire \mem~216_combout ;
wire \memOut~26_combout ;
wire \mem~244_combout ;
wire \mem~62_regout ;
wire \mem~126_regout ;
wire \mem~217_combout ;
wire \mem~158_regout ;
wire \mem~218_combout ;
wire \memOut~27_combout ;
wire \mem~63_regout ;
wire \mem~219_combout ;
wire \mem~245_combout ;
wire \mem~127_regout ;
wire \mem~220_combout ;
wire \memOut~28_combout ;
wire \mem~248_combout ;
wire \mem~128_regout ;
wire \mem~249_combout ;
wire \mem~64_regout ;
wire \mem~221_combout ;
wire \mem~96_regout ;
wire \mem~222_combout ;
wire \memOut~29_combout ;
wire \mem~97_regout ;
wire \mem~223_combout ;
wire \mem~129_regout ;
wire \mem~161feeder_combout ;
wire \mem~161_regout ;
wire \mem~224_combout ;
wire \memOut~30_combout ;
wire \mem~98_regout ;
wire \mem~162feeder_combout ;
wire \mem~162_regout ;
wire \mem~226_combout ;
wire \memOut~31_combout ;
wire [31:0] \dataIn~combout ;
wire [31:0] \addressIn~combout ;


// Location: LCFF_X45_Y19_N1
cycloneii_lcell_ff \mem~67 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~67_regout ));

// Location: LCFF_X45_Y19_N27
cycloneii_lcell_ff \mem~35 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~35_regout ));

// Location: LCCOMB_X45_Y19_N0
cycloneii_lcell_comb \mem~163 (
// Equation(s):
// \mem~163_combout  = (\addressIn~combout [0] & (((\mem~67_regout ) # (\addressIn~combout [1])))) # (!\addressIn~combout [0] & (\mem~35_regout  & ((!\addressIn~combout [1]))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~35_regout ),
	.datac(\mem~67_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~163_combout ),
	.cout());
// synopsys translate_off
defparam \mem~163 .lut_mask = 16'hAAE4;
defparam \mem~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N11
cycloneii_lcell_ff \mem~133 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~133feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~133_regout ));

// Location: LCFF_X44_Y19_N25
cycloneii_lcell_ff \mem~135 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~135_regout ));

// Location: LCFF_X39_Y16_N15
cycloneii_lcell_ff \mem~40 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~40_regout ));

// Location: LCFF_X45_Y19_N25
cycloneii_lcell_ff \mem~73 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~73_regout ));

// Location: LCFF_X45_Y19_N11
cycloneii_lcell_ff \mem~41 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~41_regout ));

// Location: LCCOMB_X45_Y19_N24
cycloneii_lcell_comb \mem~175 (
// Equation(s):
// \mem~175_combout  = (\addressIn~combout [0] & (((\mem~73_regout ) # (\addressIn~combout [1])))) # (!\addressIn~combout [0] & (\mem~41_regout  & ((!\addressIn~combout [1]))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~41_regout ),
	.datac(\mem~73_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~175_combout ),
	.cout());
// synopsys translate_off
defparam \mem~175 .lut_mask = 16'hAAE4;
defparam \mem~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y16_N13
cycloneii_lcell_ff \mem~42 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~42_regout ));

// Location: LCFF_X47_Y19_N5
cycloneii_lcell_ff \mem~75 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~75_regout ));

// Location: LCFF_X47_Y19_N31
cycloneii_lcell_ff \mem~43 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~43feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~43_regout ));

// Location: LCCOMB_X47_Y19_N4
cycloneii_lcell_comb \mem~179 (
// Equation(s):
// \mem~179_combout  = (\addressIn~combout [0] & ((\addressIn~combout [1]) # ((\mem~75_regout )))) # (!\addressIn~combout [0] & (!\addressIn~combout [1] & ((\mem~43_regout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\addressIn~combout [1]),
	.datac(\mem~75_regout ),
	.datad(\mem~43_regout ),
	.cin(gnd),
	.combout(\mem~179_combout ),
	.cout());
// synopsys translate_off
defparam \mem~179 .lut_mask = 16'hB9A8;
defparam \mem~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N3
cycloneii_lcell_ff \mem~141 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~141feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~141_regout ));

// Location: LCFF_X48_Y17_N29
cycloneii_lcell_ff \mem~142 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~142feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~142_regout ));

// Location: LCFF_X46_Y19_N9
cycloneii_lcell_ff \mem~111 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~232_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~111_regout ));

// Location: LCFF_X47_Y19_N7
cycloneii_lcell_ff \mem~47 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~47_regout ));

// Location: LCFF_X48_Y19_N1
cycloneii_lcell_ff \mem~112 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~112_regout ));

// Location: LCFF_X48_Y19_N3
cycloneii_lcell_ff \mem~48 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~48_regout ));

// Location: LCCOMB_X48_Y19_N0
cycloneii_lcell_comb \mem~189 (
// Equation(s):
// \mem~189_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1])))) # (!\addressIn~combout [0] & ((\addressIn~combout [1] & ((\mem~112_regout ))) # (!\addressIn~combout [1] & (\mem~48_regout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~48_regout ),
	.datac(\mem~112_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~189_combout ),
	.cout());
// synopsys translate_off
defparam \mem~189 .lut_mask = 16'hFA44;
defparam \mem~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N3
cycloneii_lcell_ff \mem~114 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~234_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~114_regout ));

// Location: LCFF_X47_Y19_N15
cycloneii_lcell_ff \mem~50 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~50_regout ));

// Location: LCCOMB_X47_Y19_N14
cycloneii_lcell_comb \mem~193 (
// Equation(s):
// \mem~193_combout  = (\addressIn~combout [1] & (((\addressIn~combout [0])) # (!\mem~114_regout ))) # (!\addressIn~combout [1] & (((\mem~50_regout  & !\addressIn~combout [0]))))

	.dataa(\mem~114_regout ),
	.datab(\addressIn~combout [1]),
	.datac(\mem~50_regout ),
	.datad(\addressIn~combout [0]),
	.cin(gnd),
	.combout(\mem~193_combout ),
	.cout());
// synopsys translate_off
defparam \mem~193 .lut_mask = 16'hCC74;
defparam \mem~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N29
cycloneii_lcell_ff \mem~116 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~116_regout ));

// Location: LCFF_X48_Y19_N23
cycloneii_lcell_ff \mem~52 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~52_regout ));

// Location: LCCOMB_X48_Y19_N28
cycloneii_lcell_comb \mem~197 (
// Equation(s):
// \mem~197_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1])))) # (!\addressIn~combout [0] & ((\addressIn~combout [1] & ((\mem~116_regout ))) # (!\addressIn~combout [1] & (\mem~52_regout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~52_regout ),
	.datac(\mem~116_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~197_combout ),
	.cout());
// synopsys translate_off
defparam \mem~197 .lut_mask = 16'hFA44;
defparam \mem~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N19
cycloneii_lcell_ff \mem~149 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~149_regout ));

// Location: LCFF_X48_Y19_N9
cycloneii_lcell_ff \mem~118 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~118_regout ));

// Location: LCFF_X48_Y19_N19
cycloneii_lcell_ff \mem~54 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~54_regout ));

// Location: LCCOMB_X48_Y19_N8
cycloneii_lcell_comb \mem~201 (
// Equation(s):
// \mem~201_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1])))) # (!\addressIn~combout [0] & ((\addressIn~combout [1] & ((\mem~118_regout ))) # (!\addressIn~combout [1] & (\mem~54_regout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~54_regout ),
	.datac(\mem~118_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~201_combout ),
	.cout());
// synopsys translate_off
defparam \mem~201 .lut_mask = 16'hFA44;
defparam \mem~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N17
cycloneii_lcell_ff \mem~87 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~237_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~87_regout ));

// Location: LCFF_X45_Y19_N3
cycloneii_lcell_ff \mem~55 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~238_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~55_regout ));

// Location: LCCOMB_X45_Y19_N12
cycloneii_lcell_comb \mem~203 (
// Equation(s):
// \mem~203_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1]) # (!\mem~87_regout )))) # (!\addressIn~combout [0] & (!\mem~55_regout  & ((!\addressIn~combout [1]))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~55_regout ),
	.datac(\mem~87_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~203_combout ),
	.cout());
// synopsys translate_off
defparam \mem~203 .lut_mask = 16'hAA1B;
defparam \mem~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N5
cycloneii_lcell_ff \mem~120 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~239_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~120_regout ));

// Location: LCFF_X47_Y19_N21
cycloneii_lcell_ff \mem~56 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~56_regout ));

// Location: LCCOMB_X47_Y19_N20
cycloneii_lcell_comb \mem~205 (
// Equation(s):
// \mem~205_combout  = (\addressIn~combout [1] & (((\addressIn~combout [0])) # (!\mem~120_regout ))) # (!\addressIn~combout [1] & (((\mem~56_regout  & !\addressIn~combout [0]))))

	.dataa(\mem~120_regout ),
	.datab(\addressIn~combout [1]),
	.datac(\mem~56_regout ),
	.datad(\addressIn~combout [0]),
	.cin(gnd),
	.combout(\mem~205_combout ),
	.cout());
// synopsys translate_off
defparam \mem~205 .lut_mask = 16'hCC74;
defparam \mem~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N21
cycloneii_lcell_ff \mem~153 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~153_regout ));

// Location: LCFF_X48_Y19_N13
cycloneii_lcell_ff \mem~122 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~122_regout ));

// Location: LCFF_X48_Y19_N31
cycloneii_lcell_ff \mem~58 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~58_regout ));

// Location: LCCOMB_X48_Y19_N12
cycloneii_lcell_comb \mem~209 (
// Equation(s):
// \mem~209_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1])))) # (!\addressIn~combout [0] & ((\addressIn~combout [1] & ((\mem~122_regout ))) # (!\addressIn~combout [1] & (\mem~58_regout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~58_regout ),
	.datac(\mem~122_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~209_combout ),
	.cout());
// synopsys translate_off
defparam \mem~209 .lut_mask = 16'hFA44;
defparam \mem~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N11
cycloneii_lcell_ff \mem~59 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~59_regout ));

// Location: LCFF_X47_Y17_N11
cycloneii_lcell_ff \mem~124 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~241_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~124_regout ));

// Location: LCFF_X46_Y17_N13
cycloneii_lcell_ff \mem~60 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~60_regout ));

// Location: LCCOMB_X46_Y17_N12
cycloneii_lcell_comb \mem~213 (
// Equation(s):
// \mem~213_combout  = (\addressIn~combout [1] & (((\addressIn~combout [0])) # (!\mem~124_regout ))) # (!\addressIn~combout [1] & (((\mem~60_regout  & !\addressIn~combout [0]))))

	.dataa(\addressIn~combout [1]),
	.datab(\mem~124_regout ),
	.datac(\mem~60_regout ),
	.datad(\addressIn~combout [0]),
	.cin(gnd),
	.combout(\mem~213_combout ),
	.cout());
// synopsys translate_off
defparam \mem~213 .lut_mask = 16'hAA72;
defparam \mem~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y17_N1
cycloneii_lcell_ff \mem~93 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~93_regout ));

// Location: LCFF_X46_Y17_N11
cycloneii_lcell_ff \mem~61 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~61_regout ));

// Location: LCCOMB_X46_Y17_N0
cycloneii_lcell_comb \mem~215 (
// Equation(s):
// \mem~215_combout  = (\addressIn~combout [0] & (((\mem~93_regout ) # (\addressIn~combout [1])))) # (!\addressIn~combout [0] & (\mem~61_regout  & ((!\addressIn~combout [1]))))

	.dataa(\mem~61_regout ),
	.datab(\addressIn~combout [0]),
	.datac(\mem~93_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~215_combout ),
	.cout());
// synopsys translate_off
defparam \mem~215 .lut_mask = 16'hCCE2;
defparam \mem~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y19_N17
cycloneii_lcell_ff \mem~94 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~243_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~94_regout ));

// Location: LCFF_X46_Y17_N21
cycloneii_lcell_ff \mem~95 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~246_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~95_regout ));

// Location: LCFF_X48_Y17_N27
cycloneii_lcell_ff \mem~159 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~247_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~159_regout ));

// Location: LCFF_X48_Y17_N21
cycloneii_lcell_ff \mem~160 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~250_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~160_regout ));

// Location: LCFF_X46_Y17_N7
cycloneii_lcell_ff \mem~65 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~65_regout ));

// Location: LCFF_X48_Y19_N5
cycloneii_lcell_ff \mem~130 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~130_regout ));

// Location: LCFF_X48_Y19_N15
cycloneii_lcell_ff \mem~66 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~66feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~66_regout ));

// Location: LCCOMB_X48_Y19_N4
cycloneii_lcell_comb \mem~225 (
// Equation(s):
// \mem~225_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1])))) # (!\addressIn~combout [0] & ((\addressIn~combout [1] & ((\mem~130_regout ))) # (!\addressIn~combout [1] & (\mem~66_regout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~66_regout ),
	.datac(\mem~130_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~225_combout ),
	.cout());
// synopsys translate_off
defparam \mem~225 .lut_mask = 16'hFA44;
defparam \mem~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N8
cycloneii_lcell_comb \mem~232 (
// Equation(s):
// \mem~232_combout  = !\dataIn~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [12]),
	.cin(gnd),
	.combout(\mem~232_combout ),
	.cout());
// synopsys translate_off
defparam \mem~232 .lut_mask = 16'h00FF;
defparam \mem~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N2
cycloneii_lcell_comb \mem~234 (
// Equation(s):
// \mem~234_combout  = !\dataIn~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [15]),
	.cin(gnd),
	.combout(\mem~234_combout ),
	.cout());
// synopsys translate_off
defparam \mem~234 .lut_mask = 16'h00FF;
defparam \mem~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N16
cycloneii_lcell_comb \mem~237 (
// Equation(s):
// \mem~237_combout  = !\dataIn~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [20]),
	.cin(gnd),
	.combout(\mem~237_combout ),
	.cout());
// synopsys translate_off
defparam \mem~237 .lut_mask = 16'h00FF;
defparam \mem~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N2
cycloneii_lcell_comb \mem~238 (
// Equation(s):
// \mem~238_combout  = !\dataIn~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [20]),
	.cin(gnd),
	.combout(\mem~238_combout ),
	.cout());
// synopsys translate_off
defparam \mem~238 .lut_mask = 16'h00FF;
defparam \mem~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N4
cycloneii_lcell_comb \mem~239 (
// Equation(s):
// \mem~239_combout  = !\dataIn~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(\dataIn~combout [21]),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem~239_combout ),
	.cout());
// synopsys translate_off
defparam \mem~239 .lut_mask = 16'h0F0F;
defparam \mem~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N10
cycloneii_lcell_comb \mem~241 (
// Equation(s):
// \mem~241_combout  = !\dataIn~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(\dataIn~combout [25]),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem~241_combout ),
	.cout());
// synopsys translate_off
defparam \mem~241 .lut_mask = 16'h0F0F;
defparam \mem~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N16
cycloneii_lcell_comb \mem~243 (
// Equation(s):
// \mem~243_combout  = !\dataIn~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(\dataIn~combout [27]),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem~243_combout ),
	.cout());
// synopsys translate_off
defparam \mem~243 .lut_mask = 16'h0F0F;
defparam \mem~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N20
cycloneii_lcell_comb \mem~246 (
// Equation(s):
// \mem~246_combout  = !\dataIn~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [28]),
	.cin(gnd),
	.combout(\mem~246_combout ),
	.cout());
// synopsys translate_off
defparam \mem~246 .lut_mask = 16'h00FF;
defparam \mem~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N26
cycloneii_lcell_comb \mem~247 (
// Equation(s):
// \mem~247_combout  = !\dataIn~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [28]),
	.cin(gnd),
	.combout(\mem~247_combout ),
	.cout());
// synopsys translate_off
defparam \mem~247 .lut_mask = 16'h00FF;
defparam \mem~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N20
cycloneii_lcell_comb \mem~250 (
// Equation(s):
// \mem~250_combout  = !\dataIn~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [29]),
	.cin(gnd),
	.combout(\mem~250_combout ),
	.cout());
// synopsys translate_off
defparam \mem~250 .lut_mask = 16'h00FF;
defparam \mem~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N10
cycloneii_lcell_comb \mem~133feeder (
// Equation(s):
// \mem~133feeder_combout  = \dataIn~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [2]),
	.cin(gnd),
	.combout(\mem~133feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~133feeder .lut_mask = 16'hFF00;
defparam \mem~133feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N30
cycloneii_lcell_comb \mem~43feeder (
// Equation(s):
// \mem~43feeder_combout  = \dataIn~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [8]),
	.cin(gnd),
	.combout(\mem~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~43feeder .lut_mask = 16'hFF00;
defparam \mem~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N2
cycloneii_lcell_comb \mem~141feeder (
// Equation(s):
// \mem~141feeder_combout  = \dataIn~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [10]),
	.cin(gnd),
	.combout(\mem~141feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~141feeder .lut_mask = 16'hFF00;
defparam \mem~141feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N28
cycloneii_lcell_comb \mem~142feeder (
// Equation(s):
// \mem~142feeder_combout  = \dataIn~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [11]),
	.cin(gnd),
	.combout(\mem~142feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~142feeder .lut_mask = 16'hFF00;
defparam \mem~142feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N14
cycloneii_lcell_comb \mem~66feeder (
// Equation(s):
// \mem~66feeder_combout  = \dataIn~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [31]),
	.cin(gnd),
	.combout(\mem~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~66feeder .lut_mask = 16'hFF00;
defparam \mem~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[0]));
// synopsys translate_off
defparam \dataIn[0]~I .input_async_reset = "none";
defparam \dataIn[0]~I .input_power_up = "low";
defparam \dataIn[0]~I .input_register_mode = "none";
defparam \dataIn[0]~I .input_sync_reset = "none";
defparam \dataIn[0]~I .oe_async_reset = "none";
defparam \dataIn[0]~I .oe_power_up = "low";
defparam \dataIn[0]~I .oe_register_mode = "none";
defparam \dataIn[0]~I .oe_sync_reset = "none";
defparam \dataIn[0]~I .operation_mode = "input";
defparam \dataIn[0]~I .output_async_reset = "none";
defparam \dataIn[0]~I .output_power_up = "low";
defparam \dataIn[0]~I .output_register_mode = "none";
defparam \dataIn[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addressIn~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[0]));
// synopsys translate_off
defparam \addressIn[0]~I .input_async_reset = "none";
defparam \addressIn[0]~I .input_power_up = "low";
defparam \addressIn[0]~I .input_register_mode = "none";
defparam \addressIn[0]~I .input_sync_reset = "none";
defparam \addressIn[0]~I .oe_async_reset = "none";
defparam \addressIn[0]~I .oe_power_up = "low";
defparam \addressIn[0]~I .oe_register_mode = "none";
defparam \addressIn[0]~I .oe_sync_reset = "none";
defparam \addressIn[0]~I .operation_mode = "input";
defparam \addressIn[0]~I .output_async_reset = "none";
defparam \addressIn[0]~I .output_power_up = "low";
defparam \addressIn[0]~I .output_register_mode = "none";
defparam \addressIn[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \memWrite~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\memWrite~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memWrite));
// synopsys translate_off
defparam \memWrite~I .input_async_reset = "none";
defparam \memWrite~I .input_power_up = "low";
defparam \memWrite~I .input_register_mode = "none";
defparam \memWrite~I .input_sync_reset = "none";
defparam \memWrite~I .oe_async_reset = "none";
defparam \memWrite~I .oe_power_up = "low";
defparam \memWrite~I .oe_register_mode = "none";
defparam \memWrite~I .oe_sync_reset = "none";
defparam \memWrite~I .operation_mode = "input";
defparam \memWrite~I .output_async_reset = "none";
defparam \memWrite~I .output_power_up = "low";
defparam \memWrite~I .output_register_mode = "none";
defparam \memWrite~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addressIn~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[1]));
// synopsys translate_off
defparam \addressIn[1]~I .input_async_reset = "none";
defparam \addressIn[1]~I .input_power_up = "low";
defparam \addressIn[1]~I .input_register_mode = "none";
defparam \addressIn[1]~I .input_sync_reset = "none";
defparam \addressIn[1]~I .oe_async_reset = "none";
defparam \addressIn[1]~I .oe_power_up = "low";
defparam \addressIn[1]~I .oe_register_mode = "none";
defparam \addressIn[1]~I .oe_sync_reset = "none";
defparam \addressIn[1]~I .operation_mode = "input";
defparam \addressIn[1]~I .output_async_reset = "none";
defparam \addressIn[1]~I .output_power_up = "low";
defparam \addressIn[1]~I .output_register_mode = "none";
defparam \addressIn[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N22
cycloneii_lcell_comb \mem~230 (
// Equation(s):
// \mem~230_combout  = (\addressIn~combout [0] & (\memWrite~combout  & \addressIn~combout [1]))

	.dataa(vcc),
	.datab(\addressIn~combout [0]),
	.datac(\memWrite~combout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~230_combout ),
	.cout());
// synopsys translate_off
defparam \mem~230 .lut_mask = 16'hC000;
defparam \mem~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y16_N27
cycloneii_lcell_ff \mem~131 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~131_regout ));

// Location: LCCOMB_X40_Y16_N0
cycloneii_lcell_comb \mem~227 (
// Equation(s):
// \mem~227_combout  = (!\addressIn~combout [0] & (\memWrite~combout  & \addressIn~combout [1]))

	.dataa(vcc),
	.datab(\addressIn~combout [0]),
	.datac(\memWrite~combout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~227_combout ),
	.cout());
// synopsys translate_off
defparam \mem~227 .lut_mask = 16'h3000;
defparam \mem~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y16_N9
cycloneii_lcell_ff \mem~99 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~99_regout ));

// Location: LCCOMB_X40_Y16_N8
cycloneii_lcell_comb \mem~164 (
// Equation(s):
// \mem~164_combout  = (\mem~163_combout  & ((\mem~131_regout ) # ((!\addressIn~combout [1])))) # (!\mem~163_combout  & (((\mem~99_regout  & \addressIn~combout [1]))))

	.dataa(\mem~163_combout ),
	.datab(\mem~131_regout ),
	.datac(\mem~99_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~164_combout ),
	.cout());
// synopsys translate_off
defparam \mem~164 .lut_mask = 16'hD8AA;
defparam \mem~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \memRead~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\memRead~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memRead));
// synopsys translate_off
defparam \memRead~I .input_async_reset = "none";
defparam \memRead~I .input_power_up = "low";
defparam \memRead~I .input_register_mode = "none";
defparam \memRead~I .input_sync_reset = "none";
defparam \memRead~I .oe_async_reset = "none";
defparam \memRead~I .oe_power_up = "low";
defparam \memRead~I .oe_register_mode = "none";
defparam \memRead~I .oe_sync_reset = "none";
defparam \memRead~I .operation_mode = "input";
defparam \memRead~I .output_async_reset = "none";
defparam \memRead~I .output_power_up = "low";
defparam \memRead~I .output_register_mode = "none";
defparam \memRead~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N20
cycloneii_lcell_comb \memOut~0 (
// Equation(s):
// \memOut~0_combout  = (\mem~164_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mem~164_combout ),
	.datad(\memRead~combout ),
	.cin(gnd),
	.combout(\memOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~0 .lut_mask = 16'hF000;
defparam \memOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[1]));
// synopsys translate_off
defparam \dataIn[1]~I .input_async_reset = "none";
defparam \dataIn[1]~I .input_power_up = "low";
defparam \dataIn[1]~I .input_register_mode = "none";
defparam \dataIn[1]~I .input_sync_reset = "none";
defparam \dataIn[1]~I .oe_async_reset = "none";
defparam \dataIn[1]~I .oe_power_up = "low";
defparam \dataIn[1]~I .oe_register_mode = "none";
defparam \dataIn[1]~I .oe_sync_reset = "none";
defparam \dataIn[1]~I .operation_mode = "input";
defparam \dataIn[1]~I .output_async_reset = "none";
defparam \dataIn[1]~I .output_power_up = "low";
defparam \dataIn[1]~I .output_register_mode = "none";
defparam \dataIn[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X40_Y16_N25
cycloneii_lcell_ff \mem~132 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~132_regout ));

// Location: LCCOMB_X40_Y16_N2
cycloneii_lcell_comb \mem~228 (
// Equation(s):
// \mem~228_combout  = (\addressIn~combout [0] & (\memWrite~combout  & !\addressIn~combout [1]))

	.dataa(vcc),
	.datab(\addressIn~combout [0]),
	.datac(\memWrite~combout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~228_combout ),
	.cout());
// synopsys translate_off
defparam \mem~228 .lut_mask = 16'h00C0;
defparam \mem~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y16_N9
cycloneii_lcell_ff \mem~68 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~68_regout ));

// Location: LCCOMB_X40_Y16_N28
cycloneii_lcell_comb \mem~229 (
// Equation(s):
// \mem~229_combout  = (!\addressIn~combout [0] & (\memWrite~combout  & !\addressIn~combout [1]))

	.dataa(vcc),
	.datab(\addressIn~combout [0]),
	.datac(\memWrite~combout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~229_combout ),
	.cout());
// synopsys translate_off
defparam \mem~229 .lut_mask = 16'h0030;
defparam \mem~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y16_N27
cycloneii_lcell_ff \mem~36 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~36_regout ));

// Location: LCFF_X40_Y16_N7
cycloneii_lcell_ff \mem~100 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~100_regout ));

// Location: LCCOMB_X40_Y16_N6
cycloneii_lcell_comb \mem~165 (
// Equation(s):
// \mem~165_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1])))) # (!\addressIn~combout [0] & ((\addressIn~combout [1] & ((\mem~100_regout ))) # (!\addressIn~combout [1] & (\mem~36_regout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~36_regout ),
	.datac(\mem~100_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~165_combout ),
	.cout());
// synopsys translate_off
defparam \mem~165 .lut_mask = 16'hFA44;
defparam \mem~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N8
cycloneii_lcell_comb \mem~166 (
// Equation(s):
// \mem~166_combout  = (\addressIn~combout [0] & ((\mem~165_combout  & (\mem~132_regout )) # (!\mem~165_combout  & ((\mem~68_regout ))))) # (!\addressIn~combout [0] & (((\mem~165_combout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~132_regout ),
	.datac(\mem~68_regout ),
	.datad(\mem~165_combout ),
	.cin(gnd),
	.combout(\mem~166_combout ),
	.cout());
// synopsys translate_off
defparam \mem~166 .lut_mask = 16'hDDA0;
defparam \mem~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N4
cycloneii_lcell_comb \memOut~1 (
// Equation(s):
// \memOut~1_combout  = (\mem~166_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(\mem~166_combout ),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~1 .lut_mask = 16'hC0C0;
defparam \memOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[2]));
// synopsys translate_off
defparam \dataIn[2]~I .input_async_reset = "none";
defparam \dataIn[2]~I .input_power_up = "low";
defparam \dataIn[2]~I .input_register_mode = "none";
defparam \dataIn[2]~I .input_sync_reset = "none";
defparam \dataIn[2]~I .oe_async_reset = "none";
defparam \dataIn[2]~I .oe_power_up = "low";
defparam \dataIn[2]~I .oe_register_mode = "none";
defparam \dataIn[2]~I .oe_sync_reset = "none";
defparam \dataIn[2]~I .operation_mode = "input";
defparam \dataIn[2]~I .output_async_reset = "none";
defparam \dataIn[2]~I .output_power_up = "low";
defparam \dataIn[2]~I .output_register_mode = "none";
defparam \dataIn[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X44_Y19_N17
cycloneii_lcell_ff \mem~101 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~101_regout ));

// Location: LCCOMB_X45_Y19_N22
cycloneii_lcell_comb \mem~231 (
// Equation(s):
// \mem~231_combout  = !\dataIn~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [2]),
	.cin(gnd),
	.combout(\mem~231_combout ),
	.cout());
// synopsys translate_off
defparam \mem~231 .lut_mask = 16'h00FF;
defparam \mem~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N23
cycloneii_lcell_ff \mem~37 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~231_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~37_regout ));

// Location: LCFF_X45_Y19_N5
cycloneii_lcell_ff \mem~69 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~69_regout ));

// Location: LCCOMB_X45_Y19_N4
cycloneii_lcell_comb \mem~167 (
// Equation(s):
// \mem~167_combout  = (\addressIn~combout [0] & (((\mem~69_regout ) # (\addressIn~combout [1])))) # (!\addressIn~combout [0] & (!\mem~37_regout  & ((!\addressIn~combout [1]))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~37_regout ),
	.datac(\mem~69_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~167_combout ),
	.cout());
// synopsys translate_off
defparam \mem~167 .lut_mask = 16'hAAB1;
defparam \mem~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N16
cycloneii_lcell_comb \mem~168 (
// Equation(s):
// \mem~168_combout  = (\addressIn~combout [1] & ((\mem~167_combout  & (\mem~133_regout )) # (!\mem~167_combout  & ((\mem~101_regout ))))) # (!\addressIn~combout [1] & (((\mem~167_combout ))))

	.dataa(\mem~133_regout ),
	.datab(\addressIn~combout [1]),
	.datac(\mem~101_regout ),
	.datad(\mem~167_combout ),
	.cin(gnd),
	.combout(\mem~168_combout ),
	.cout());
// synopsys translate_off
defparam \mem~168 .lut_mask = 16'hBBC0;
defparam \mem~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
cycloneii_lcell_comb \memOut~2 (
// Equation(s):
// \memOut~2_combout  = (\memRead~combout  & \mem~168_combout )

	.dataa(vcc),
	.datab(\memRead~combout ),
	.datac(\mem~168_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~2 .lut_mask = 16'hC0C0;
defparam \memOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[3]));
// synopsys translate_off
defparam \dataIn[3]~I .input_async_reset = "none";
defparam \dataIn[3]~I .input_power_up = "low";
defparam \dataIn[3]~I .input_register_mode = "none";
defparam \dataIn[3]~I .input_sync_reset = "none";
defparam \dataIn[3]~I .oe_async_reset = "none";
defparam \dataIn[3]~I .oe_power_up = "low";
defparam \dataIn[3]~I .oe_register_mode = "none";
defparam \dataIn[3]~I .oe_sync_reset = "none";
defparam \dataIn[3]~I .operation_mode = "input";
defparam \dataIn[3]~I .output_async_reset = "none";
defparam \dataIn[3]~I .output_power_up = "low";
defparam \dataIn[3]~I .output_register_mode = "none";
defparam \dataIn[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X39_Y16_N17
cycloneii_lcell_ff \mem~38 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~38_regout ));

// Location: LCFF_X40_Y16_N11
cycloneii_lcell_ff \mem~102 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~102_regout ));

// Location: LCCOMB_X40_Y16_N10
cycloneii_lcell_comb \mem~169 (
// Equation(s):
// \mem~169_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1])))) # (!\addressIn~combout [0] & ((\addressIn~combout [1] & ((\mem~102_regout ))) # (!\addressIn~combout [1] & (\mem~38_regout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~38_regout ),
	.datac(\mem~102_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~169_combout ),
	.cout());
// synopsys translate_off
defparam \mem~169 .lut_mask = 16'hFA44;
defparam \mem~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y16_N31
cycloneii_lcell_ff \mem~70 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~70_regout ));

// Location: LCFF_X40_Y16_N5
cycloneii_lcell_ff \mem~134 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~134_regout ));

// Location: LCCOMB_X39_Y16_N30
cycloneii_lcell_comb \mem~170 (
// Equation(s):
// \mem~170_combout  = (\addressIn~combout [0] & ((\mem~169_combout  & ((\mem~134_regout ))) # (!\mem~169_combout  & (\mem~70_regout )))) # (!\addressIn~combout [0] & (\mem~169_combout ))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~169_combout ),
	.datac(\mem~70_regout ),
	.datad(\mem~134_regout ),
	.cin(gnd),
	.combout(\mem~170_combout ),
	.cout());
// synopsys translate_off
defparam \mem~170 .lut_mask = 16'hEC64;
defparam \mem~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N10
cycloneii_lcell_comb \memOut~3 (
// Equation(s):
// \memOut~3_combout  = (\memRead~combout  & \mem~170_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\memRead~combout ),
	.datad(\mem~170_combout ),
	.cin(gnd),
	.combout(\memOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~3 .lut_mask = 16'hF000;
defparam \memOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[4]));
// synopsys translate_off
defparam \dataIn[4]~I .input_async_reset = "none";
defparam \dataIn[4]~I .input_power_up = "low";
defparam \dataIn[4]~I .input_register_mode = "none";
defparam \dataIn[4]~I .input_sync_reset = "none";
defparam \dataIn[4]~I .oe_async_reset = "none";
defparam \dataIn[4]~I .oe_power_up = "low";
defparam \dataIn[4]~I .oe_register_mode = "none";
defparam \dataIn[4]~I .oe_sync_reset = "none";
defparam \dataIn[4]~I .operation_mode = "input";
defparam \dataIn[4]~I .output_async_reset = "none";
defparam \dataIn[4]~I .output_power_up = "low";
defparam \dataIn[4]~I .output_register_mode = "none";
defparam \dataIn[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X44_Y19_N7
cycloneii_lcell_ff \mem~103 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~103_regout ));

// Location: LCFF_X47_Y19_N9
cycloneii_lcell_ff \mem~71 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~71_regout ));

// Location: LCFF_X47_Y19_N3
cycloneii_lcell_ff \mem~39 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~39_regout ));

// Location: LCCOMB_X47_Y19_N8
cycloneii_lcell_comb \mem~171 (
// Equation(s):
// \mem~171_combout  = (\addressIn~combout [0] & ((\addressIn~combout [1]) # ((\mem~71_regout )))) # (!\addressIn~combout [0] & (!\addressIn~combout [1] & ((\mem~39_regout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\addressIn~combout [1]),
	.datac(\mem~71_regout ),
	.datad(\mem~39_regout ),
	.cin(gnd),
	.combout(\mem~171_combout ),
	.cout());
// synopsys translate_off
defparam \mem~171 .lut_mask = 16'hB9A8;
defparam \mem~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N6
cycloneii_lcell_comb \mem~172 (
// Equation(s):
// \mem~172_combout  = (\addressIn~combout [1] & ((\mem~171_combout  & (\mem~135_regout )) # (!\mem~171_combout  & ((\mem~103_regout ))))) # (!\addressIn~combout [1] & (((\mem~171_combout ))))

	.dataa(\mem~135_regout ),
	.datab(\addressIn~combout [1]),
	.datac(\mem~103_regout ),
	.datad(\mem~171_combout ),
	.cin(gnd),
	.combout(\mem~172_combout ),
	.cout());
// synopsys translate_off
defparam \mem~172 .lut_mask = 16'hBBC0;
defparam \mem~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N2
cycloneii_lcell_comb \memOut~4 (
// Equation(s):
// \memOut~4_combout  = (\mem~172_combout  & \memRead~combout )

	.dataa(\mem~172_combout ),
	.datab(vcc),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~4 .lut_mask = 16'hA0A0;
defparam \memOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[5]));
// synopsys translate_off
defparam \dataIn[5]~I .input_async_reset = "none";
defparam \dataIn[5]~I .input_power_up = "low";
defparam \dataIn[5]~I .input_register_mode = "none";
defparam \dataIn[5]~I .input_sync_reset = "none";
defparam \dataIn[5]~I .oe_async_reset = "none";
defparam \dataIn[5]~I .oe_power_up = "low";
defparam \dataIn[5]~I .oe_register_mode = "none";
defparam \dataIn[5]~I .oe_sync_reset = "none";
defparam \dataIn[5]~I .operation_mode = "input";
defparam \dataIn[5]~I .output_async_reset = "none";
defparam \dataIn[5]~I .output_power_up = "low";
defparam \dataIn[5]~I .output_register_mode = "none";
defparam \dataIn[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X40_Y16_N31
cycloneii_lcell_ff \mem~104 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~104_regout ));

// Location: LCCOMB_X40_Y16_N30
cycloneii_lcell_comb \mem~173 (
// Equation(s):
// \mem~173_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1])))) # (!\addressIn~combout [0] & ((\addressIn~combout [1] & ((\mem~104_regout ))) # (!\addressIn~combout [1] & (\mem~40_regout ))))

	.dataa(\mem~40_regout ),
	.datab(\addressIn~combout [0]),
	.datac(\mem~104_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~173_combout ),
	.cout());
// synopsys translate_off
defparam \mem~173 .lut_mask = 16'hFC22;
defparam \mem~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y16_N29
cycloneii_lcell_ff \mem~72 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~72_regout ));

// Location: LCCOMB_X40_Y16_N16
cycloneii_lcell_comb \mem~136feeder (
// Equation(s):
// \mem~136feeder_combout  = \dataIn~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [5]),
	.cin(gnd),
	.combout(\mem~136feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~136feeder .lut_mask = 16'hFF00;
defparam \mem~136feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y16_N17
cycloneii_lcell_ff \mem~136 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~136feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~136_regout ));

// Location: LCCOMB_X39_Y16_N28
cycloneii_lcell_comb \mem~174 (
// Equation(s):
// \mem~174_combout  = (\addressIn~combout [0] & ((\mem~173_combout  & ((\mem~136_regout ))) # (!\mem~173_combout  & (\mem~72_regout )))) # (!\addressIn~combout [0] & (\mem~173_combout ))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~173_combout ),
	.datac(\mem~72_regout ),
	.datad(\mem~136_regout ),
	.cin(gnd),
	.combout(\mem~174_combout ),
	.cout());
// synopsys translate_off
defparam \mem~174 .lut_mask = 16'hEC64;
defparam \mem~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N0
cycloneii_lcell_comb \memOut~5 (
// Equation(s):
// \memOut~5_combout  = (\memRead~combout  & \mem~174_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\memRead~combout ),
	.datad(\mem~174_combout ),
	.cin(gnd),
	.combout(\memOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~5 .lut_mask = 16'hF000;
defparam \memOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[6]));
// synopsys translate_off
defparam \dataIn[6]~I .input_async_reset = "none";
defparam \dataIn[6]~I .input_power_up = "low";
defparam \dataIn[6]~I .input_register_mode = "none";
defparam \dataIn[6]~I .input_sync_reset = "none";
defparam \dataIn[6]~I .oe_async_reset = "none";
defparam \dataIn[6]~I .oe_power_up = "low";
defparam \dataIn[6]~I .oe_register_mode = "none";
defparam \dataIn[6]~I .oe_sync_reset = "none";
defparam \dataIn[6]~I .operation_mode = "input";
defparam \dataIn[6]~I .output_async_reset = "none";
defparam \dataIn[6]~I .output_power_up = "low";
defparam \dataIn[6]~I .output_register_mode = "none";
defparam \dataIn[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X44_Y19_N29
cycloneii_lcell_ff \mem~105 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~105_regout ));

// Location: LCCOMB_X44_Y19_N30
cycloneii_lcell_comb \mem~137feeder (
// Equation(s):
// \mem~137feeder_combout  = \dataIn~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [6]),
	.cin(gnd),
	.combout(\mem~137feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~137feeder .lut_mask = 16'hFF00;
defparam \mem~137feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N31
cycloneii_lcell_ff \mem~137 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~137feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~137_regout ));

// Location: LCCOMB_X44_Y19_N28
cycloneii_lcell_comb \mem~176 (
// Equation(s):
// \mem~176_combout  = (\mem~175_combout  & (((\mem~137_regout )) # (!\addressIn~combout [1]))) # (!\mem~175_combout  & (\addressIn~combout [1] & (\mem~105_regout )))

	.dataa(\mem~175_combout ),
	.datab(\addressIn~combout [1]),
	.datac(\mem~105_regout ),
	.datad(\mem~137_regout ),
	.cin(gnd),
	.combout(\mem~176_combout ),
	.cout());
// synopsys translate_off
defparam \mem~176 .lut_mask = 16'hEA62;
defparam \mem~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N8
cycloneii_lcell_comb \memOut~6 (
// Equation(s):
// \memOut~6_combout  = (\mem~176_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(\mem~176_combout ),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~6 .lut_mask = 16'hC0C0;
defparam \memOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[7]));
// synopsys translate_off
defparam \dataIn[7]~I .input_async_reset = "none";
defparam \dataIn[7]~I .input_power_up = "low";
defparam \dataIn[7]~I .input_register_mode = "none";
defparam \dataIn[7]~I .input_sync_reset = "none";
defparam \dataIn[7]~I .oe_async_reset = "none";
defparam \dataIn[7]~I .oe_power_up = "low";
defparam \dataIn[7]~I .oe_register_mode = "none";
defparam \dataIn[7]~I .oe_sync_reset = "none";
defparam \dataIn[7]~I .operation_mode = "input";
defparam \dataIn[7]~I .output_async_reset = "none";
defparam \dataIn[7]~I .output_power_up = "low";
defparam \dataIn[7]~I .output_register_mode = "none";
defparam \dataIn[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N12
cycloneii_lcell_comb \mem~138feeder (
// Equation(s):
// \mem~138feeder_combout  = \dataIn~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [7]),
	.cin(gnd),
	.combout(\mem~138feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~138feeder .lut_mask = 16'hFF00;
defparam \mem~138feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y16_N13
cycloneii_lcell_ff \mem~138 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~138feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~138_regout ));

// Location: LCFF_X39_Y16_N3
cycloneii_lcell_ff \mem~74 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~74_regout ));

// Location: LCFF_X40_Y16_N19
cycloneii_lcell_ff \mem~106 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~106_regout ));

// Location: LCCOMB_X40_Y16_N18
cycloneii_lcell_comb \mem~177 (
// Equation(s):
// \mem~177_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1])))) # (!\addressIn~combout [0] & ((\addressIn~combout [1] & ((\mem~106_regout ))) # (!\addressIn~combout [1] & (\mem~42_regout ))))

	.dataa(\mem~42_regout ),
	.datab(\addressIn~combout [0]),
	.datac(\mem~106_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~177_combout ),
	.cout());
// synopsys translate_off
defparam \mem~177 .lut_mask = 16'hFC22;
defparam \mem~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N2
cycloneii_lcell_comb \mem~178 (
// Equation(s):
// \mem~178_combout  = (\addressIn~combout [0] & ((\mem~177_combout  & (\mem~138_regout )) # (!\mem~177_combout  & ((\mem~74_regout ))))) # (!\addressIn~combout [0] & (((\mem~177_combout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~138_regout ),
	.datac(\mem~74_regout ),
	.datad(\mem~177_combout ),
	.cin(gnd),
	.combout(\mem~178_combout ),
	.cout());
// synopsys translate_off
defparam \mem~178 .lut_mask = 16'hDDA0;
defparam \mem~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N22
cycloneii_lcell_comb \memOut~7 (
// Equation(s):
// \memOut~7_combout  = (\memRead~combout  & \mem~178_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\memRead~combout ),
	.datad(\mem~178_combout ),
	.cin(gnd),
	.combout(\memOut~7_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~7 .lut_mask = 16'hF000;
defparam \memOut~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[8]));
// synopsys translate_off
defparam \dataIn[8]~I .input_async_reset = "none";
defparam \dataIn[8]~I .input_power_up = "low";
defparam \dataIn[8]~I .input_register_mode = "none";
defparam \dataIn[8]~I .input_sync_reset = "none";
defparam \dataIn[8]~I .oe_async_reset = "none";
defparam \dataIn[8]~I .oe_power_up = "low";
defparam \dataIn[8]~I .oe_register_mode = "none";
defparam \dataIn[8]~I .oe_sync_reset = "none";
defparam \dataIn[8]~I .operation_mode = "input";
defparam \dataIn[8]~I .output_async_reset = "none";
defparam \dataIn[8]~I .output_power_up = "low";
defparam \dataIn[8]~I .output_register_mode = "none";
defparam \dataIn[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X44_Y19_N27
cycloneii_lcell_ff \mem~107 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~107_regout ));

// Location: LCFF_X44_Y19_N13
cycloneii_lcell_ff \mem~139 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~139_regout ));

// Location: LCCOMB_X44_Y19_N26
cycloneii_lcell_comb \mem~180 (
// Equation(s):
// \mem~180_combout  = (\mem~179_combout  & (((\mem~139_regout )) # (!\addressIn~combout [1]))) # (!\mem~179_combout  & (\addressIn~combout [1] & (\mem~107_regout )))

	.dataa(\mem~179_combout ),
	.datab(\addressIn~combout [1]),
	.datac(\mem~107_regout ),
	.datad(\mem~139_regout ),
	.cin(gnd),
	.combout(\mem~180_combout ),
	.cout());
// synopsys translate_off
defparam \mem~180 .lut_mask = 16'hEA62;
defparam \mem~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N22
cycloneii_lcell_comb \memOut~8 (
// Equation(s):
// \memOut~8_combout  = (\mem~180_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(\mem~180_combout ),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~8_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~8 .lut_mask = 16'hC0C0;
defparam \memOut~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[9]));
// synopsys translate_off
defparam \dataIn[9]~I .input_async_reset = "none";
defparam \dataIn[9]~I .input_power_up = "low";
defparam \dataIn[9]~I .input_register_mode = "none";
defparam \dataIn[9]~I .input_sync_reset = "none";
defparam \dataIn[9]~I .oe_async_reset = "none";
defparam \dataIn[9]~I .oe_power_up = "low";
defparam \dataIn[9]~I .oe_register_mode = "none";
defparam \dataIn[9]~I .oe_sync_reset = "none";
defparam \dataIn[9]~I .operation_mode = "input";
defparam \dataIn[9]~I .output_async_reset = "none";
defparam \dataIn[9]~I .output_power_up = "low";
defparam \dataIn[9]~I .output_register_mode = "none";
defparam \dataIn[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X39_Y16_N19
cycloneii_lcell_ff \mem~44 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~44_regout ));

// Location: LCFF_X40_Y16_N15
cycloneii_lcell_ff \mem~108 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~108_regout ));

// Location: LCCOMB_X40_Y16_N14
cycloneii_lcell_comb \mem~181 (
// Equation(s):
// \mem~181_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1])))) # (!\addressIn~combout [0] & ((\addressIn~combout [1] & ((\mem~108_regout ))) # (!\addressIn~combout [1] & (\mem~44_regout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~44_regout ),
	.datac(\mem~108_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~181_combout ),
	.cout());
// synopsys translate_off
defparam \mem~181 .lut_mask = 16'hFA44;
defparam \mem~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y16_N25
cycloneii_lcell_ff \mem~76 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~76_regout ));

// Location: LCCOMB_X48_Y17_N16
cycloneii_lcell_comb \mem~140feeder (
// Equation(s):
// \mem~140feeder_combout  = \dataIn~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [9]),
	.cin(gnd),
	.combout(\mem~140feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~140feeder .lut_mask = 16'hFF00;
defparam \mem~140feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N17
cycloneii_lcell_ff \mem~140 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~140feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~140_regout ));

// Location: LCCOMB_X39_Y16_N24
cycloneii_lcell_comb \mem~182 (
// Equation(s):
// \mem~182_combout  = (\addressIn~combout [0] & ((\mem~181_combout  & ((\mem~140_regout ))) # (!\mem~181_combout  & (\mem~76_regout )))) # (!\addressIn~combout [0] & (\mem~181_combout ))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~181_combout ),
	.datac(\mem~76_regout ),
	.datad(\mem~140_regout ),
	.cin(gnd),
	.combout(\mem~182_combout ),
	.cout());
// synopsys translate_off
defparam \mem~182 .lut_mask = 16'hEC64;
defparam \mem~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N20
cycloneii_lcell_comb \memOut~9 (
// Equation(s):
// \memOut~9_combout  = (\mem~182_combout  & \memRead~combout )

	.dataa(\mem~182_combout ),
	.datab(vcc),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~9_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~9 .lut_mask = 16'hA0A0;
defparam \memOut~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[10]));
// synopsys translate_off
defparam \dataIn[10]~I .input_async_reset = "none";
defparam \dataIn[10]~I .input_power_up = "low";
defparam \dataIn[10]~I .input_register_mode = "none";
defparam \dataIn[10]~I .input_sync_reset = "none";
defparam \dataIn[10]~I .oe_async_reset = "none";
defparam \dataIn[10]~I .oe_power_up = "low";
defparam \dataIn[10]~I .oe_register_mode = "none";
defparam \dataIn[10]~I .oe_sync_reset = "none";
defparam \dataIn[10]~I .operation_mode = "input";
defparam \dataIn[10]~I .output_async_reset = "none";
defparam \dataIn[10]~I .output_power_up = "low";
defparam \dataIn[10]~I .output_register_mode = "none";
defparam \dataIn[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y19_N17
cycloneii_lcell_ff \mem~77 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~77_regout ));

// Location: LCFF_X47_Y19_N27
cycloneii_lcell_ff \mem~45 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~45_regout ));

// Location: LCCOMB_X47_Y19_N16
cycloneii_lcell_comb \mem~183 (
// Equation(s):
// \mem~183_combout  = (\addressIn~combout [0] & ((\addressIn~combout [1]) # ((\mem~77_regout )))) # (!\addressIn~combout [0] & (!\addressIn~combout [1] & ((\mem~45_regout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\addressIn~combout [1]),
	.datac(\mem~77_regout ),
	.datad(\mem~45_regout ),
	.cin(gnd),
	.combout(\mem~183_combout ),
	.cout());
// synopsys translate_off
defparam \mem~183 .lut_mask = 16'hB9A8;
defparam \mem~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N17
cycloneii_lcell_ff \mem~109 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~109_regout ));

// Location: LCCOMB_X48_Y19_N16
cycloneii_lcell_comb \mem~184 (
// Equation(s):
// \mem~184_combout  = (\mem~183_combout  & ((\mem~141_regout ) # ((!\addressIn~combout [1])))) # (!\mem~183_combout  & (((\mem~109_regout  & \addressIn~combout [1]))))

	.dataa(\mem~141_regout ),
	.datab(\mem~183_combout ),
	.datac(\mem~109_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~184_combout ),
	.cout());
// synopsys translate_off
defparam \mem~184 .lut_mask = 16'hB8CC;
defparam \mem~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N10
cycloneii_lcell_comb \memOut~10 (
// Equation(s):
// \memOut~10_combout  = (\mem~184_combout  & \memRead~combout )

	.dataa(\mem~184_combout ),
	.datab(vcc),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~10_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~10 .lut_mask = 16'hA0A0;
defparam \memOut~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[11]));
// synopsys translate_off
defparam \dataIn[11]~I .input_async_reset = "none";
defparam \dataIn[11]~I .input_power_up = "low";
defparam \dataIn[11]~I .input_register_mode = "none";
defparam \dataIn[11]~I .input_sync_reset = "none";
defparam \dataIn[11]~I .oe_async_reset = "none";
defparam \dataIn[11]~I .oe_power_up = "low";
defparam \dataIn[11]~I .oe_register_mode = "none";
defparam \dataIn[11]~I .oe_sync_reset = "none";
defparam \dataIn[11]~I .operation_mode = "input";
defparam \dataIn[11]~I .output_async_reset = "none";
defparam \dataIn[11]~I .output_power_up = "low";
defparam \dataIn[11]~I .output_register_mode = "none";
defparam \dataIn[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y17_N25
cycloneii_lcell_ff \mem~78 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~78_regout ));

// Location: LCCOMB_X48_Y19_N6
cycloneii_lcell_comb \mem~46feeder (
// Equation(s):
// \mem~46feeder_combout  = \dataIn~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [11]),
	.cin(gnd),
	.combout(\mem~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~46feeder .lut_mask = 16'hFF00;
defparam \mem~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N7
cycloneii_lcell_ff \mem~46 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~46feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~46_regout ));

// Location: LCFF_X48_Y19_N21
cycloneii_lcell_ff \mem~110 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~110_regout ));

// Location: LCCOMB_X48_Y19_N20
cycloneii_lcell_comb \mem~185 (
// Equation(s):
// \mem~185_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1])))) # (!\addressIn~combout [0] & ((\addressIn~combout [1] & ((\mem~110_regout ))) # (!\addressIn~combout [1] & (\mem~46_regout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~46_regout ),
	.datac(\mem~110_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~185_combout ),
	.cout());
// synopsys translate_off
defparam \mem~185 .lut_mask = 16'hFA44;
defparam \mem~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N24
cycloneii_lcell_comb \mem~186 (
// Equation(s):
// \mem~186_combout  = (\addressIn~combout [0] & ((\mem~185_combout  & (\mem~142_regout )) # (!\mem~185_combout  & ((\mem~78_regout ))))) # (!\addressIn~combout [0] & (((\mem~185_combout ))))

	.dataa(\mem~142_regout ),
	.datab(\addressIn~combout [0]),
	.datac(\mem~78_regout ),
	.datad(\mem~185_combout ),
	.cin(gnd),
	.combout(\mem~186_combout ),
	.cout());
// synopsys translate_off
defparam \mem~186 .lut_mask = 16'hBBC0;
defparam \mem~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N26
cycloneii_lcell_comb \memOut~11 (
// Equation(s):
// \memOut~11_combout  = (\mem~186_combout  & \memRead~combout )

	.dataa(\mem~186_combout ),
	.datab(vcc),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~11_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~11 .lut_mask = 16'hA0A0;
defparam \memOut~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[12]));
// synopsys translate_off
defparam \dataIn[12]~I .input_async_reset = "none";
defparam \dataIn[12]~I .input_power_up = "low";
defparam \dataIn[12]~I .input_register_mode = "none";
defparam \dataIn[12]~I .input_sync_reset = "none";
defparam \dataIn[12]~I .oe_async_reset = "none";
defparam \dataIn[12]~I .oe_power_up = "low";
defparam \dataIn[12]~I .oe_register_mode = "none";
defparam \dataIn[12]~I .oe_sync_reset = "none";
defparam \dataIn[12]~I .operation_mode = "input";
defparam \dataIn[12]~I .output_async_reset = "none";
defparam \dataIn[12]~I .output_power_up = "low";
defparam \dataIn[12]~I .output_register_mode = "none";
defparam \dataIn[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N18
cycloneii_lcell_comb \mem~233 (
// Equation(s):
// \mem~233_combout  = !\dataIn~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [12]),
	.cin(gnd),
	.combout(\mem~233_combout ),
	.cout());
// synopsys translate_off
defparam \mem~233 .lut_mask = 16'h00FF;
defparam \mem~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N19
cycloneii_lcell_ff \mem~143 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~233_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~143_regout ));

// Location: LCFF_X47_Y19_N29
cycloneii_lcell_ff \mem~79 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~79_regout ));

// Location: LCCOMB_X47_Y19_N28
cycloneii_lcell_comb \mem~187 (
// Equation(s):
// \mem~187_combout  = (\addressIn~combout [1] & (((\addressIn~combout [0])))) # (!\addressIn~combout [1] & ((\addressIn~combout [0] & ((\mem~79_regout ))) # (!\addressIn~combout [0] & (\mem~47_regout ))))

	.dataa(\mem~47_regout ),
	.datab(\addressIn~combout [1]),
	.datac(\mem~79_regout ),
	.datad(\addressIn~combout [0]),
	.cin(gnd),
	.combout(\mem~187_combout ),
	.cout());
// synopsys translate_off
defparam \mem~187 .lut_mask = 16'hFC22;
defparam \mem~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N24
cycloneii_lcell_comb \mem~188 (
// Equation(s):
// \mem~188_combout  = (\addressIn~combout [1] & ((\mem~187_combout  & ((!\mem~143_regout ))) # (!\mem~187_combout  & (!\mem~111_regout )))) # (!\addressIn~combout [1] & (((\mem~187_combout ))))

	.dataa(\mem~111_regout ),
	.datab(\mem~143_regout ),
	.datac(\addressIn~combout [1]),
	.datad(\mem~187_combout ),
	.cin(gnd),
	.combout(\mem~188_combout ),
	.cout());
// synopsys translate_off
defparam \mem~188 .lut_mask = 16'h3F50;
defparam \mem~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N10
cycloneii_lcell_comb \memOut~12 (
// Equation(s):
// \memOut~12_combout  = (\mem~188_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mem~188_combout ),
	.datad(\memRead~combout ),
	.cin(gnd),
	.combout(\memOut~12_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~12 .lut_mask = 16'hF000;
defparam \memOut~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[13]));
// synopsys translate_off
defparam \dataIn[13]~I .input_async_reset = "none";
defparam \dataIn[13]~I .input_power_up = "low";
defparam \dataIn[13]~I .input_register_mode = "none";
defparam \dataIn[13]~I .input_sync_reset = "none";
defparam \dataIn[13]~I .oe_async_reset = "none";
defparam \dataIn[13]~I .oe_power_up = "low";
defparam \dataIn[13]~I .oe_register_mode = "none";
defparam \dataIn[13]~I .oe_sync_reset = "none";
defparam \dataIn[13]~I .operation_mode = "input";
defparam \dataIn[13]~I .output_async_reset = "none";
defparam \dataIn[13]~I .output_power_up = "low";
defparam \dataIn[13]~I .output_register_mode = "none";
defparam \dataIn[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N18
cycloneii_lcell_comb \mem~144feeder (
// Equation(s):
// \mem~144feeder_combout  = \dataIn~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [13]),
	.cin(gnd),
	.combout(\mem~144feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~144feeder .lut_mask = 16'hFF00;
defparam \mem~144feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y19_N19
cycloneii_lcell_ff \mem~144 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~144feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~144_regout ));

// Location: LCFF_X49_Y19_N25
cycloneii_lcell_ff \mem~80 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~80_regout ));

// Location: LCCOMB_X49_Y19_N24
cycloneii_lcell_comb \mem~190 (
// Equation(s):
// \mem~190_combout  = (\mem~189_combout  & ((\mem~144_regout ) # ((!\addressIn~combout [0])))) # (!\mem~189_combout  & (((\mem~80_regout  & \addressIn~combout [0]))))

	.dataa(\mem~189_combout ),
	.datab(\mem~144_regout ),
	.datac(\mem~80_regout ),
	.datad(\addressIn~combout [0]),
	.cin(gnd),
	.combout(\mem~190_combout ),
	.cout());
// synopsys translate_off
defparam \mem~190 .lut_mask = 16'hD8AA;
defparam \mem~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N20
cycloneii_lcell_comb \memOut~13 (
// Equation(s):
// \memOut~13_combout  = (\memRead~combout  & \mem~190_combout )

	.dataa(vcc),
	.datab(\memRead~combout ),
	.datac(\mem~190_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~13_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~13 .lut_mask = 16'hC0C0;
defparam \memOut~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[14]));
// synopsys translate_off
defparam \dataIn[14]~I .input_async_reset = "none";
defparam \dataIn[14]~I .input_power_up = "low";
defparam \dataIn[14]~I .input_register_mode = "none";
defparam \dataIn[14]~I .input_sync_reset = "none";
defparam \dataIn[14]~I .oe_async_reset = "none";
defparam \dataIn[14]~I .oe_power_up = "low";
defparam \dataIn[14]~I .oe_register_mode = "none";
defparam \dataIn[14]~I .oe_sync_reset = "none";
defparam \dataIn[14]~I .operation_mode = "input";
defparam \dataIn[14]~I .output_async_reset = "none";
defparam \dataIn[14]~I .output_power_up = "low";
defparam \dataIn[14]~I .output_register_mode = "none";
defparam \dataIn[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X45_Y19_N31
cycloneii_lcell_ff \mem~49 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~49_regout ));

// Location: LCFF_X45_Y19_N29
cycloneii_lcell_ff \mem~81 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~81_regout ));

// Location: LCCOMB_X45_Y19_N28
cycloneii_lcell_comb \mem~191 (
// Equation(s):
// \mem~191_combout  = (\addressIn~combout [0] & (((\mem~81_regout ) # (\addressIn~combout [1])))) # (!\addressIn~combout [0] & (\mem~49_regout  & ((!\addressIn~combout [1]))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~49_regout ),
	.datac(\mem~81_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~191_combout ),
	.cout());
// synopsys translate_off
defparam \mem~191 .lut_mask = 16'hAAE4;
defparam \mem~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N5
cycloneii_lcell_ff \mem~113 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~113_regout ));

// Location: LCFF_X46_Y19_N31
cycloneii_lcell_ff \mem~145 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~145_regout ));

// Location: LCCOMB_X46_Y19_N4
cycloneii_lcell_comb \mem~192 (
// Equation(s):
// \mem~192_combout  = (\addressIn~combout [1] & ((\mem~191_combout  & ((\mem~145_regout ))) # (!\mem~191_combout  & (\mem~113_regout )))) # (!\addressIn~combout [1] & (\mem~191_combout ))

	.dataa(\addressIn~combout [1]),
	.datab(\mem~191_combout ),
	.datac(\mem~113_regout ),
	.datad(\mem~145_regout ),
	.cin(gnd),
	.combout(\mem~192_combout ),
	.cout());
// synopsys translate_off
defparam \mem~192 .lut_mask = 16'hEC64;
defparam \mem~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
cycloneii_lcell_comb \memOut~14 (
// Equation(s):
// \memOut~14_combout  = (\mem~192_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(\mem~192_combout ),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~14_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~14 .lut_mask = 16'hC0C0;
defparam \memOut~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[15]));
// synopsys translate_off
defparam \dataIn[15]~I .input_async_reset = "none";
defparam \dataIn[15]~I .input_power_up = "low";
defparam \dataIn[15]~I .input_register_mode = "none";
defparam \dataIn[15]~I .input_sync_reset = "none";
defparam \dataIn[15]~I .oe_async_reset = "none";
defparam \dataIn[15]~I .oe_power_up = "low";
defparam \dataIn[15]~I .oe_register_mode = "none";
defparam \dataIn[15]~I .oe_sync_reset = "none";
defparam \dataIn[15]~I .operation_mode = "input";
defparam \dataIn[15]~I .output_async_reset = "none";
defparam \dataIn[15]~I .output_power_up = "low";
defparam \dataIn[15]~I .output_register_mode = "none";
defparam \dataIn[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y19_N13
cycloneii_lcell_ff \mem~82 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~82_regout ));

// Location: LCCOMB_X46_Y19_N28
cycloneii_lcell_comb \mem~235 (
// Equation(s):
// \mem~235_combout  = !\dataIn~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [15]),
	.cin(gnd),
	.combout(\mem~235_combout ),
	.cout());
// synopsys translate_off
defparam \mem~235 .lut_mask = 16'h00FF;
defparam \mem~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N29
cycloneii_lcell_ff \mem~146 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~235_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~146_regout ));

// Location: LCCOMB_X47_Y19_N12
cycloneii_lcell_comb \mem~194 (
// Equation(s):
// \mem~194_combout  = (\mem~193_combout  & (((!\mem~146_regout )) # (!\addressIn~combout [0]))) # (!\mem~193_combout  & (\addressIn~combout [0] & (\mem~82_regout )))

	.dataa(\mem~193_combout ),
	.datab(\addressIn~combout [0]),
	.datac(\mem~82_regout ),
	.datad(\mem~146_regout ),
	.cin(gnd),
	.combout(\mem~194_combout ),
	.cout());
// synopsys translate_off
defparam \mem~194 .lut_mask = 16'h62EA;
defparam \mem~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N0
cycloneii_lcell_comb \memOut~15 (
// Equation(s):
// \memOut~15_combout  = (\mem~194_combout  & \memRead~combout )

	.dataa(\mem~194_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\memRead~combout ),
	.cin(gnd),
	.combout(\memOut~15_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~15 .lut_mask = 16'hAA00;
defparam \memOut~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[16]));
// synopsys translate_off
defparam \dataIn[16]~I .input_async_reset = "none";
defparam \dataIn[16]~I .input_power_up = "low";
defparam \dataIn[16]~I .input_register_mode = "none";
defparam \dataIn[16]~I .input_sync_reset = "none";
defparam \dataIn[16]~I .oe_async_reset = "none";
defparam \dataIn[16]~I .oe_power_up = "low";
defparam \dataIn[16]~I .oe_register_mode = "none";
defparam \dataIn[16]~I .oe_sync_reset = "none";
defparam \dataIn[16]~I .operation_mode = "input";
defparam \dataIn[16]~I .output_async_reset = "none";
defparam \dataIn[16]~I .output_power_up = "low";
defparam \dataIn[16]~I .output_register_mode = "none";
defparam \dataIn[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N8
cycloneii_lcell_comb \mem~236 (
// Equation(s):
// \mem~236_combout  = !\dataIn~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [16]),
	.cin(gnd),
	.combout(\mem~236_combout ),
	.cout());
// synopsys translate_off
defparam \mem~236 .lut_mask = 16'h00FF;
defparam \mem~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N9
cycloneii_lcell_ff \mem~83 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~236_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~83_regout ));

// Location: LCFF_X45_Y19_N19
cycloneii_lcell_ff \mem~51 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~51_regout ));

// Location: LCCOMB_X45_Y19_N18
cycloneii_lcell_comb \mem~195 (
// Equation(s):
// \mem~195_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1])) # (!\mem~83_regout ))) # (!\addressIn~combout [0] & (((\mem~51_regout  & !\addressIn~combout [1]))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~83_regout ),
	.datac(\mem~51_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~195_combout ),
	.cout());
// synopsys translate_off
defparam \mem~195 .lut_mask = 16'hAA72;
defparam \mem~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N7
cycloneii_lcell_ff \mem~115 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~115_regout ));

// Location: LCCOMB_X46_Y19_N0
cycloneii_lcell_comb \mem~147feeder (
// Equation(s):
// \mem~147feeder_combout  = \dataIn~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [16]),
	.cin(gnd),
	.combout(\mem~147feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~147feeder .lut_mask = 16'hFF00;
defparam \mem~147feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N1
cycloneii_lcell_ff \mem~147 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~147feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~147_regout ));

// Location: LCCOMB_X46_Y19_N6
cycloneii_lcell_comb \mem~196 (
// Equation(s):
// \mem~196_combout  = (\addressIn~combout [1] & ((\mem~195_combout  & ((\mem~147_regout ))) # (!\mem~195_combout  & (\mem~115_regout )))) # (!\addressIn~combout [1] & (\mem~195_combout ))

	.dataa(\addressIn~combout [1]),
	.datab(\mem~195_combout ),
	.datac(\mem~115_regout ),
	.datad(\mem~147_regout ),
	.cin(gnd),
	.combout(\mem~196_combout ),
	.cout());
// synopsys translate_off
defparam \mem~196 .lut_mask = 16'hEC64;
defparam \mem~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N10
cycloneii_lcell_comb \memOut~16 (
// Equation(s):
// \memOut~16_combout  = (\memRead~combout  & \mem~196_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\memRead~combout ),
	.datad(\mem~196_combout ),
	.cin(gnd),
	.combout(\memOut~16_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~16 .lut_mask = 16'hF000;
defparam \memOut~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[17]));
// synopsys translate_off
defparam \dataIn[17]~I .input_async_reset = "none";
defparam \dataIn[17]~I .input_power_up = "low";
defparam \dataIn[17]~I .input_register_mode = "none";
defparam \dataIn[17]~I .input_sync_reset = "none";
defparam \dataIn[17]~I .oe_async_reset = "none";
defparam \dataIn[17]~I .oe_power_up = "low";
defparam \dataIn[17]~I .oe_register_mode = "none";
defparam \dataIn[17]~I .oe_sync_reset = "none";
defparam \dataIn[17]~I .operation_mode = "input";
defparam \dataIn[17]~I .output_async_reset = "none";
defparam \dataIn[17]~I .output_power_up = "low";
defparam \dataIn[17]~I .output_register_mode = "none";
defparam \dataIn[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y19_N9
cycloneii_lcell_ff \mem~148 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~148_regout ));

// Location: LCFF_X49_Y19_N31
cycloneii_lcell_ff \mem~84 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~84_regout ));

// Location: LCCOMB_X49_Y19_N30
cycloneii_lcell_comb \mem~198 (
// Equation(s):
// \mem~198_combout  = (\mem~197_combout  & ((\mem~148_regout ) # ((!\addressIn~combout [0])))) # (!\mem~197_combout  & (((\mem~84_regout  & \addressIn~combout [0]))))

	.dataa(\mem~197_combout ),
	.datab(\mem~148_regout ),
	.datac(\mem~84_regout ),
	.datad(\addressIn~combout [0]),
	.cin(gnd),
	.combout(\mem~198_combout ),
	.cout());
// synopsys translate_off
defparam \mem~198 .lut_mask = 16'hD8AA;
defparam \mem~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N2
cycloneii_lcell_comb \memOut~17 (
// Equation(s):
// \memOut~17_combout  = (\mem~198_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(\mem~198_combout ),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~17_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~17 .lut_mask = 16'hC0C0;
defparam \memOut~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[18]));
// synopsys translate_off
defparam \dataIn[18]~I .input_async_reset = "none";
defparam \dataIn[18]~I .input_power_up = "low";
defparam \dataIn[18]~I .input_register_mode = "none";
defparam \dataIn[18]~I .input_sync_reset = "none";
defparam \dataIn[18]~I .oe_async_reset = "none";
defparam \dataIn[18]~I .oe_power_up = "low";
defparam \dataIn[18]~I .oe_register_mode = "none";
defparam \dataIn[18]~I .oe_sync_reset = "none";
defparam \dataIn[18]~I .operation_mode = "input";
defparam \dataIn[18]~I .output_async_reset = "none";
defparam \dataIn[18]~I .output_power_up = "low";
defparam \dataIn[18]~I .output_register_mode = "none";
defparam \dataIn[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X44_Y19_N1
cycloneii_lcell_ff \mem~117 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~117_regout ));

// Location: LCFF_X45_Y19_N15
cycloneii_lcell_ff \mem~53 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~53_regout ));

// Location: LCFF_X45_Y19_N21
cycloneii_lcell_ff \mem~85 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~85_regout ));

// Location: LCCOMB_X45_Y19_N20
cycloneii_lcell_comb \mem~199 (
// Equation(s):
// \mem~199_combout  = (\addressIn~combout [0] & (((\mem~85_regout ) # (\addressIn~combout [1])))) # (!\addressIn~combout [0] & (\mem~53_regout  & ((!\addressIn~combout [1]))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~53_regout ),
	.datac(\mem~85_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~199_combout ),
	.cout());
// synopsys translate_off
defparam \mem~199 .lut_mask = 16'hAAE4;
defparam \mem~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N0
cycloneii_lcell_comb \mem~200 (
// Equation(s):
// \mem~200_combout  = (\addressIn~combout [1] & ((\mem~199_combout  & (\mem~149_regout )) # (!\mem~199_combout  & ((\mem~117_regout ))))) # (!\addressIn~combout [1] & (((\mem~199_combout ))))

	.dataa(\mem~149_regout ),
	.datab(\addressIn~combout [1]),
	.datac(\mem~117_regout ),
	.datad(\mem~199_combout ),
	.cin(gnd),
	.combout(\mem~200_combout ),
	.cout());
// synopsys translate_off
defparam \mem~200 .lut_mask = 16'hBBC0;
defparam \mem~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N4
cycloneii_lcell_comb \memOut~18 (
// Equation(s):
// \memOut~18_combout  = (\mem~200_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(\mem~200_combout ),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~18_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~18 .lut_mask = 16'hC0C0;
defparam \memOut~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[19]));
// synopsys translate_off
defparam \dataIn[19]~I .input_async_reset = "none";
defparam \dataIn[19]~I .input_power_up = "low";
defparam \dataIn[19]~I .input_register_mode = "none";
defparam \dataIn[19]~I .input_sync_reset = "none";
defparam \dataIn[19]~I .oe_async_reset = "none";
defparam \dataIn[19]~I .oe_power_up = "low";
defparam \dataIn[19]~I .oe_register_mode = "none";
defparam \dataIn[19]~I .oe_sync_reset = "none";
defparam \dataIn[19]~I .operation_mode = "input";
defparam \dataIn[19]~I .output_async_reset = "none";
defparam \dataIn[19]~I .output_power_up = "low";
defparam \dataIn[19]~I .output_register_mode = "none";
defparam \dataIn[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N14
cycloneii_lcell_comb \mem~150feeder (
// Equation(s):
// \mem~150feeder_combout  = \dataIn~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [19]),
	.cin(gnd),
	.combout(\mem~150feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~150feeder .lut_mask = 16'hFF00;
defparam \mem~150feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y19_N15
cycloneii_lcell_ff \mem~150 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~150feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~150_regout ));

// Location: LCFF_X49_Y19_N13
cycloneii_lcell_ff \mem~86 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~86_regout ));

// Location: LCCOMB_X49_Y19_N12
cycloneii_lcell_comb \mem~202 (
// Equation(s):
// \mem~202_combout  = (\mem~201_combout  & ((\mem~150_regout ) # ((!\addressIn~combout [0])))) # (!\mem~201_combout  & (((\mem~86_regout  & \addressIn~combout [0]))))

	.dataa(\mem~201_combout ),
	.datab(\mem~150_regout ),
	.datac(\mem~86_regout ),
	.datad(\addressIn~combout [0]),
	.cin(gnd),
	.combout(\mem~202_combout ),
	.cout());
// synopsys translate_off
defparam \mem~202 .lut_mask = 16'hD8AA;
defparam \mem~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N0
cycloneii_lcell_comb \memOut~19 (
// Equation(s):
// \memOut~19_combout  = (\mem~202_combout  & \memRead~combout )

	.dataa(\mem~202_combout ),
	.datab(vcc),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~19_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~19 .lut_mask = 16'hA0A0;
defparam \memOut~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[20]));
// synopsys translate_off
defparam \dataIn[20]~I .input_async_reset = "none";
defparam \dataIn[20]~I .input_power_up = "low";
defparam \dataIn[20]~I .input_register_mode = "none";
defparam \dataIn[20]~I .input_sync_reset = "none";
defparam \dataIn[20]~I .oe_async_reset = "none";
defparam \dataIn[20]~I .oe_power_up = "low";
defparam \dataIn[20]~I .oe_register_mode = "none";
defparam \dataIn[20]~I .oe_sync_reset = "none";
defparam \dataIn[20]~I .operation_mode = "input";
defparam \dataIn[20]~I .output_async_reset = "none";
defparam \dataIn[20]~I .output_power_up = "low";
defparam \dataIn[20]~I .output_register_mode = "none";
defparam \dataIn[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N14
cycloneii_lcell_comb \mem~151feeder (
// Equation(s):
// \mem~151feeder_combout  = \dataIn~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [20]),
	.cin(gnd),
	.combout(\mem~151feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~151feeder .lut_mask = 16'hFF00;
defparam \mem~151feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N15
cycloneii_lcell_ff \mem~151 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~151feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~151_regout ));

// Location: LCFF_X46_Y19_N13
cycloneii_lcell_ff \mem~119 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~119_regout ));

// Location: LCCOMB_X46_Y19_N12
cycloneii_lcell_comb \mem~204 (
// Equation(s):
// \mem~204_combout  = (\mem~203_combout  & ((\mem~151_regout ) # ((!\addressIn~combout [1])))) # (!\mem~203_combout  & (((\mem~119_regout  & \addressIn~combout [1]))))

	.dataa(\mem~203_combout ),
	.datab(\mem~151_regout ),
	.datac(\mem~119_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~204_combout ),
	.cout());
// synopsys translate_off
defparam \mem~204 .lut_mask = 16'hD8AA;
defparam \mem~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N16
cycloneii_lcell_comb \memOut~20 (
// Equation(s):
// \memOut~20_combout  = (\memRead~combout  & \mem~204_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\memRead~combout ),
	.datad(\mem~204_combout ),
	.cin(gnd),
	.combout(\memOut~20_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~20 .lut_mask = 16'hF000;
defparam \memOut~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[21]));
// synopsys translate_off
defparam \dataIn[21]~I .input_async_reset = "none";
defparam \dataIn[21]~I .input_power_up = "low";
defparam \dataIn[21]~I .input_register_mode = "none";
defparam \dataIn[21]~I .input_sync_reset = "none";
defparam \dataIn[21]~I .oe_async_reset = "none";
defparam \dataIn[21]~I .oe_power_up = "low";
defparam \dataIn[21]~I .oe_register_mode = "none";
defparam \dataIn[21]~I .oe_sync_reset = "none";
defparam \dataIn[21]~I .operation_mode = "input";
defparam \dataIn[21]~I .output_async_reset = "none";
defparam \dataIn[21]~I .output_power_up = "low";
defparam \dataIn[21]~I .output_register_mode = "none";
defparam \dataIn[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y19_N19
cycloneii_lcell_ff \mem~88 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~88_regout ));

// Location: LCCOMB_X48_Y17_N6
cycloneii_lcell_comb \mem~240 (
// Equation(s):
// \mem~240_combout  = !\dataIn~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(\dataIn~combout [21]),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem~240_combout ),
	.cout());
// synopsys translate_off
defparam \mem~240 .lut_mask = 16'h0F0F;
defparam \mem~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N7
cycloneii_lcell_ff \mem~152 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~240_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~152_regout ));

// Location: LCCOMB_X47_Y19_N18
cycloneii_lcell_comb \mem~206 (
// Equation(s):
// \mem~206_combout  = (\mem~205_combout  & (((!\mem~152_regout )) # (!\addressIn~combout [0]))) # (!\mem~205_combout  & (\addressIn~combout [0] & (\mem~88_regout )))

	.dataa(\mem~205_combout ),
	.datab(\addressIn~combout [0]),
	.datac(\mem~88_regout ),
	.datad(\mem~152_regout ),
	.cin(gnd),
	.combout(\mem~206_combout ),
	.cout());
// synopsys translate_off
defparam \mem~206 .lut_mask = 16'h62EA;
defparam \mem~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N22
cycloneii_lcell_comb \memOut~21 (
// Equation(s):
// \memOut~21_combout  = (\mem~206_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(\mem~206_combout ),
	.datac(vcc),
	.datad(\memRead~combout ),
	.cin(gnd),
	.combout(\memOut~21_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~21 .lut_mask = 16'hCC00;
defparam \memOut~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[22]));
// synopsys translate_off
defparam \dataIn[22]~I .input_async_reset = "none";
defparam \dataIn[22]~I .input_power_up = "low";
defparam \dataIn[22]~I .input_register_mode = "none";
defparam \dataIn[22]~I .input_sync_reset = "none";
defparam \dataIn[22]~I .oe_async_reset = "none";
defparam \dataIn[22]~I .oe_power_up = "low";
defparam \dataIn[22]~I .oe_register_mode = "none";
defparam \dataIn[22]~I .oe_sync_reset = "none";
defparam \dataIn[22]~I .operation_mode = "input";
defparam \dataIn[22]~I .output_async_reset = "none";
defparam \dataIn[22]~I .output_power_up = "low";
defparam \dataIn[22]~I .output_register_mode = "none";
defparam \dataIn[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N8
cycloneii_lcell_comb \mem~57feeder (
// Equation(s):
// \mem~57feeder_combout  = \dataIn~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [22]),
	.cin(gnd),
	.combout(\mem~57feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~57feeder .lut_mask = 16'hFF00;
defparam \mem~57feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N9
cycloneii_lcell_ff \mem~57 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~57feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~57_regout ));

// Location: LCFF_X45_Y19_N7
cycloneii_lcell_ff \mem~89 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~89_regout ));

// Location: LCCOMB_X45_Y19_N6
cycloneii_lcell_comb \mem~207 (
// Equation(s):
// \mem~207_combout  = (\addressIn~combout [0] & (((\mem~89_regout ) # (\addressIn~combout [1])))) # (!\addressIn~combout [0] & (\mem~57_regout  & ((!\addressIn~combout [1]))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~57_regout ),
	.datac(\mem~89_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~207_combout ),
	.cout());
// synopsys translate_off
defparam \mem~207 .lut_mask = 16'hAAE4;
defparam \mem~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N27
cycloneii_lcell_ff \mem~121 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~121_regout ));

// Location: LCCOMB_X46_Y19_N26
cycloneii_lcell_comb \mem~208 (
// Equation(s):
// \mem~208_combout  = (\mem~207_combout  & ((\mem~153_regout ) # ((!\addressIn~combout [1])))) # (!\mem~207_combout  & (((\mem~121_regout  & \addressIn~combout [1]))))

	.dataa(\mem~153_regout ),
	.datab(\mem~207_combout ),
	.datac(\mem~121_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~208_combout ),
	.cout());
// synopsys translate_off
defparam \mem~208 .lut_mask = 16'hB8CC;
defparam \mem~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N22
cycloneii_lcell_comb \memOut~22 (
// Equation(s):
// \memOut~22_combout  = (\memRead~combout  & \mem~208_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\memRead~combout ),
	.datad(\mem~208_combout ),
	.cin(gnd),
	.combout(\memOut~22_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~22 .lut_mask = 16'hF000;
defparam \memOut~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[23]));
// synopsys translate_off
defparam \dataIn[23]~I .input_async_reset = "none";
defparam \dataIn[23]~I .input_power_up = "low";
defparam \dataIn[23]~I .input_register_mode = "none";
defparam \dataIn[23]~I .input_sync_reset = "none";
defparam \dataIn[23]~I .oe_async_reset = "none";
defparam \dataIn[23]~I .oe_power_up = "low";
defparam \dataIn[23]~I .oe_register_mode = "none";
defparam \dataIn[23]~I .oe_sync_reset = "none";
defparam \dataIn[23]~I .operation_mode = "input";
defparam \dataIn[23]~I .output_async_reset = "none";
defparam \dataIn[23]~I .output_power_up = "low";
defparam \dataIn[23]~I .output_register_mode = "none";
defparam \dataIn[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y19_N5
cycloneii_lcell_ff \mem~154 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~154_regout ));

// Location: LCFF_X49_Y19_N27
cycloneii_lcell_ff \mem~90 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~90_regout ));

// Location: LCCOMB_X49_Y19_N26
cycloneii_lcell_comb \mem~210 (
// Equation(s):
// \mem~210_combout  = (\mem~209_combout  & ((\mem~154_regout ) # ((!\addressIn~combout [0])))) # (!\mem~209_combout  & (((\mem~90_regout  & \addressIn~combout [0]))))

	.dataa(\mem~209_combout ),
	.datab(\mem~154_regout ),
	.datac(\mem~90_regout ),
	.datad(\addressIn~combout [0]),
	.cin(gnd),
	.combout(\mem~210_combout ),
	.cout());
// synopsys translate_off
defparam \mem~210 .lut_mask = 16'hD8AA;
defparam \mem~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N22
cycloneii_lcell_comb \memOut~23 (
// Equation(s):
// \memOut~23_combout  = (\mem~210_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(\mem~210_combout ),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~23_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~23 .lut_mask = 16'hC0C0;
defparam \memOut~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[24]));
// synopsys translate_off
defparam \dataIn[24]~I .input_async_reset = "none";
defparam \dataIn[24]~I .input_power_up = "low";
defparam \dataIn[24]~I .input_register_mode = "none";
defparam \dataIn[24]~I .input_sync_reset = "none";
defparam \dataIn[24]~I .oe_async_reset = "none";
defparam \dataIn[24]~I .oe_power_up = "low";
defparam \dataIn[24]~I .oe_register_mode = "none";
defparam \dataIn[24]~I .oe_sync_reset = "none";
defparam \dataIn[24]~I .operation_mode = "input";
defparam \dataIn[24]~I .output_async_reset = "none";
defparam \dataIn[24]~I .output_power_up = "low";
defparam \dataIn[24]~I .output_register_mode = "none";
defparam \dataIn[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X48_Y17_N13
cycloneii_lcell_ff \mem~155 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~155_regout ));

// Location: LCFF_X47_Y17_N31
cycloneii_lcell_ff \mem~123 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~123_regout ));

// Location: LCFF_X46_Y17_N17
cycloneii_lcell_ff \mem~91 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~91_regout ));

// Location: LCCOMB_X46_Y17_N16
cycloneii_lcell_comb \mem~211 (
// Equation(s):
// \mem~211_combout  = (\addressIn~combout [0] & (((\mem~91_regout ) # (\addressIn~combout [1])))) # (!\addressIn~combout [0] & (\mem~59_regout  & ((!\addressIn~combout [1]))))

	.dataa(\mem~59_regout ),
	.datab(\addressIn~combout [0]),
	.datac(\mem~91_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~211_combout ),
	.cout());
// synopsys translate_off
defparam \mem~211 .lut_mask = 16'hCCE2;
defparam \mem~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N30
cycloneii_lcell_comb \mem~212 (
// Equation(s):
// \mem~212_combout  = (\addressIn~combout [1] & ((\mem~211_combout  & (\mem~155_regout )) # (!\mem~211_combout  & ((\mem~123_regout ))))) # (!\addressIn~combout [1] & (((\mem~211_combout ))))

	.dataa(\addressIn~combout [1]),
	.datab(\mem~155_regout ),
	.datac(\mem~123_regout ),
	.datad(\mem~211_combout ),
	.cin(gnd),
	.combout(\mem~212_combout ),
	.cout());
// synopsys translate_off
defparam \mem~212 .lut_mask = 16'hDDA0;
defparam \mem~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N8
cycloneii_lcell_comb \memOut~24 (
// Equation(s):
// \memOut~24_combout  = (\mem~212_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(\mem~212_combout ),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~24_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~24 .lut_mask = 16'hC0C0;
defparam \memOut~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[25]));
// synopsys translate_off
defparam \dataIn[25]~I .input_async_reset = "none";
defparam \dataIn[25]~I .input_power_up = "low";
defparam \dataIn[25]~I .input_register_mode = "none";
defparam \dataIn[25]~I .input_sync_reset = "none";
defparam \dataIn[25]~I .oe_async_reset = "none";
defparam \dataIn[25]~I .oe_power_up = "low";
defparam \dataIn[25]~I .oe_register_mode = "none";
defparam \dataIn[25]~I .oe_sync_reset = "none";
defparam \dataIn[25]~I .operation_mode = "input";
defparam \dataIn[25]~I .output_async_reset = "none";
defparam \dataIn[25]~I .output_power_up = "low";
defparam \dataIn[25]~I .output_register_mode = "none";
defparam \dataIn[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N22
cycloneii_lcell_comb \mem~242 (
// Equation(s):
// \mem~242_combout  = !\dataIn~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(\dataIn~combout [25]),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem~242_combout ),
	.cout());
// synopsys translate_off
defparam \mem~242 .lut_mask = 16'h0F0F;
defparam \mem~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N23
cycloneii_lcell_ff \mem~156 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~242_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~156_regout ));

// Location: LCFF_X46_Y17_N27
cycloneii_lcell_ff \mem~92 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~92_regout ));

// Location: LCCOMB_X46_Y17_N26
cycloneii_lcell_comb \mem~214 (
// Equation(s):
// \mem~214_combout  = (\mem~213_combout  & (((!\addressIn~combout [0])) # (!\mem~156_regout ))) # (!\mem~213_combout  & (((\mem~92_regout  & \addressIn~combout [0]))))

	.dataa(\mem~213_combout ),
	.datab(\mem~156_regout ),
	.datac(\mem~92_regout ),
	.datad(\addressIn~combout [0]),
	.cin(gnd),
	.combout(\mem~214_combout ),
	.cout());
// synopsys translate_off
defparam \mem~214 .lut_mask = 16'h72AA;
defparam \mem~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N22
cycloneii_lcell_comb \memOut~25 (
// Equation(s):
// \memOut~25_combout  = (\mem~214_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(\mem~214_combout ),
	.datac(vcc),
	.datad(\memRead~combout ),
	.cin(gnd),
	.combout(\memOut~25_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~25 .lut_mask = 16'hCC00;
defparam \memOut~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[26]));
// synopsys translate_off
defparam \dataIn[26]~I .input_async_reset = "none";
defparam \dataIn[26]~I .input_power_up = "low";
defparam \dataIn[26]~I .input_register_mode = "none";
defparam \dataIn[26]~I .input_sync_reset = "none";
defparam \dataIn[26]~I .oe_async_reset = "none";
defparam \dataIn[26]~I .oe_power_up = "low";
defparam \dataIn[26]~I .oe_register_mode = "none";
defparam \dataIn[26]~I .oe_sync_reset = "none";
defparam \dataIn[26]~I .operation_mode = "input";
defparam \dataIn[26]~I .output_async_reset = "none";
defparam \dataIn[26]~I .output_power_up = "low";
defparam \dataIn[26]~I .output_register_mode = "none";
defparam \dataIn[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X48_Y17_N25
cycloneii_lcell_ff \mem~157 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~157_regout ));

// Location: LCFF_X47_Y17_N13
cycloneii_lcell_ff \mem~125 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~125_regout ));

// Location: LCCOMB_X47_Y17_N12
cycloneii_lcell_comb \mem~216 (
// Equation(s):
// \mem~216_combout  = (\mem~215_combout  & ((\mem~157_regout ) # ((!\addressIn~combout [1])))) # (!\mem~215_combout  & (((\mem~125_regout  & \addressIn~combout [1]))))

	.dataa(\mem~215_combout ),
	.datab(\mem~157_regout ),
	.datac(\mem~125_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~216_combout ),
	.cout());
// synopsys translate_off
defparam \mem~216 .lut_mask = 16'hD8AA;
defparam \mem~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N22
cycloneii_lcell_comb \memOut~26 (
// Equation(s):
// \memOut~26_combout  = (\mem~216_combout  & \memRead~combout )

	.dataa(\mem~216_combout ),
	.datab(vcc),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~26_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~26 .lut_mask = 16'hA0A0;
defparam \memOut~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[27]));
// synopsys translate_off
defparam \dataIn[27]~I .input_async_reset = "none";
defparam \dataIn[27]~I .input_power_up = "low";
defparam \dataIn[27]~I .input_register_mode = "none";
defparam \dataIn[27]~I .input_sync_reset = "none";
defparam \dataIn[27]~I .oe_async_reset = "none";
defparam \dataIn[27]~I .oe_power_up = "low";
defparam \dataIn[27]~I .oe_register_mode = "none";
defparam \dataIn[27]~I .oe_sync_reset = "none";
defparam \dataIn[27]~I .operation_mode = "input";
defparam \dataIn[27]~I .output_async_reset = "none";
defparam \dataIn[27]~I .output_power_up = "low";
defparam \dataIn[27]~I .output_register_mode = "none";
defparam \dataIn[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N26
cycloneii_lcell_comb \mem~244 (
// Equation(s):
// \mem~244_combout  = !\dataIn~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(\dataIn~combout [27]),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem~244_combout ),
	.cout());
// synopsys translate_off
defparam \mem~244 .lut_mask = 16'h0F0F;
defparam \mem~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N27
cycloneii_lcell_ff \mem~62 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~244_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~62_regout ));

// Location: LCFF_X48_Y19_N25
cycloneii_lcell_ff \mem~126 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~126_regout ));

// Location: LCCOMB_X48_Y19_N24
cycloneii_lcell_comb \mem~217 (
// Equation(s):
// \mem~217_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1])))) # (!\addressIn~combout [0] & ((\addressIn~combout [1] & ((\mem~126_regout ))) # (!\addressIn~combout [1] & (!\mem~62_regout ))))

	.dataa(\addressIn~combout [0]),
	.datab(\mem~62_regout ),
	.datac(\mem~126_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~217_combout ),
	.cout());
// synopsys translate_off
defparam \mem~217 .lut_mask = 16'hFA11;
defparam \mem~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y19_N11
cycloneii_lcell_ff \mem~158 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~158_regout ));

// Location: LCCOMB_X49_Y19_N10
cycloneii_lcell_comb \mem~218 (
// Equation(s):
// \mem~218_combout  = (\mem~217_combout  & (((\mem~158_regout ) # (!\addressIn~combout [0])))) # (!\mem~217_combout  & (!\mem~94_regout  & ((\addressIn~combout [0]))))

	.dataa(\mem~94_regout ),
	.datab(\mem~217_combout ),
	.datac(\mem~158_regout ),
	.datad(\addressIn~combout [0]),
	.cin(gnd),
	.combout(\mem~218_combout ),
	.cout());
// synopsys translate_off
defparam \mem~218 .lut_mask = 16'hD1CC;
defparam \mem~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N28
cycloneii_lcell_comb \memOut~27 (
// Equation(s):
// \memOut~27_combout  = (\mem~218_combout  & \memRead~combout )

	.dataa(\mem~218_combout ),
	.datab(vcc),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~27_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~27 .lut_mask = 16'hA0A0;
defparam \memOut~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[28]));
// synopsys translate_off
defparam \dataIn[28]~I .input_async_reset = "none";
defparam \dataIn[28]~I .input_power_up = "low";
defparam \dataIn[28]~I .input_register_mode = "none";
defparam \dataIn[28]~I .input_sync_reset = "none";
defparam \dataIn[28]~I .oe_async_reset = "none";
defparam \dataIn[28]~I .oe_power_up = "low";
defparam \dataIn[28]~I .oe_register_mode = "none";
defparam \dataIn[28]~I .oe_sync_reset = "none";
defparam \dataIn[28]~I .operation_mode = "input";
defparam \dataIn[28]~I .output_async_reset = "none";
defparam \dataIn[28]~I .output_power_up = "low";
defparam \dataIn[28]~I .output_register_mode = "none";
defparam \dataIn[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X46_Y17_N31
cycloneii_lcell_ff \mem~63 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~63_regout ));

// Location: LCCOMB_X46_Y17_N30
cycloneii_lcell_comb \mem~219 (
// Equation(s):
// \mem~219_combout  = (\addressIn~combout [0] & (((\addressIn~combout [1])) # (!\mem~95_regout ))) # (!\addressIn~combout [0] & (((\mem~63_regout  & !\addressIn~combout [1]))))

	.dataa(\mem~95_regout ),
	.datab(\addressIn~combout [0]),
	.datac(\mem~63_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~219_combout ),
	.cout());
// synopsys translate_off
defparam \mem~219 .lut_mask = 16'hCC74;
defparam \mem~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N0
cycloneii_lcell_comb \mem~245 (
// Equation(s):
// \mem~245_combout  = !\dataIn~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(\dataIn~combout [28]),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem~245_combout ),
	.cout());
// synopsys translate_off
defparam \mem~245 .lut_mask = 16'h0F0F;
defparam \mem~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N1
cycloneii_lcell_ff \mem~127 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~245_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~127_regout ));

// Location: LCCOMB_X46_Y17_N24
cycloneii_lcell_comb \mem~220 (
// Equation(s):
// \mem~220_combout  = (\mem~219_combout  & (((!\addressIn~combout [1])) # (!\mem~159_regout ))) # (!\mem~219_combout  & (((!\mem~127_regout  & \addressIn~combout [1]))))

	.dataa(\mem~159_regout ),
	.datab(\mem~219_combout ),
	.datac(\mem~127_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~220_combout ),
	.cout());
// synopsys translate_off
defparam \mem~220 .lut_mask = 16'h47CC;
defparam \mem~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N2
cycloneii_lcell_comb \memOut~28 (
// Equation(s):
// \memOut~28_combout  = (\mem~220_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mem~220_combout ),
	.datad(\memRead~combout ),
	.cin(gnd),
	.combout(\memOut~28_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~28 .lut_mask = 16'hF000;
defparam \memOut~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[29]));
// synopsys translate_off
defparam \dataIn[29]~I .input_async_reset = "none";
defparam \dataIn[29]~I .input_power_up = "low";
defparam \dataIn[29]~I .input_register_mode = "none";
defparam \dataIn[29]~I .input_sync_reset = "none";
defparam \dataIn[29]~I .oe_async_reset = "none";
defparam \dataIn[29]~I .oe_power_up = "low";
defparam \dataIn[29]~I .oe_register_mode = "none";
defparam \dataIn[29]~I .oe_sync_reset = "none";
defparam \dataIn[29]~I .operation_mode = "input";
defparam \dataIn[29]~I .output_async_reset = "none";
defparam \dataIn[29]~I .output_power_up = "low";
defparam \dataIn[29]~I .output_register_mode = "none";
defparam \dataIn[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N18
cycloneii_lcell_comb \mem~248 (
// Equation(s):
// \mem~248_combout  = !\dataIn~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [29]),
	.cin(gnd),
	.combout(\mem~248_combout ),
	.cout());
// synopsys translate_off
defparam \mem~248 .lut_mask = 16'h00FF;
defparam \mem~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N19
cycloneii_lcell_ff \mem~128 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~248_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~128_regout ));

// Location: LCCOMB_X46_Y17_N14
cycloneii_lcell_comb \mem~249 (
// Equation(s):
// \mem~249_combout  = !\dataIn~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(\dataIn~combout [29]),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem~249_combout ),
	.cout());
// synopsys translate_off
defparam \mem~249 .lut_mask = 16'h0F0F;
defparam \mem~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y17_N15
cycloneii_lcell_ff \mem~64 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~249_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~64_regout ));

// Location: LCCOMB_X46_Y17_N8
cycloneii_lcell_comb \mem~221 (
// Equation(s):
// \mem~221_combout  = (\addressIn~combout [1] & (((\addressIn~combout [0])) # (!\mem~128_regout ))) # (!\addressIn~combout [1] & (((!\mem~64_regout  & !\addressIn~combout [0]))))

	.dataa(\addressIn~combout [1]),
	.datab(\mem~128_regout ),
	.datac(\mem~64_regout ),
	.datad(\addressIn~combout [0]),
	.cin(gnd),
	.combout(\mem~221_combout ),
	.cout());
// synopsys translate_off
defparam \mem~221 .lut_mask = 16'hAA27;
defparam \mem~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y17_N5
cycloneii_lcell_ff \mem~96 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~96_regout ));

// Location: LCCOMB_X46_Y17_N4
cycloneii_lcell_comb \mem~222 (
// Equation(s):
// \mem~222_combout  = (\mem~221_combout  & (((!\addressIn~combout [0])) # (!\mem~160_regout ))) # (!\mem~221_combout  & (((\mem~96_regout  & \addressIn~combout [0]))))

	.dataa(\mem~160_regout ),
	.datab(\mem~221_combout ),
	.datac(\mem~96_regout ),
	.datad(\addressIn~combout [0]),
	.cin(gnd),
	.combout(\mem~222_combout ),
	.cout());
// synopsys translate_off
defparam \mem~222 .lut_mask = 16'h74CC;
defparam \mem~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N18
cycloneii_lcell_comb \memOut~29 (
// Equation(s):
// \memOut~29_combout  = (\mem~222_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mem~222_combout ),
	.datad(\memRead~combout ),
	.cin(gnd),
	.combout(\memOut~29_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~29 .lut_mask = 16'hF000;
defparam \memOut~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[30]));
// synopsys translate_off
defparam \dataIn[30]~I .input_async_reset = "none";
defparam \dataIn[30]~I .input_power_up = "low";
defparam \dataIn[30]~I .input_register_mode = "none";
defparam \dataIn[30]~I .input_sync_reset = "none";
defparam \dataIn[30]~I .oe_async_reset = "none";
defparam \dataIn[30]~I .oe_power_up = "low";
defparam \dataIn[30]~I .oe_register_mode = "none";
defparam \dataIn[30]~I .oe_sync_reset = "none";
defparam \dataIn[30]~I .operation_mode = "input";
defparam \dataIn[30]~I .output_async_reset = "none";
defparam \dataIn[30]~I .output_power_up = "low";
defparam \dataIn[30]~I .output_register_mode = "none";
defparam \dataIn[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X46_Y17_N29
cycloneii_lcell_ff \mem~97 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~97_regout ));

// Location: LCCOMB_X46_Y17_N28
cycloneii_lcell_comb \mem~223 (
// Equation(s):
// \mem~223_combout  = (\addressIn~combout [0] & (((\mem~97_regout ) # (\addressIn~combout [1])))) # (!\addressIn~combout [0] & (\mem~65_regout  & ((!\addressIn~combout [1]))))

	.dataa(\mem~65_regout ),
	.datab(\addressIn~combout [0]),
	.datac(\mem~97_regout ),
	.datad(\addressIn~combout [1]),
	.cin(gnd),
	.combout(\mem~223_combout ),
	.cout());
// synopsys translate_off
defparam \mem~223 .lut_mask = 16'hCCE2;
defparam \mem~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N29
cycloneii_lcell_ff \mem~129 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~129_regout ));

// Location: LCCOMB_X48_Y17_N30
cycloneii_lcell_comb \mem~161feeder (
// Equation(s):
// \mem~161feeder_combout  = \dataIn~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [30]),
	.cin(gnd),
	.combout(\mem~161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~161feeder .lut_mask = 16'hFF00;
defparam \mem~161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N31
cycloneii_lcell_ff \mem~161 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~161feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~161_regout ));

// Location: LCCOMB_X47_Y17_N28
cycloneii_lcell_comb \mem~224 (
// Equation(s):
// \mem~224_combout  = (\addressIn~combout [1] & ((\mem~223_combout  & ((\mem~161_regout ))) # (!\mem~223_combout  & (\mem~129_regout )))) # (!\addressIn~combout [1] & (\mem~223_combout ))

	.dataa(\addressIn~combout [1]),
	.datab(\mem~223_combout ),
	.datac(\mem~129_regout ),
	.datad(\mem~161_regout ),
	.cin(gnd),
	.combout(\mem~224_combout ),
	.cout());
// synopsys translate_off
defparam \mem~224 .lut_mask = 16'hEC64;
defparam \mem~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N6
cycloneii_lcell_comb \memOut~30 (
// Equation(s):
// \memOut~30_combout  = (\mem~224_combout  & \memRead~combout )

	.dataa(vcc),
	.datab(\mem~224_combout ),
	.datac(\memRead~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~30_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~30 .lut_mask = 16'hC0C0;
defparam \memOut~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dataIn[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dataIn~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataIn[31]));
// synopsys translate_off
defparam \dataIn[31]~I .input_async_reset = "none";
defparam \dataIn[31]~I .input_power_up = "low";
defparam \dataIn[31]~I .input_register_mode = "none";
defparam \dataIn[31]~I .input_sync_reset = "none";
defparam \dataIn[31]~I .oe_async_reset = "none";
defparam \dataIn[31]~I .oe_power_up = "low";
defparam \dataIn[31]~I .oe_register_mode = "none";
defparam \dataIn[31]~I .oe_sync_reset = "none";
defparam \dataIn[31]~I .operation_mode = "input";
defparam \dataIn[31]~I .output_async_reset = "none";
defparam \dataIn[31]~I .output_power_up = "low";
defparam \dataIn[31]~I .output_register_mode = "none";
defparam \dataIn[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y17_N17
cycloneii_lcell_ff \mem~98 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dataIn~combout [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~98_regout ));

// Location: LCCOMB_X48_Y17_N0
cycloneii_lcell_comb \mem~162feeder (
// Equation(s):
// \mem~162feeder_combout  = \dataIn~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dataIn~combout [31]),
	.cin(gnd),
	.combout(\mem~162feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem~162feeder .lut_mask = 16'hFF00;
defparam \mem~162feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N1
cycloneii_lcell_ff \mem~162 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mem~162feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mem~162_regout ));

// Location: LCCOMB_X47_Y17_N16
cycloneii_lcell_comb \mem~226 (
// Equation(s):
// \mem~226_combout  = (\mem~225_combout  & (((\mem~162_regout )) # (!\addressIn~combout [0]))) # (!\mem~225_combout  & (\addressIn~combout [0] & (\mem~98_regout )))

	.dataa(\mem~225_combout ),
	.datab(\addressIn~combout [0]),
	.datac(\mem~98_regout ),
	.datad(\mem~162_regout ),
	.cin(gnd),
	.combout(\mem~226_combout ),
	.cout());
// synopsys translate_off
defparam \mem~226 .lut_mask = 16'hEA62;
defparam \mem~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N2
cycloneii_lcell_comb \memOut~31 (
// Equation(s):
// \memOut~31_combout  = (\memRead~combout  & \mem~226_combout )

	.dataa(\memRead~combout ),
	.datab(vcc),
	.datac(\mem~226_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memOut~31_combout ),
	.cout());
// synopsys translate_off
defparam \memOut~31 .lut_mask = 16'hA0A0;
defparam \memOut~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[2]));
// synopsys translate_off
defparam \addressIn[2]~I .input_async_reset = "none";
defparam \addressIn[2]~I .input_power_up = "low";
defparam \addressIn[2]~I .input_register_mode = "none";
defparam \addressIn[2]~I .input_sync_reset = "none";
defparam \addressIn[2]~I .oe_async_reset = "none";
defparam \addressIn[2]~I .oe_power_up = "low";
defparam \addressIn[2]~I .oe_register_mode = "none";
defparam \addressIn[2]~I .oe_sync_reset = "none";
defparam \addressIn[2]~I .operation_mode = "input";
defparam \addressIn[2]~I .output_async_reset = "none";
defparam \addressIn[2]~I .output_power_up = "low";
defparam \addressIn[2]~I .output_register_mode = "none";
defparam \addressIn[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[3]));
// synopsys translate_off
defparam \addressIn[3]~I .input_async_reset = "none";
defparam \addressIn[3]~I .input_power_up = "low";
defparam \addressIn[3]~I .input_register_mode = "none";
defparam \addressIn[3]~I .input_sync_reset = "none";
defparam \addressIn[3]~I .oe_async_reset = "none";
defparam \addressIn[3]~I .oe_power_up = "low";
defparam \addressIn[3]~I .oe_register_mode = "none";
defparam \addressIn[3]~I .oe_sync_reset = "none";
defparam \addressIn[3]~I .operation_mode = "input";
defparam \addressIn[3]~I .output_async_reset = "none";
defparam \addressIn[3]~I .output_power_up = "low";
defparam \addressIn[3]~I .output_register_mode = "none";
defparam \addressIn[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[4]));
// synopsys translate_off
defparam \addressIn[4]~I .input_async_reset = "none";
defparam \addressIn[4]~I .input_power_up = "low";
defparam \addressIn[4]~I .input_register_mode = "none";
defparam \addressIn[4]~I .input_sync_reset = "none";
defparam \addressIn[4]~I .oe_async_reset = "none";
defparam \addressIn[4]~I .oe_power_up = "low";
defparam \addressIn[4]~I .oe_register_mode = "none";
defparam \addressIn[4]~I .oe_sync_reset = "none";
defparam \addressIn[4]~I .operation_mode = "input";
defparam \addressIn[4]~I .output_async_reset = "none";
defparam \addressIn[4]~I .output_power_up = "low";
defparam \addressIn[4]~I .output_register_mode = "none";
defparam \addressIn[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[5]));
// synopsys translate_off
defparam \addressIn[5]~I .input_async_reset = "none";
defparam \addressIn[5]~I .input_power_up = "low";
defparam \addressIn[5]~I .input_register_mode = "none";
defparam \addressIn[5]~I .input_sync_reset = "none";
defparam \addressIn[5]~I .oe_async_reset = "none";
defparam \addressIn[5]~I .oe_power_up = "low";
defparam \addressIn[5]~I .oe_register_mode = "none";
defparam \addressIn[5]~I .oe_sync_reset = "none";
defparam \addressIn[5]~I .operation_mode = "input";
defparam \addressIn[5]~I .output_async_reset = "none";
defparam \addressIn[5]~I .output_power_up = "low";
defparam \addressIn[5]~I .output_register_mode = "none";
defparam \addressIn[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[6]));
// synopsys translate_off
defparam \addressIn[6]~I .input_async_reset = "none";
defparam \addressIn[6]~I .input_power_up = "low";
defparam \addressIn[6]~I .input_register_mode = "none";
defparam \addressIn[6]~I .input_sync_reset = "none";
defparam \addressIn[6]~I .oe_async_reset = "none";
defparam \addressIn[6]~I .oe_power_up = "low";
defparam \addressIn[6]~I .oe_register_mode = "none";
defparam \addressIn[6]~I .oe_sync_reset = "none";
defparam \addressIn[6]~I .operation_mode = "input";
defparam \addressIn[6]~I .output_async_reset = "none";
defparam \addressIn[6]~I .output_power_up = "low";
defparam \addressIn[6]~I .output_register_mode = "none";
defparam \addressIn[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[7]));
// synopsys translate_off
defparam \addressIn[7]~I .input_async_reset = "none";
defparam \addressIn[7]~I .input_power_up = "low";
defparam \addressIn[7]~I .input_register_mode = "none";
defparam \addressIn[7]~I .input_sync_reset = "none";
defparam \addressIn[7]~I .oe_async_reset = "none";
defparam \addressIn[7]~I .oe_power_up = "low";
defparam \addressIn[7]~I .oe_register_mode = "none";
defparam \addressIn[7]~I .oe_sync_reset = "none";
defparam \addressIn[7]~I .operation_mode = "input";
defparam \addressIn[7]~I .output_async_reset = "none";
defparam \addressIn[7]~I .output_power_up = "low";
defparam \addressIn[7]~I .output_register_mode = "none";
defparam \addressIn[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[8]));
// synopsys translate_off
defparam \addressIn[8]~I .input_async_reset = "none";
defparam \addressIn[8]~I .input_power_up = "low";
defparam \addressIn[8]~I .input_register_mode = "none";
defparam \addressIn[8]~I .input_sync_reset = "none";
defparam \addressIn[8]~I .oe_async_reset = "none";
defparam \addressIn[8]~I .oe_power_up = "low";
defparam \addressIn[8]~I .oe_register_mode = "none";
defparam \addressIn[8]~I .oe_sync_reset = "none";
defparam \addressIn[8]~I .operation_mode = "input";
defparam \addressIn[8]~I .output_async_reset = "none";
defparam \addressIn[8]~I .output_power_up = "low";
defparam \addressIn[8]~I .output_register_mode = "none";
defparam \addressIn[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[9]));
// synopsys translate_off
defparam \addressIn[9]~I .input_async_reset = "none";
defparam \addressIn[9]~I .input_power_up = "low";
defparam \addressIn[9]~I .input_register_mode = "none";
defparam \addressIn[9]~I .input_sync_reset = "none";
defparam \addressIn[9]~I .oe_async_reset = "none";
defparam \addressIn[9]~I .oe_power_up = "low";
defparam \addressIn[9]~I .oe_register_mode = "none";
defparam \addressIn[9]~I .oe_sync_reset = "none";
defparam \addressIn[9]~I .operation_mode = "input";
defparam \addressIn[9]~I .output_async_reset = "none";
defparam \addressIn[9]~I .output_power_up = "low";
defparam \addressIn[9]~I .output_register_mode = "none";
defparam \addressIn[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[10]));
// synopsys translate_off
defparam \addressIn[10]~I .input_async_reset = "none";
defparam \addressIn[10]~I .input_power_up = "low";
defparam \addressIn[10]~I .input_register_mode = "none";
defparam \addressIn[10]~I .input_sync_reset = "none";
defparam \addressIn[10]~I .oe_async_reset = "none";
defparam \addressIn[10]~I .oe_power_up = "low";
defparam \addressIn[10]~I .oe_register_mode = "none";
defparam \addressIn[10]~I .oe_sync_reset = "none";
defparam \addressIn[10]~I .operation_mode = "input";
defparam \addressIn[10]~I .output_async_reset = "none";
defparam \addressIn[10]~I .output_power_up = "low";
defparam \addressIn[10]~I .output_register_mode = "none";
defparam \addressIn[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[11]));
// synopsys translate_off
defparam \addressIn[11]~I .input_async_reset = "none";
defparam \addressIn[11]~I .input_power_up = "low";
defparam \addressIn[11]~I .input_register_mode = "none";
defparam \addressIn[11]~I .input_sync_reset = "none";
defparam \addressIn[11]~I .oe_async_reset = "none";
defparam \addressIn[11]~I .oe_power_up = "low";
defparam \addressIn[11]~I .oe_register_mode = "none";
defparam \addressIn[11]~I .oe_sync_reset = "none";
defparam \addressIn[11]~I .operation_mode = "input";
defparam \addressIn[11]~I .output_async_reset = "none";
defparam \addressIn[11]~I .output_power_up = "low";
defparam \addressIn[11]~I .output_register_mode = "none";
defparam \addressIn[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[12]));
// synopsys translate_off
defparam \addressIn[12]~I .input_async_reset = "none";
defparam \addressIn[12]~I .input_power_up = "low";
defparam \addressIn[12]~I .input_register_mode = "none";
defparam \addressIn[12]~I .input_sync_reset = "none";
defparam \addressIn[12]~I .oe_async_reset = "none";
defparam \addressIn[12]~I .oe_power_up = "low";
defparam \addressIn[12]~I .oe_register_mode = "none";
defparam \addressIn[12]~I .oe_sync_reset = "none";
defparam \addressIn[12]~I .operation_mode = "input";
defparam \addressIn[12]~I .output_async_reset = "none";
defparam \addressIn[12]~I .output_power_up = "low";
defparam \addressIn[12]~I .output_register_mode = "none";
defparam \addressIn[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[13]));
// synopsys translate_off
defparam \addressIn[13]~I .input_async_reset = "none";
defparam \addressIn[13]~I .input_power_up = "low";
defparam \addressIn[13]~I .input_register_mode = "none";
defparam \addressIn[13]~I .input_sync_reset = "none";
defparam \addressIn[13]~I .oe_async_reset = "none";
defparam \addressIn[13]~I .oe_power_up = "low";
defparam \addressIn[13]~I .oe_register_mode = "none";
defparam \addressIn[13]~I .oe_sync_reset = "none";
defparam \addressIn[13]~I .operation_mode = "input";
defparam \addressIn[13]~I .output_async_reset = "none";
defparam \addressIn[13]~I .output_power_up = "low";
defparam \addressIn[13]~I .output_register_mode = "none";
defparam \addressIn[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[14]));
// synopsys translate_off
defparam \addressIn[14]~I .input_async_reset = "none";
defparam \addressIn[14]~I .input_power_up = "low";
defparam \addressIn[14]~I .input_register_mode = "none";
defparam \addressIn[14]~I .input_sync_reset = "none";
defparam \addressIn[14]~I .oe_async_reset = "none";
defparam \addressIn[14]~I .oe_power_up = "low";
defparam \addressIn[14]~I .oe_register_mode = "none";
defparam \addressIn[14]~I .oe_sync_reset = "none";
defparam \addressIn[14]~I .operation_mode = "input";
defparam \addressIn[14]~I .output_async_reset = "none";
defparam \addressIn[14]~I .output_power_up = "low";
defparam \addressIn[14]~I .output_register_mode = "none";
defparam \addressIn[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[15]));
// synopsys translate_off
defparam \addressIn[15]~I .input_async_reset = "none";
defparam \addressIn[15]~I .input_power_up = "low";
defparam \addressIn[15]~I .input_register_mode = "none";
defparam \addressIn[15]~I .input_sync_reset = "none";
defparam \addressIn[15]~I .oe_async_reset = "none";
defparam \addressIn[15]~I .oe_power_up = "low";
defparam \addressIn[15]~I .oe_register_mode = "none";
defparam \addressIn[15]~I .oe_sync_reset = "none";
defparam \addressIn[15]~I .operation_mode = "input";
defparam \addressIn[15]~I .output_async_reset = "none";
defparam \addressIn[15]~I .output_power_up = "low";
defparam \addressIn[15]~I .output_register_mode = "none";
defparam \addressIn[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[16]));
// synopsys translate_off
defparam \addressIn[16]~I .input_async_reset = "none";
defparam \addressIn[16]~I .input_power_up = "low";
defparam \addressIn[16]~I .input_register_mode = "none";
defparam \addressIn[16]~I .input_sync_reset = "none";
defparam \addressIn[16]~I .oe_async_reset = "none";
defparam \addressIn[16]~I .oe_power_up = "low";
defparam \addressIn[16]~I .oe_register_mode = "none";
defparam \addressIn[16]~I .oe_sync_reset = "none";
defparam \addressIn[16]~I .operation_mode = "input";
defparam \addressIn[16]~I .output_async_reset = "none";
defparam \addressIn[16]~I .output_power_up = "low";
defparam \addressIn[16]~I .output_register_mode = "none";
defparam \addressIn[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[17]));
// synopsys translate_off
defparam \addressIn[17]~I .input_async_reset = "none";
defparam \addressIn[17]~I .input_power_up = "low";
defparam \addressIn[17]~I .input_register_mode = "none";
defparam \addressIn[17]~I .input_sync_reset = "none";
defparam \addressIn[17]~I .oe_async_reset = "none";
defparam \addressIn[17]~I .oe_power_up = "low";
defparam \addressIn[17]~I .oe_register_mode = "none";
defparam \addressIn[17]~I .oe_sync_reset = "none";
defparam \addressIn[17]~I .operation_mode = "input";
defparam \addressIn[17]~I .output_async_reset = "none";
defparam \addressIn[17]~I .output_power_up = "low";
defparam \addressIn[17]~I .output_register_mode = "none";
defparam \addressIn[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[18]));
// synopsys translate_off
defparam \addressIn[18]~I .input_async_reset = "none";
defparam \addressIn[18]~I .input_power_up = "low";
defparam \addressIn[18]~I .input_register_mode = "none";
defparam \addressIn[18]~I .input_sync_reset = "none";
defparam \addressIn[18]~I .oe_async_reset = "none";
defparam \addressIn[18]~I .oe_power_up = "low";
defparam \addressIn[18]~I .oe_register_mode = "none";
defparam \addressIn[18]~I .oe_sync_reset = "none";
defparam \addressIn[18]~I .operation_mode = "input";
defparam \addressIn[18]~I .output_async_reset = "none";
defparam \addressIn[18]~I .output_power_up = "low";
defparam \addressIn[18]~I .output_register_mode = "none";
defparam \addressIn[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[19]));
// synopsys translate_off
defparam \addressIn[19]~I .input_async_reset = "none";
defparam \addressIn[19]~I .input_power_up = "low";
defparam \addressIn[19]~I .input_register_mode = "none";
defparam \addressIn[19]~I .input_sync_reset = "none";
defparam \addressIn[19]~I .oe_async_reset = "none";
defparam \addressIn[19]~I .oe_power_up = "low";
defparam \addressIn[19]~I .oe_register_mode = "none";
defparam \addressIn[19]~I .oe_sync_reset = "none";
defparam \addressIn[19]~I .operation_mode = "input";
defparam \addressIn[19]~I .output_async_reset = "none";
defparam \addressIn[19]~I .output_power_up = "low";
defparam \addressIn[19]~I .output_register_mode = "none";
defparam \addressIn[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[20]));
// synopsys translate_off
defparam \addressIn[20]~I .input_async_reset = "none";
defparam \addressIn[20]~I .input_power_up = "low";
defparam \addressIn[20]~I .input_register_mode = "none";
defparam \addressIn[20]~I .input_sync_reset = "none";
defparam \addressIn[20]~I .oe_async_reset = "none";
defparam \addressIn[20]~I .oe_power_up = "low";
defparam \addressIn[20]~I .oe_register_mode = "none";
defparam \addressIn[20]~I .oe_sync_reset = "none";
defparam \addressIn[20]~I .operation_mode = "input";
defparam \addressIn[20]~I .output_async_reset = "none";
defparam \addressIn[20]~I .output_power_up = "low";
defparam \addressIn[20]~I .output_register_mode = "none";
defparam \addressIn[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[21]));
// synopsys translate_off
defparam \addressIn[21]~I .input_async_reset = "none";
defparam \addressIn[21]~I .input_power_up = "low";
defparam \addressIn[21]~I .input_register_mode = "none";
defparam \addressIn[21]~I .input_sync_reset = "none";
defparam \addressIn[21]~I .oe_async_reset = "none";
defparam \addressIn[21]~I .oe_power_up = "low";
defparam \addressIn[21]~I .oe_register_mode = "none";
defparam \addressIn[21]~I .oe_sync_reset = "none";
defparam \addressIn[21]~I .operation_mode = "input";
defparam \addressIn[21]~I .output_async_reset = "none";
defparam \addressIn[21]~I .output_power_up = "low";
defparam \addressIn[21]~I .output_register_mode = "none";
defparam \addressIn[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[22]));
// synopsys translate_off
defparam \addressIn[22]~I .input_async_reset = "none";
defparam \addressIn[22]~I .input_power_up = "low";
defparam \addressIn[22]~I .input_register_mode = "none";
defparam \addressIn[22]~I .input_sync_reset = "none";
defparam \addressIn[22]~I .oe_async_reset = "none";
defparam \addressIn[22]~I .oe_power_up = "low";
defparam \addressIn[22]~I .oe_register_mode = "none";
defparam \addressIn[22]~I .oe_sync_reset = "none";
defparam \addressIn[22]~I .operation_mode = "input";
defparam \addressIn[22]~I .output_async_reset = "none";
defparam \addressIn[22]~I .output_power_up = "low";
defparam \addressIn[22]~I .output_register_mode = "none";
defparam \addressIn[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[23]));
// synopsys translate_off
defparam \addressIn[23]~I .input_async_reset = "none";
defparam \addressIn[23]~I .input_power_up = "low";
defparam \addressIn[23]~I .input_register_mode = "none";
defparam \addressIn[23]~I .input_sync_reset = "none";
defparam \addressIn[23]~I .oe_async_reset = "none";
defparam \addressIn[23]~I .oe_power_up = "low";
defparam \addressIn[23]~I .oe_register_mode = "none";
defparam \addressIn[23]~I .oe_sync_reset = "none";
defparam \addressIn[23]~I .operation_mode = "input";
defparam \addressIn[23]~I .output_async_reset = "none";
defparam \addressIn[23]~I .output_power_up = "low";
defparam \addressIn[23]~I .output_register_mode = "none";
defparam \addressIn[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[24]));
// synopsys translate_off
defparam \addressIn[24]~I .input_async_reset = "none";
defparam \addressIn[24]~I .input_power_up = "low";
defparam \addressIn[24]~I .input_register_mode = "none";
defparam \addressIn[24]~I .input_sync_reset = "none";
defparam \addressIn[24]~I .oe_async_reset = "none";
defparam \addressIn[24]~I .oe_power_up = "low";
defparam \addressIn[24]~I .oe_register_mode = "none";
defparam \addressIn[24]~I .oe_sync_reset = "none";
defparam \addressIn[24]~I .operation_mode = "input";
defparam \addressIn[24]~I .output_async_reset = "none";
defparam \addressIn[24]~I .output_power_up = "low";
defparam \addressIn[24]~I .output_register_mode = "none";
defparam \addressIn[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[25]));
// synopsys translate_off
defparam \addressIn[25]~I .input_async_reset = "none";
defparam \addressIn[25]~I .input_power_up = "low";
defparam \addressIn[25]~I .input_register_mode = "none";
defparam \addressIn[25]~I .input_sync_reset = "none";
defparam \addressIn[25]~I .oe_async_reset = "none";
defparam \addressIn[25]~I .oe_power_up = "low";
defparam \addressIn[25]~I .oe_register_mode = "none";
defparam \addressIn[25]~I .oe_sync_reset = "none";
defparam \addressIn[25]~I .operation_mode = "input";
defparam \addressIn[25]~I .output_async_reset = "none";
defparam \addressIn[25]~I .output_power_up = "low";
defparam \addressIn[25]~I .output_register_mode = "none";
defparam \addressIn[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[26]));
// synopsys translate_off
defparam \addressIn[26]~I .input_async_reset = "none";
defparam \addressIn[26]~I .input_power_up = "low";
defparam \addressIn[26]~I .input_register_mode = "none";
defparam \addressIn[26]~I .input_sync_reset = "none";
defparam \addressIn[26]~I .oe_async_reset = "none";
defparam \addressIn[26]~I .oe_power_up = "low";
defparam \addressIn[26]~I .oe_register_mode = "none";
defparam \addressIn[26]~I .oe_sync_reset = "none";
defparam \addressIn[26]~I .operation_mode = "input";
defparam \addressIn[26]~I .output_async_reset = "none";
defparam \addressIn[26]~I .output_power_up = "low";
defparam \addressIn[26]~I .output_register_mode = "none";
defparam \addressIn[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[27]));
// synopsys translate_off
defparam \addressIn[27]~I .input_async_reset = "none";
defparam \addressIn[27]~I .input_power_up = "low";
defparam \addressIn[27]~I .input_register_mode = "none";
defparam \addressIn[27]~I .input_sync_reset = "none";
defparam \addressIn[27]~I .oe_async_reset = "none";
defparam \addressIn[27]~I .oe_power_up = "low";
defparam \addressIn[27]~I .oe_register_mode = "none";
defparam \addressIn[27]~I .oe_sync_reset = "none";
defparam \addressIn[27]~I .operation_mode = "input";
defparam \addressIn[27]~I .output_async_reset = "none";
defparam \addressIn[27]~I .output_power_up = "low";
defparam \addressIn[27]~I .output_register_mode = "none";
defparam \addressIn[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[28]));
// synopsys translate_off
defparam \addressIn[28]~I .input_async_reset = "none";
defparam \addressIn[28]~I .input_power_up = "low";
defparam \addressIn[28]~I .input_register_mode = "none";
defparam \addressIn[28]~I .input_sync_reset = "none";
defparam \addressIn[28]~I .oe_async_reset = "none";
defparam \addressIn[28]~I .oe_power_up = "low";
defparam \addressIn[28]~I .oe_register_mode = "none";
defparam \addressIn[28]~I .oe_sync_reset = "none";
defparam \addressIn[28]~I .operation_mode = "input";
defparam \addressIn[28]~I .output_async_reset = "none";
defparam \addressIn[28]~I .output_power_up = "low";
defparam \addressIn[28]~I .output_register_mode = "none";
defparam \addressIn[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[29]));
// synopsys translate_off
defparam \addressIn[29]~I .input_async_reset = "none";
defparam \addressIn[29]~I .input_power_up = "low";
defparam \addressIn[29]~I .input_register_mode = "none";
defparam \addressIn[29]~I .input_sync_reset = "none";
defparam \addressIn[29]~I .oe_async_reset = "none";
defparam \addressIn[29]~I .oe_power_up = "low";
defparam \addressIn[29]~I .oe_register_mode = "none";
defparam \addressIn[29]~I .oe_sync_reset = "none";
defparam \addressIn[29]~I .operation_mode = "input";
defparam \addressIn[29]~I .output_async_reset = "none";
defparam \addressIn[29]~I .output_power_up = "low";
defparam \addressIn[29]~I .output_register_mode = "none";
defparam \addressIn[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[30]));
// synopsys translate_off
defparam \addressIn[30]~I .input_async_reset = "none";
defparam \addressIn[30]~I .input_power_up = "low";
defparam \addressIn[30]~I .input_register_mode = "none";
defparam \addressIn[30]~I .input_sync_reset = "none";
defparam \addressIn[30]~I .oe_async_reset = "none";
defparam \addressIn[30]~I .oe_power_up = "low";
defparam \addressIn[30]~I .oe_register_mode = "none";
defparam \addressIn[30]~I .oe_sync_reset = "none";
defparam \addressIn[30]~I .operation_mode = "input";
defparam \addressIn[30]~I .output_async_reset = "none";
defparam \addressIn[30]~I .output_power_up = "low";
defparam \addressIn[30]~I .output_register_mode = "none";
defparam \addressIn[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addressIn[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addressIn[31]));
// synopsys translate_off
defparam \addressIn[31]~I .input_async_reset = "none";
defparam \addressIn[31]~I .input_power_up = "low";
defparam \addressIn[31]~I .input_register_mode = "none";
defparam \addressIn[31]~I .input_sync_reset = "none";
defparam \addressIn[31]~I .oe_async_reset = "none";
defparam \addressIn[31]~I .oe_power_up = "low";
defparam \addressIn[31]~I .oe_register_mode = "none";
defparam \addressIn[31]~I .oe_sync_reset = "none";
defparam \addressIn[31]~I .operation_mode = "input";
defparam \addressIn[31]~I .output_async_reset = "none";
defparam \addressIn[31]~I .output_power_up = "low";
defparam \addressIn[31]~I .output_register_mode = "none";
defparam \addressIn[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[0]~I (
	.datain(\memOut~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[0]));
// synopsys translate_off
defparam \memOut[0]~I .input_async_reset = "none";
defparam \memOut[0]~I .input_power_up = "low";
defparam \memOut[0]~I .input_register_mode = "none";
defparam \memOut[0]~I .input_sync_reset = "none";
defparam \memOut[0]~I .oe_async_reset = "none";
defparam \memOut[0]~I .oe_power_up = "low";
defparam \memOut[0]~I .oe_register_mode = "none";
defparam \memOut[0]~I .oe_sync_reset = "none";
defparam \memOut[0]~I .operation_mode = "output";
defparam \memOut[0]~I .output_async_reset = "none";
defparam \memOut[0]~I .output_power_up = "low";
defparam \memOut[0]~I .output_register_mode = "none";
defparam \memOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[1]~I (
	.datain(\memOut~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[1]));
// synopsys translate_off
defparam \memOut[1]~I .input_async_reset = "none";
defparam \memOut[1]~I .input_power_up = "low";
defparam \memOut[1]~I .input_register_mode = "none";
defparam \memOut[1]~I .input_sync_reset = "none";
defparam \memOut[1]~I .oe_async_reset = "none";
defparam \memOut[1]~I .oe_power_up = "low";
defparam \memOut[1]~I .oe_register_mode = "none";
defparam \memOut[1]~I .oe_sync_reset = "none";
defparam \memOut[1]~I .operation_mode = "output";
defparam \memOut[1]~I .output_async_reset = "none";
defparam \memOut[1]~I .output_power_up = "low";
defparam \memOut[1]~I .output_register_mode = "none";
defparam \memOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[2]~I (
	.datain(\memOut~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[2]));
// synopsys translate_off
defparam \memOut[2]~I .input_async_reset = "none";
defparam \memOut[2]~I .input_power_up = "low";
defparam \memOut[2]~I .input_register_mode = "none";
defparam \memOut[2]~I .input_sync_reset = "none";
defparam \memOut[2]~I .oe_async_reset = "none";
defparam \memOut[2]~I .oe_power_up = "low";
defparam \memOut[2]~I .oe_register_mode = "none";
defparam \memOut[2]~I .oe_sync_reset = "none";
defparam \memOut[2]~I .operation_mode = "output";
defparam \memOut[2]~I .output_async_reset = "none";
defparam \memOut[2]~I .output_power_up = "low";
defparam \memOut[2]~I .output_register_mode = "none";
defparam \memOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[3]~I (
	.datain(\memOut~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[3]));
// synopsys translate_off
defparam \memOut[3]~I .input_async_reset = "none";
defparam \memOut[3]~I .input_power_up = "low";
defparam \memOut[3]~I .input_register_mode = "none";
defparam \memOut[3]~I .input_sync_reset = "none";
defparam \memOut[3]~I .oe_async_reset = "none";
defparam \memOut[3]~I .oe_power_up = "low";
defparam \memOut[3]~I .oe_register_mode = "none";
defparam \memOut[3]~I .oe_sync_reset = "none";
defparam \memOut[3]~I .operation_mode = "output";
defparam \memOut[3]~I .output_async_reset = "none";
defparam \memOut[3]~I .output_power_up = "low";
defparam \memOut[3]~I .output_register_mode = "none";
defparam \memOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[4]~I (
	.datain(\memOut~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[4]));
// synopsys translate_off
defparam \memOut[4]~I .input_async_reset = "none";
defparam \memOut[4]~I .input_power_up = "low";
defparam \memOut[4]~I .input_register_mode = "none";
defparam \memOut[4]~I .input_sync_reset = "none";
defparam \memOut[4]~I .oe_async_reset = "none";
defparam \memOut[4]~I .oe_power_up = "low";
defparam \memOut[4]~I .oe_register_mode = "none";
defparam \memOut[4]~I .oe_sync_reset = "none";
defparam \memOut[4]~I .operation_mode = "output";
defparam \memOut[4]~I .output_async_reset = "none";
defparam \memOut[4]~I .output_power_up = "low";
defparam \memOut[4]~I .output_register_mode = "none";
defparam \memOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[5]~I (
	.datain(\memOut~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[5]));
// synopsys translate_off
defparam \memOut[5]~I .input_async_reset = "none";
defparam \memOut[5]~I .input_power_up = "low";
defparam \memOut[5]~I .input_register_mode = "none";
defparam \memOut[5]~I .input_sync_reset = "none";
defparam \memOut[5]~I .oe_async_reset = "none";
defparam \memOut[5]~I .oe_power_up = "low";
defparam \memOut[5]~I .oe_register_mode = "none";
defparam \memOut[5]~I .oe_sync_reset = "none";
defparam \memOut[5]~I .operation_mode = "output";
defparam \memOut[5]~I .output_async_reset = "none";
defparam \memOut[5]~I .output_power_up = "low";
defparam \memOut[5]~I .output_register_mode = "none";
defparam \memOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[6]~I (
	.datain(\memOut~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[6]));
// synopsys translate_off
defparam \memOut[6]~I .input_async_reset = "none";
defparam \memOut[6]~I .input_power_up = "low";
defparam \memOut[6]~I .input_register_mode = "none";
defparam \memOut[6]~I .input_sync_reset = "none";
defparam \memOut[6]~I .oe_async_reset = "none";
defparam \memOut[6]~I .oe_power_up = "low";
defparam \memOut[6]~I .oe_register_mode = "none";
defparam \memOut[6]~I .oe_sync_reset = "none";
defparam \memOut[6]~I .operation_mode = "output";
defparam \memOut[6]~I .output_async_reset = "none";
defparam \memOut[6]~I .output_power_up = "low";
defparam \memOut[6]~I .output_register_mode = "none";
defparam \memOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[7]~I (
	.datain(\memOut~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[7]));
// synopsys translate_off
defparam \memOut[7]~I .input_async_reset = "none";
defparam \memOut[7]~I .input_power_up = "low";
defparam \memOut[7]~I .input_register_mode = "none";
defparam \memOut[7]~I .input_sync_reset = "none";
defparam \memOut[7]~I .oe_async_reset = "none";
defparam \memOut[7]~I .oe_power_up = "low";
defparam \memOut[7]~I .oe_register_mode = "none";
defparam \memOut[7]~I .oe_sync_reset = "none";
defparam \memOut[7]~I .operation_mode = "output";
defparam \memOut[7]~I .output_async_reset = "none";
defparam \memOut[7]~I .output_power_up = "low";
defparam \memOut[7]~I .output_register_mode = "none";
defparam \memOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[8]~I (
	.datain(\memOut~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[8]));
// synopsys translate_off
defparam \memOut[8]~I .input_async_reset = "none";
defparam \memOut[8]~I .input_power_up = "low";
defparam \memOut[8]~I .input_register_mode = "none";
defparam \memOut[8]~I .input_sync_reset = "none";
defparam \memOut[8]~I .oe_async_reset = "none";
defparam \memOut[8]~I .oe_power_up = "low";
defparam \memOut[8]~I .oe_register_mode = "none";
defparam \memOut[8]~I .oe_sync_reset = "none";
defparam \memOut[8]~I .operation_mode = "output";
defparam \memOut[8]~I .output_async_reset = "none";
defparam \memOut[8]~I .output_power_up = "low";
defparam \memOut[8]~I .output_register_mode = "none";
defparam \memOut[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[9]~I (
	.datain(\memOut~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[9]));
// synopsys translate_off
defparam \memOut[9]~I .input_async_reset = "none";
defparam \memOut[9]~I .input_power_up = "low";
defparam \memOut[9]~I .input_register_mode = "none";
defparam \memOut[9]~I .input_sync_reset = "none";
defparam \memOut[9]~I .oe_async_reset = "none";
defparam \memOut[9]~I .oe_power_up = "low";
defparam \memOut[9]~I .oe_register_mode = "none";
defparam \memOut[9]~I .oe_sync_reset = "none";
defparam \memOut[9]~I .operation_mode = "output";
defparam \memOut[9]~I .output_async_reset = "none";
defparam \memOut[9]~I .output_power_up = "low";
defparam \memOut[9]~I .output_register_mode = "none";
defparam \memOut[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[10]~I (
	.datain(\memOut~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[10]));
// synopsys translate_off
defparam \memOut[10]~I .input_async_reset = "none";
defparam \memOut[10]~I .input_power_up = "low";
defparam \memOut[10]~I .input_register_mode = "none";
defparam \memOut[10]~I .input_sync_reset = "none";
defparam \memOut[10]~I .oe_async_reset = "none";
defparam \memOut[10]~I .oe_power_up = "low";
defparam \memOut[10]~I .oe_register_mode = "none";
defparam \memOut[10]~I .oe_sync_reset = "none";
defparam \memOut[10]~I .operation_mode = "output";
defparam \memOut[10]~I .output_async_reset = "none";
defparam \memOut[10]~I .output_power_up = "low";
defparam \memOut[10]~I .output_register_mode = "none";
defparam \memOut[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[11]~I (
	.datain(\memOut~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[11]));
// synopsys translate_off
defparam \memOut[11]~I .input_async_reset = "none";
defparam \memOut[11]~I .input_power_up = "low";
defparam \memOut[11]~I .input_register_mode = "none";
defparam \memOut[11]~I .input_sync_reset = "none";
defparam \memOut[11]~I .oe_async_reset = "none";
defparam \memOut[11]~I .oe_power_up = "low";
defparam \memOut[11]~I .oe_register_mode = "none";
defparam \memOut[11]~I .oe_sync_reset = "none";
defparam \memOut[11]~I .operation_mode = "output";
defparam \memOut[11]~I .output_async_reset = "none";
defparam \memOut[11]~I .output_power_up = "low";
defparam \memOut[11]~I .output_register_mode = "none";
defparam \memOut[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[12]~I (
	.datain(\memOut~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[12]));
// synopsys translate_off
defparam \memOut[12]~I .input_async_reset = "none";
defparam \memOut[12]~I .input_power_up = "low";
defparam \memOut[12]~I .input_register_mode = "none";
defparam \memOut[12]~I .input_sync_reset = "none";
defparam \memOut[12]~I .oe_async_reset = "none";
defparam \memOut[12]~I .oe_power_up = "low";
defparam \memOut[12]~I .oe_register_mode = "none";
defparam \memOut[12]~I .oe_sync_reset = "none";
defparam \memOut[12]~I .operation_mode = "output";
defparam \memOut[12]~I .output_async_reset = "none";
defparam \memOut[12]~I .output_power_up = "low";
defparam \memOut[12]~I .output_register_mode = "none";
defparam \memOut[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[13]~I (
	.datain(\memOut~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[13]));
// synopsys translate_off
defparam \memOut[13]~I .input_async_reset = "none";
defparam \memOut[13]~I .input_power_up = "low";
defparam \memOut[13]~I .input_register_mode = "none";
defparam \memOut[13]~I .input_sync_reset = "none";
defparam \memOut[13]~I .oe_async_reset = "none";
defparam \memOut[13]~I .oe_power_up = "low";
defparam \memOut[13]~I .oe_register_mode = "none";
defparam \memOut[13]~I .oe_sync_reset = "none";
defparam \memOut[13]~I .operation_mode = "output";
defparam \memOut[13]~I .output_async_reset = "none";
defparam \memOut[13]~I .output_power_up = "low";
defparam \memOut[13]~I .output_register_mode = "none";
defparam \memOut[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[14]~I (
	.datain(\memOut~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[14]));
// synopsys translate_off
defparam \memOut[14]~I .input_async_reset = "none";
defparam \memOut[14]~I .input_power_up = "low";
defparam \memOut[14]~I .input_register_mode = "none";
defparam \memOut[14]~I .input_sync_reset = "none";
defparam \memOut[14]~I .oe_async_reset = "none";
defparam \memOut[14]~I .oe_power_up = "low";
defparam \memOut[14]~I .oe_register_mode = "none";
defparam \memOut[14]~I .oe_sync_reset = "none";
defparam \memOut[14]~I .operation_mode = "output";
defparam \memOut[14]~I .output_async_reset = "none";
defparam \memOut[14]~I .output_power_up = "low";
defparam \memOut[14]~I .output_register_mode = "none";
defparam \memOut[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[15]~I (
	.datain(\memOut~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[15]));
// synopsys translate_off
defparam \memOut[15]~I .input_async_reset = "none";
defparam \memOut[15]~I .input_power_up = "low";
defparam \memOut[15]~I .input_register_mode = "none";
defparam \memOut[15]~I .input_sync_reset = "none";
defparam \memOut[15]~I .oe_async_reset = "none";
defparam \memOut[15]~I .oe_power_up = "low";
defparam \memOut[15]~I .oe_register_mode = "none";
defparam \memOut[15]~I .oe_sync_reset = "none";
defparam \memOut[15]~I .operation_mode = "output";
defparam \memOut[15]~I .output_async_reset = "none";
defparam \memOut[15]~I .output_power_up = "low";
defparam \memOut[15]~I .output_register_mode = "none";
defparam \memOut[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[16]~I (
	.datain(\memOut~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[16]));
// synopsys translate_off
defparam \memOut[16]~I .input_async_reset = "none";
defparam \memOut[16]~I .input_power_up = "low";
defparam \memOut[16]~I .input_register_mode = "none";
defparam \memOut[16]~I .input_sync_reset = "none";
defparam \memOut[16]~I .oe_async_reset = "none";
defparam \memOut[16]~I .oe_power_up = "low";
defparam \memOut[16]~I .oe_register_mode = "none";
defparam \memOut[16]~I .oe_sync_reset = "none";
defparam \memOut[16]~I .operation_mode = "output";
defparam \memOut[16]~I .output_async_reset = "none";
defparam \memOut[16]~I .output_power_up = "low";
defparam \memOut[16]~I .output_register_mode = "none";
defparam \memOut[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[17]~I (
	.datain(\memOut~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[17]));
// synopsys translate_off
defparam \memOut[17]~I .input_async_reset = "none";
defparam \memOut[17]~I .input_power_up = "low";
defparam \memOut[17]~I .input_register_mode = "none";
defparam \memOut[17]~I .input_sync_reset = "none";
defparam \memOut[17]~I .oe_async_reset = "none";
defparam \memOut[17]~I .oe_power_up = "low";
defparam \memOut[17]~I .oe_register_mode = "none";
defparam \memOut[17]~I .oe_sync_reset = "none";
defparam \memOut[17]~I .operation_mode = "output";
defparam \memOut[17]~I .output_async_reset = "none";
defparam \memOut[17]~I .output_power_up = "low";
defparam \memOut[17]~I .output_register_mode = "none";
defparam \memOut[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[18]~I (
	.datain(\memOut~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[18]));
// synopsys translate_off
defparam \memOut[18]~I .input_async_reset = "none";
defparam \memOut[18]~I .input_power_up = "low";
defparam \memOut[18]~I .input_register_mode = "none";
defparam \memOut[18]~I .input_sync_reset = "none";
defparam \memOut[18]~I .oe_async_reset = "none";
defparam \memOut[18]~I .oe_power_up = "low";
defparam \memOut[18]~I .oe_register_mode = "none";
defparam \memOut[18]~I .oe_sync_reset = "none";
defparam \memOut[18]~I .operation_mode = "output";
defparam \memOut[18]~I .output_async_reset = "none";
defparam \memOut[18]~I .output_power_up = "low";
defparam \memOut[18]~I .output_register_mode = "none";
defparam \memOut[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[19]~I (
	.datain(\memOut~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[19]));
// synopsys translate_off
defparam \memOut[19]~I .input_async_reset = "none";
defparam \memOut[19]~I .input_power_up = "low";
defparam \memOut[19]~I .input_register_mode = "none";
defparam \memOut[19]~I .input_sync_reset = "none";
defparam \memOut[19]~I .oe_async_reset = "none";
defparam \memOut[19]~I .oe_power_up = "low";
defparam \memOut[19]~I .oe_register_mode = "none";
defparam \memOut[19]~I .oe_sync_reset = "none";
defparam \memOut[19]~I .operation_mode = "output";
defparam \memOut[19]~I .output_async_reset = "none";
defparam \memOut[19]~I .output_power_up = "low";
defparam \memOut[19]~I .output_register_mode = "none";
defparam \memOut[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[20]~I (
	.datain(\memOut~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[20]));
// synopsys translate_off
defparam \memOut[20]~I .input_async_reset = "none";
defparam \memOut[20]~I .input_power_up = "low";
defparam \memOut[20]~I .input_register_mode = "none";
defparam \memOut[20]~I .input_sync_reset = "none";
defparam \memOut[20]~I .oe_async_reset = "none";
defparam \memOut[20]~I .oe_power_up = "low";
defparam \memOut[20]~I .oe_register_mode = "none";
defparam \memOut[20]~I .oe_sync_reset = "none";
defparam \memOut[20]~I .operation_mode = "output";
defparam \memOut[20]~I .output_async_reset = "none";
defparam \memOut[20]~I .output_power_up = "low";
defparam \memOut[20]~I .output_register_mode = "none";
defparam \memOut[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[21]~I (
	.datain(\memOut~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[21]));
// synopsys translate_off
defparam \memOut[21]~I .input_async_reset = "none";
defparam \memOut[21]~I .input_power_up = "low";
defparam \memOut[21]~I .input_register_mode = "none";
defparam \memOut[21]~I .input_sync_reset = "none";
defparam \memOut[21]~I .oe_async_reset = "none";
defparam \memOut[21]~I .oe_power_up = "low";
defparam \memOut[21]~I .oe_register_mode = "none";
defparam \memOut[21]~I .oe_sync_reset = "none";
defparam \memOut[21]~I .operation_mode = "output";
defparam \memOut[21]~I .output_async_reset = "none";
defparam \memOut[21]~I .output_power_up = "low";
defparam \memOut[21]~I .output_register_mode = "none";
defparam \memOut[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[22]~I (
	.datain(\memOut~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[22]));
// synopsys translate_off
defparam \memOut[22]~I .input_async_reset = "none";
defparam \memOut[22]~I .input_power_up = "low";
defparam \memOut[22]~I .input_register_mode = "none";
defparam \memOut[22]~I .input_sync_reset = "none";
defparam \memOut[22]~I .oe_async_reset = "none";
defparam \memOut[22]~I .oe_power_up = "low";
defparam \memOut[22]~I .oe_register_mode = "none";
defparam \memOut[22]~I .oe_sync_reset = "none";
defparam \memOut[22]~I .operation_mode = "output";
defparam \memOut[22]~I .output_async_reset = "none";
defparam \memOut[22]~I .output_power_up = "low";
defparam \memOut[22]~I .output_register_mode = "none";
defparam \memOut[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[23]~I (
	.datain(\memOut~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[23]));
// synopsys translate_off
defparam \memOut[23]~I .input_async_reset = "none";
defparam \memOut[23]~I .input_power_up = "low";
defparam \memOut[23]~I .input_register_mode = "none";
defparam \memOut[23]~I .input_sync_reset = "none";
defparam \memOut[23]~I .oe_async_reset = "none";
defparam \memOut[23]~I .oe_power_up = "low";
defparam \memOut[23]~I .oe_register_mode = "none";
defparam \memOut[23]~I .oe_sync_reset = "none";
defparam \memOut[23]~I .operation_mode = "output";
defparam \memOut[23]~I .output_async_reset = "none";
defparam \memOut[23]~I .output_power_up = "low";
defparam \memOut[23]~I .output_register_mode = "none";
defparam \memOut[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[24]~I (
	.datain(\memOut~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[24]));
// synopsys translate_off
defparam \memOut[24]~I .input_async_reset = "none";
defparam \memOut[24]~I .input_power_up = "low";
defparam \memOut[24]~I .input_register_mode = "none";
defparam \memOut[24]~I .input_sync_reset = "none";
defparam \memOut[24]~I .oe_async_reset = "none";
defparam \memOut[24]~I .oe_power_up = "low";
defparam \memOut[24]~I .oe_register_mode = "none";
defparam \memOut[24]~I .oe_sync_reset = "none";
defparam \memOut[24]~I .operation_mode = "output";
defparam \memOut[24]~I .output_async_reset = "none";
defparam \memOut[24]~I .output_power_up = "low";
defparam \memOut[24]~I .output_register_mode = "none";
defparam \memOut[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[25]~I (
	.datain(\memOut~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[25]));
// synopsys translate_off
defparam \memOut[25]~I .input_async_reset = "none";
defparam \memOut[25]~I .input_power_up = "low";
defparam \memOut[25]~I .input_register_mode = "none";
defparam \memOut[25]~I .input_sync_reset = "none";
defparam \memOut[25]~I .oe_async_reset = "none";
defparam \memOut[25]~I .oe_power_up = "low";
defparam \memOut[25]~I .oe_register_mode = "none";
defparam \memOut[25]~I .oe_sync_reset = "none";
defparam \memOut[25]~I .operation_mode = "output";
defparam \memOut[25]~I .output_async_reset = "none";
defparam \memOut[25]~I .output_power_up = "low";
defparam \memOut[25]~I .output_register_mode = "none";
defparam \memOut[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[26]~I (
	.datain(\memOut~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[26]));
// synopsys translate_off
defparam \memOut[26]~I .input_async_reset = "none";
defparam \memOut[26]~I .input_power_up = "low";
defparam \memOut[26]~I .input_register_mode = "none";
defparam \memOut[26]~I .input_sync_reset = "none";
defparam \memOut[26]~I .oe_async_reset = "none";
defparam \memOut[26]~I .oe_power_up = "low";
defparam \memOut[26]~I .oe_register_mode = "none";
defparam \memOut[26]~I .oe_sync_reset = "none";
defparam \memOut[26]~I .operation_mode = "output";
defparam \memOut[26]~I .output_async_reset = "none";
defparam \memOut[26]~I .output_power_up = "low";
defparam \memOut[26]~I .output_register_mode = "none";
defparam \memOut[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[27]~I (
	.datain(\memOut~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[27]));
// synopsys translate_off
defparam \memOut[27]~I .input_async_reset = "none";
defparam \memOut[27]~I .input_power_up = "low";
defparam \memOut[27]~I .input_register_mode = "none";
defparam \memOut[27]~I .input_sync_reset = "none";
defparam \memOut[27]~I .oe_async_reset = "none";
defparam \memOut[27]~I .oe_power_up = "low";
defparam \memOut[27]~I .oe_register_mode = "none";
defparam \memOut[27]~I .oe_sync_reset = "none";
defparam \memOut[27]~I .operation_mode = "output";
defparam \memOut[27]~I .output_async_reset = "none";
defparam \memOut[27]~I .output_power_up = "low";
defparam \memOut[27]~I .output_register_mode = "none";
defparam \memOut[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[28]~I (
	.datain(\memOut~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[28]));
// synopsys translate_off
defparam \memOut[28]~I .input_async_reset = "none";
defparam \memOut[28]~I .input_power_up = "low";
defparam \memOut[28]~I .input_register_mode = "none";
defparam \memOut[28]~I .input_sync_reset = "none";
defparam \memOut[28]~I .oe_async_reset = "none";
defparam \memOut[28]~I .oe_power_up = "low";
defparam \memOut[28]~I .oe_register_mode = "none";
defparam \memOut[28]~I .oe_sync_reset = "none";
defparam \memOut[28]~I .operation_mode = "output";
defparam \memOut[28]~I .output_async_reset = "none";
defparam \memOut[28]~I .output_power_up = "low";
defparam \memOut[28]~I .output_register_mode = "none";
defparam \memOut[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[29]~I (
	.datain(\memOut~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[29]));
// synopsys translate_off
defparam \memOut[29]~I .input_async_reset = "none";
defparam \memOut[29]~I .input_power_up = "low";
defparam \memOut[29]~I .input_register_mode = "none";
defparam \memOut[29]~I .input_sync_reset = "none";
defparam \memOut[29]~I .oe_async_reset = "none";
defparam \memOut[29]~I .oe_power_up = "low";
defparam \memOut[29]~I .oe_register_mode = "none";
defparam \memOut[29]~I .oe_sync_reset = "none";
defparam \memOut[29]~I .operation_mode = "output";
defparam \memOut[29]~I .output_async_reset = "none";
defparam \memOut[29]~I .output_power_up = "low";
defparam \memOut[29]~I .output_register_mode = "none";
defparam \memOut[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[30]~I (
	.datain(\memOut~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[30]));
// synopsys translate_off
defparam \memOut[30]~I .input_async_reset = "none";
defparam \memOut[30]~I .input_power_up = "low";
defparam \memOut[30]~I .input_register_mode = "none";
defparam \memOut[30]~I .input_sync_reset = "none";
defparam \memOut[30]~I .oe_async_reset = "none";
defparam \memOut[30]~I .oe_power_up = "low";
defparam \memOut[30]~I .oe_register_mode = "none";
defparam \memOut[30]~I .oe_sync_reset = "none";
defparam \memOut[30]~I .operation_mode = "output";
defparam \memOut[30]~I .output_async_reset = "none";
defparam \memOut[30]~I .output_power_up = "low";
defparam \memOut[30]~I .output_register_mode = "none";
defparam \memOut[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memOut[31]~I (
	.datain(\memOut~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memOut[31]));
// synopsys translate_off
defparam \memOut[31]~I .input_async_reset = "none";
defparam \memOut[31]~I .input_power_up = "low";
defparam \memOut[31]~I .input_register_mode = "none";
defparam \memOut[31]~I .input_sync_reset = "none";
defparam \memOut[31]~I .oe_async_reset = "none";
defparam \memOut[31]~I .oe_power_up = "low";
defparam \memOut[31]~I .oe_register_mode = "none";
defparam \memOut[31]~I .oe_sync_reset = "none";
defparam \memOut[31]~I .operation_mode = "output";
defparam \memOut[31]~I .output_async_reset = "none";
defparam \memOut[31]~I .output_power_up = "low";
defparam \memOut[31]~I .output_register_mode = "none";
defparam \memOut[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
