// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.1
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _CvtColor_0_16_16_1080_1920_s_HH_
#define _CvtColor_0_16_16_1080_1920_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "convert_to_gray_mul_8ns_18ns_26_3.h"
#include "convert_to_gray_mul_8ns_20ns_28_3.h"
#include "convert_to_gray_mul_8ns_21ns_29_3.h"

namespace ap_rtl {

struct CvtColor_0_16_16_1080_1920_s : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<12> > p_src_rows_V_read;
    sc_in< sc_lv<12> > p_src_cols_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_0_V_dout;
    sc_in< sc_logic > p_src_data_stream_0_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_0_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_1_V_dout;
    sc_in< sc_logic > p_src_data_stream_1_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_1_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_2_V_dout;
    sc_in< sc_logic > p_src_data_stream_2_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_2_V_read;
    sc_out< sc_lv<8> > p_dst_data_stream_0_V_din;
    sc_in< sc_logic > p_dst_data_stream_0_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_0_V_write;
    sc_out< sc_lv<8> > p_dst_data_stream_1_V_din;
    sc_in< sc_logic > p_dst_data_stream_1_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_1_V_write;
    sc_out< sc_lv<8> > p_dst_data_stream_2_V_din;
    sc_in< sc_logic > p_dst_data_stream_2_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_2_V_write;


    // Module declarations
    CvtColor_0_16_16_1080_1920_s(sc_module_name name);
    SC_HAS_PROCESS(CvtColor_0_16_16_1080_1920_s);

    ~CvtColor_0_16_16_1080_1920_s();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    convert_to_gray_mul_8ns_18ns_26_3<17,3,8,18,26>* convert_to_gray_mul_8ns_18ns_26_3_U17;
    convert_to_gray_mul_8ns_20ns_28_3<18,3,8,20,28>* convert_to_gray_mul_8ns_20ns_28_3_U18;
    convert_to_gray_mul_8ns_21ns_29_3<19,3,8,21,29>* convert_to_gray_mul_8ns_21ns_29_3_U19;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_lv<12> > j_reg_146;
    sc_signal< bool > ap_sig_bdd_56;
    sc_signal< sc_lv<12> > i_1_fu_163_p2;
    sc_signal< sc_lv<12> > i_1_reg_286;
    sc_signal< sc_lv<1> > exitcond3_fu_169_p2;
    sc_signal< sc_lv<1> > exitcond3_reg_291;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< bool > ap_sig_bdd_80;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_291_pp0_it7;
    sc_signal< bool > ap_sig_bdd_106;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_291_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_291_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_291_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_291_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_291_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_291_pp0_it6;
    sc_signal< sc_lv<12> > j_1_fu_174_p2;
    sc_signal< sc_lv<8> > tmp_13_reg_300;
    sc_signal< sc_lv<8> > tmp_14_reg_305;
    sc_signal< sc_lv<8> > ap_reg_ppstg_tmp_14_reg_305_pp0_it2;
    sc_signal< sc_lv<8> > tmp_15_reg_310;
    sc_signal< sc_lv<26> > grp_fu_183_p2;
    sc_signal< sc_lv<26> > r_V_reg_330;
    sc_signal< sc_lv<28> > grp_fu_192_p2;
    sc_signal< sc_lv<28> > g_V_reg_335;
    sc_signal< sc_lv<29> > grp_fu_201_p2;
    sc_signal< sc_lv<29> > b_V_reg_340;
    sc_signal< sc_lv<28> > r_V_1_fu_210_p2;
    sc_signal< sc_lv<28> > r_V_1_reg_345;
    sc_signal< sc_lv<8> > tmp_7_reg_350;
    sc_signal< sc_lv<1> > qbit_reg_355;
    sc_signal< sc_lv<8> > p_d_val_0_fu_265_p3;
    sc_signal< sc_lv<8> > p_d_val_0_reg_360;
    sc_signal< sc_lv<1> > exitcond4_fu_158_p2;
    sc_signal< sc_lv<12> > i_reg_135;
    sc_signal< sc_lv<8> > grp_fu_183_p0;
    sc_signal< sc_lv<18> > grp_fu_183_p1;
    sc_signal< sc_lv<8> > grp_fu_192_p0;
    sc_signal< sc_lv<20> > grp_fu_192_p1;
    sc_signal< sc_lv<8> > grp_fu_201_p0;
    sc_signal< sc_lv<21> > grp_fu_201_p1;
    sc_signal< sc_lv<28> > lhs_V1_i_cast_fu_207_p1;
    sc_signal< sc_lv<29> > lhs_V_1_i_cast_fu_215_p1;
    sc_signal< sc_lv<29> > r_V_2_fu_218_p2;
    sc_signal< sc_lv<9> > p_Val2_8_i_cast_fu_241_p1;
    sc_signal< sc_lv<9> > tmp_7_i_cast_fu_244_p1;
    sc_signal< sc_lv<9> > p_Val2_s_fu_247_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_253_p3;
    sc_signal< sc_lv<8> > tmp_12_fu_261_p1;
    sc_signal< sc_logic > grp_fu_183_ce;
    sc_signal< sc_logic > grp_fu_192_ce;
    sc_signal< sc_logic > grp_fu_201_ce;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_lv<26> > grp_fu_183_p00;
    sc_signal< sc_lv<28> > grp_fu_192_p00;
    sc_signal< sc_lv<29> > grp_fu_201_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_st1_fsm_0;
    static const sc_lv<2> ap_ST_st2_fsm_1;
    static const sc_lv<2> ap_ST_pp0_stg0_fsm_2;
    static const sc_lv<2> ap_ST_st12_fsm_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<26> ap_const_lv26_3A5E3;
    static const sc_lv<28> ap_const_lv28_99168;
    static const sc_lv<29> ap_const_lv29_12C8B4;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_FF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_106();
    void thread_ap_sig_bdd_56();
    void thread_ap_sig_bdd_80();
    void thread_exitcond3_fu_169_p2();
    void thread_exitcond4_fu_158_p2();
    void thread_grp_fu_183_ce();
    void thread_grp_fu_183_p0();
    void thread_grp_fu_183_p00();
    void thread_grp_fu_183_p1();
    void thread_grp_fu_192_ce();
    void thread_grp_fu_192_p0();
    void thread_grp_fu_192_p00();
    void thread_grp_fu_192_p1();
    void thread_grp_fu_201_ce();
    void thread_grp_fu_201_p0();
    void thread_grp_fu_201_p00();
    void thread_grp_fu_201_p1();
    void thread_i_1_fu_163_p2();
    void thread_j_1_fu_174_p2();
    void thread_lhs_V1_i_cast_fu_207_p1();
    void thread_lhs_V_1_i_cast_fu_215_p1();
    void thread_p_Val2_8_i_cast_fu_241_p1();
    void thread_p_Val2_s_fu_247_p2();
    void thread_p_d_val_0_fu_265_p3();
    void thread_p_dst_data_stream_0_V_din();
    void thread_p_dst_data_stream_0_V_write();
    void thread_p_dst_data_stream_1_V_din();
    void thread_p_dst_data_stream_1_V_write();
    void thread_p_dst_data_stream_2_V_din();
    void thread_p_dst_data_stream_2_V_write();
    void thread_p_src_data_stream_0_V_read();
    void thread_p_src_data_stream_1_V_read();
    void thread_p_src_data_stream_2_V_read();
    void thread_r_V_1_fu_210_p2();
    void thread_r_V_2_fu_218_p2();
    void thread_tmp_11_fu_253_p3();
    void thread_tmp_12_fu_261_p1();
    void thread_tmp_7_i_cast_fu_244_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
